
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035809                       # Number of seconds simulated
sim_ticks                                 35809030992                       # Number of ticks simulated
final_tick                               562775394177                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 296141                       # Simulator instruction rate (inst/s)
host_op_rate                                   373378                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3210222                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903708                       # Number of bytes of host memory used
host_seconds                                 11154.69                       # Real time elapsed on the host
sim_insts                                  3303359909                       # Number of instructions simulated
sim_ops                                    4164912249                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1930752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1040000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       606464                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3582720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1618432                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1618432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15084                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8125                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4738                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27990                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12644                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12644                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53918019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29042953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16936063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100050739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50043                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153704                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45196196                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45196196                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45196196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53918019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29042953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16936063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145246935                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85872977                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31071961                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25252043                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120062                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13132353                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12134492                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3281494                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90002                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31200041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172352060                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31071961                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15415986                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37912136                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11382100                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6245261                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15281048                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       912394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84572448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46660312     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333843      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2689832      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6544202      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1769532      2.09%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2286065      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1650931      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925304      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18712427     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84572448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361836                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007058                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32638145                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6054658                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36461176                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245258                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9173209                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5308874                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42142                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206081045                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79885                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9173209                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35025880                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1346853                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1189164                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34262340                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3575000                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198812337                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30172                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1481393                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113042                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1196                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278363761                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928174395                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928174395                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107668212                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40513                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22643                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9804242                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18532166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9437946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148455                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3081659                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188019947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38889                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149390276                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287189                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64915712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198274453                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5821                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84572448                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887265                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29220008     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18247614     21.58%     56.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958220     14.14%     70.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8850854     10.47%     80.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7617825      9.01%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3943531      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378623      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633217      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722556      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84572448                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874817     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177631     14.44%     85.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177369     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124467733     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126518      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14834877      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7944614      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149390276                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739666                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229824                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008232                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384870012                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252975198                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145587421                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150620100                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       562796                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7298198                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         3019                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          652                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2412170                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9173209                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         549919                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80688                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188058836                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       411960                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18532166                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9437946                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22355                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72222                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          652                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270981                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1189126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2460107                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147017257                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13919667                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373018                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21654908                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20739141                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7735241                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712032                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145684188                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145587421                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94872868                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267852184                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695381                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354199                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65250114                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124877                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75399239                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628789                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140728                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29165803     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20959348     27.80%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8533385     11.32%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792450      6.36%     84.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3918454      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591080      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1891798      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949405      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3597516      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75399239                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3597516                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259861272                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385298239                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1300529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858730                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858730                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164511                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164511                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661397448                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201224850                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190148944                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85872977                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31436603                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25566742                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2102032                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13445565                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12393046                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3232808                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92862                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34788112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171757791                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31436603                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15625854                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36080709                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10783771                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5270996                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16997840                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       831808                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84785985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.495811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48705276     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1937522      2.29%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2517457      2.97%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3830785      4.52%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3710351      4.38%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2830669      3.34%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1676517      1.98%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2528152      2.98%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17049256     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84785985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366083                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.000138                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35945761                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5152986                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34770348                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       270996                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8645892                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5337463                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205468938                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8645892                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37836052                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1032158                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1352925                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33106592                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2812359                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199509631                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          797                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1215425                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       883172                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           42                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277968853                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    929184266                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    929184266                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172886516                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105082335                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42348                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23884                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7950708                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18486887                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9809807                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189083                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3066516                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185444646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149429213                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278891                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60286474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183205734                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84785985                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762428                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898734                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29332819     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18669009     22.02%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12024061     14.18%     70.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8239542      9.72%     80.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7721232      9.11%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4107274      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3028723      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       906780      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       756545      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84785985                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         734884     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        150789     14.18%     83.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177364     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124333791     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2111071      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16877      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14745149      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8222325      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149429213                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.740119                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1063042                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007114                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384986343                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245772154                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145219370                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150492255                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505190                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7077854                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          882                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2496935                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           92                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8645892                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         601181                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99687                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185484844                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1205097                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18486887                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9809807                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23316                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          882                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1286972                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1182918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2469890                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146547535                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13878347                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2881677                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21908934                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20523440                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8030587                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706562                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145257755                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145219370                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93289274                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261999643                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.691095                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356066                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101251767                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124443025                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61042084                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33756                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2136685                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76140093                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634395                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155090                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29217754     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21935315     28.81%     67.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8091672     10.63%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4629932      6.08%     83.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3857986      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1881873      2.47%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1900833      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       809561      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3815167      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76140093                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101251767                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124443025                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18721905                       # Number of memory references committed
system.switch_cpus1.commit.loads             11409033                       # Number of loads committed
system.switch_cpus1.commit.membars              16878                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17847985                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112168624                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2539198                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3815167                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257810035                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379620555                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1086992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101251767                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124443025                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101251767                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848113                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848113                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.179088                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.179088                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       659476795                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200560853                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189799059                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33756                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85872977                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32375337                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26433342                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2159349                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13782153                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12764854                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3355472                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94979                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33524522                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175872131                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32375337                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16120326                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38147639                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11266382                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4804039                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16330577                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       846577                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85565399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.541277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47417760     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3143257      3.67%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4698906      5.49%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3245275      3.79%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2277077      2.66%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2218306      2.59%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1345535      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2858857      3.34%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18360426     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85565399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377014                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.048050                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34463586                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5041069                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36439968                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       531822                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9088953                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5440182                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     210699829                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1237                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9088953                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36407695                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         514296                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1737199                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34988304                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2828948                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     204424348                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1182855                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       961287                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286768920                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951596167                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951596167                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176586787                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110182116                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36880                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17603                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8395301                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18756284                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9586351                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       115067                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3045867                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190511955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35147                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152189527                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       301440                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63472526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194341821                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85565399                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778634                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916223                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30447998     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17104245     19.99%     55.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12505997     14.62%     70.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8243726      9.63%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8264030      9.66%     89.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3988021      4.66%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3540082      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       665007      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       806293      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85565399                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         828629     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164614     14.14%     85.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171303     14.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127301275     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1921997      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17544      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14967822      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7980889      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152189527                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.772263                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1164546                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    391410437                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254020032                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147989359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153354073                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       477467                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7281644                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6444                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          405                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2289299                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9088953                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         270120                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50367                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190547106                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       724464                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18756284                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9586351                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17603                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42494                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          405                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1315216                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175048                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2490264                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149408306                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13985750                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2781219                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21780176                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21233866                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7794426                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.739876                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148053295                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147989359                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95905212                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        272491967                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723352                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351956                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102672845                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126559166                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63988166                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2176738                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76476446                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654878                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176145                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29110021     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21965310     28.72%     66.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8300056     10.85%     77.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4646600      6.08%     83.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3942274      5.15%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1762303      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1688406      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1148911      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3912565      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76476446                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102672845                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126559166                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18771692                       # Number of memory references committed
system.switch_cpus2.commit.loads             11474640                       # Number of loads committed
system.switch_cpus2.commit.membars              17544                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18362339                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113935993                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2617681                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3912565                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263111213                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390189494                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 307578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102672845                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126559166                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102672845                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836375                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836375                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.195636                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.195636                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671035248                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205875883                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193609256                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35088                       # number of misc regfile writes
system.l2.replacements                          27991                       # number of replacements
system.l2.tagsinuse                      32767.981654                       # Cycle average of tags in use
system.l2.total_refs                          1631922                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60759                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.858934                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1216.742653                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.331108                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5403.800464                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.994759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3595.586410                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.118036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2093.465772                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7358.635312                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8309.338626                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4753.968515                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.037132                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000346                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.164911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000366                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.109729                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000400                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.063888                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.224568                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.253581                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.145080                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57548                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        44780                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29191                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  131519                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55586                       # number of Writeback hits
system.l2.Writeback_hits::total                 55586                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57548                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        44780                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29191                       # number of demand (read+write) hits
system.l2.demand_hits::total                   131519                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57548                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        44780                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29191                       # number of overall hits
system.l2.overall_hits::total                  131519                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15084                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4738                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27986                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15084                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4738                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27990                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15084                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8125                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4738                       # number of overall misses
system.l2.overall_misses::total                 27990                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       629080                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    776873584                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       632576                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    424174169                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       742133                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    262246335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1465297877                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       152217                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        152217                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       629080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    776873584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       632576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    424326386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       742133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    262246335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1465450094                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       629080                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    776873584                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       632576                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    424326386                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       742133                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    262246335                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1465450094                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52901                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              159505                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55586                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55586                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72632                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52905                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33929                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               159509                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72632                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52905                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33929                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              159509                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.207677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.153513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.139645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.175455                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.207677                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.153577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139645                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175476                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.207677                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.153577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139645                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175476                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44934.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51503.154601                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48659.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52231.765669                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46383.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55349.585268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52358.246159                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 38054.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 38054.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44934.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51503.154601                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48659.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52224.785969                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46383.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55349.585268                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52356.202001                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44934.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51503.154601                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48659.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52224.785969                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46383.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55349.585268                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52356.202001                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12644                       # number of writebacks
system.l2.writebacks::total                     12644                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15084                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4738                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27986                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27990                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       549135                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    689565820                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       558008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    376935910                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       651061                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    234843585                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1303103519                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       129084                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       129084                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       549135                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    689565820                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       558008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    377064994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       651061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    234843585                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1303232603                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       549135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    689565820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       558008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    377064994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       651061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    234843585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1303232603                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.207677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.153513                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.139645                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.175455                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.207677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.153577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175476                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.207677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.153577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175476                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39223.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45715.050385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42923.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46414.962443                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40691.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49565.974040                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46562.692739                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        32271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        32271                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39223.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45715.050385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42923.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46407.999262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40691.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49565.974040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46560.650339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39223.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45715.050385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42923.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46407.999262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40691.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49565.974040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46560.650339                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995738                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015288649                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042834.303823                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995738                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15281032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15281032                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15281032                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15281032                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15281032                       # number of overall hits
system.cpu0.icache.overall_hits::total       15281032                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       800321                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       800321                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       800321                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       800321                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       800321                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       800321                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15281048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15281048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15281048                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15281048                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15281048                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15281048                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50020.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50020.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50020.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50020.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50020.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50020.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       683090                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       683090                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       683090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       683090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       683090                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       683090                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48792.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48792.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48792.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48792.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48792.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48792.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72632                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180564791                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72888                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2477.291063                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.512980                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.487020                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900441                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099559                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10573094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10573094                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21974                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21974                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17565799                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17565799                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17565799                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17565799                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154689                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154689                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154689                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154689                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4756581684                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4756581684                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4756581684                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4756581684                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4756581684                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4756581684                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17720488                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17720488                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17720488                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17720488                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014419                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014419                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008729                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008729                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008729                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008729                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30749.320792                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30749.320792                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30749.320792                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30749.320792                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30749.320792                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30749.320792                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21413                       # number of writebacks
system.cpu0.dcache.writebacks::total            21413                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82057                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82057                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82057                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82057                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82057                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82057                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72632                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72632                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72632                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1287156426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1287156426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1287156426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1287156426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1287156426                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1287156426                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17721.616175                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17721.616175                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17721.616175                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17721.616175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17721.616175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17721.616175                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996634                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015152101                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046677.622984                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996634                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16997825                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16997825                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16997825                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16997825                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16997825                       # number of overall hits
system.cpu1.icache.overall_hits::total       16997825                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       767874                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       767874                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       767874                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       767874                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       767874                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       767874                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16997840                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16997840                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16997840                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16997840                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16997840                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16997840                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51191.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51191.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51191.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51191.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51191.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51191.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       668320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       668320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       668320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       668320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       668320                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       668320                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51409.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51409.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51409.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51409.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51409.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51409.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52905                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173555658                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53161                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3264.717707                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.188373                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.811627                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910892                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089108                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10559290                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10559290                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7275061                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7275061                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17827                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17827                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16878                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16878                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17834351                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17834351                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17834351                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17834351                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       134221                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       134221                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3032                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3032                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137253                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137253                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137253                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137253                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4262453727                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4262453727                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    174713885                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    174713885                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4437167612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4437167612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4437167612                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4437167612                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10693511                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10693511                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7278093                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7278093                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16878                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16878                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17971604                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17971604                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17971604                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17971604                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012552                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012552                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000417                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000417                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007637                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007637                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007637                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007637                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31756.980852                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31756.980852                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 57623.312995                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57623.312995                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32328.383438                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32328.383438                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32328.383438                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32328.383438                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       340627                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 30966.090909                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24503                       # number of writebacks
system.cpu1.dcache.writebacks::total            24503                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81320                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81320                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3028                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3028                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84348                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84348                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52901                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52901                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52905                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52905                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52905                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52905                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    833217441                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    833217441                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       156217                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       156217                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    833373658                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    833373658                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    833373658                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    833373658                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15750.504546                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15750.504546                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 39054.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 39054.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15752.266478                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15752.266478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15752.266478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15752.266478                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996682                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017626844                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2202655.506494                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996682                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025636                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16330558                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16330558                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16330558                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16330558                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16330558                       # number of overall hits
system.cpu2.icache.overall_hits::total       16330558                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       957623                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       957623                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       957623                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       957623                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       957623                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       957623                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16330577                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16330577                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16330577                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16330577                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16330577                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16330577                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50401.210526                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50401.210526                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50401.210526                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50401.210526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50401.210526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50401.210526                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       803832                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       803832                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       803832                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       803832                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       803832                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       803832                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50239.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50239.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50239.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50239.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50239.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50239.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33929                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164312321                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34185                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4806.561972                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.081560                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.918440                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902662                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097338                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10645713                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10645713                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7261964                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7261964                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17577                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17577                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17544                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17544                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17907677                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17907677                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17907677                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17907677                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69221                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69221                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69221                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69221                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69221                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69221                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1840633042                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1840633042                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1840633042                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1840633042                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1840633042                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1840633042                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10714934                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10714934                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7261964                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7261964                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17544                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17544                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17976898                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17976898                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17976898                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17976898                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006460                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006460                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003851                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003851                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003851                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003851                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26590.673957                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26590.673957                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26590.673957                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26590.673957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26590.673957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26590.673957                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9670                       # number of writebacks
system.cpu2.dcache.writebacks::total             9670                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35292                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35292                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35292                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35292                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35292                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35292                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33929                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33929                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33929                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33929                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33929                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33929                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    521177230                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    521177230                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    521177230                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    521177230                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    521177230                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    521177230                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15360.819063                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15360.819063                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15360.819063                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15360.819063                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15360.819063                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15360.819063                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
