`include "_timescale.sv"
//////////////////////////////////////////////////////////////////////////////////
// The Cooper Union
// ECE 251 Spring 2026
// Engineer: Prof Rob Marano
// 
//     Create Date: 2026-04-09
//     Module Name: tb_computer
//     Description: Testbench for the Pipelined MIPS CPU
//////////////////////////////////////////////////////////////////////////////////


`include "computer.sv"

module tb_computer;

    logic        clk;
    logic        reset;
    logic        intr;
    logic [31:0] writedata, dataadr;
    logic        memwrite;
    
    // Instantiate device under test
    computer dut(clk, reset, intr, writedata, dataadr, memwrite);

    // clock signal generation
    initial begin
        $dumpfile("tb_computer.vcd");
        $dumpvars(0, tb_computer);
        clk = 0;
        intr = 0;
    end

    always begin
        #5 clk = ~clk;
    end

    // Cycle-by-cycle logging for educational trace routing
    integer cycle = 0;
    always @(posedge clk) begin
        if (!reset) begin
            cycle++;
            $display("-----------------------------------------------------");
            $display("Cycle %0d (Time: %0t)", cycle, $time);
            $display("  [IF]   PC: 0x%08h | StallF: %b", 
                     dut.mips_pipelined.dp.pcF, dut.mips_pipelined.stallF);
            $display("  [ID]   Instr: 0x%08h | rs: %0d, rt: %0d | StallD: %b | FlushD: %b | Branch: %b", 
                     dut.mips_pipelined.dp.instrD, dut.mips_pipelined.dp.rsD, dut.mips_pipelined.dp.rtD, 
                     dut.mips_pipelined.stallD, dut.mips_pipelined.flushD, dut.mips_pipelined.branchD);
            $display("  [EX]   ALUOut: 0x%08h | FlushE: %b | EPC: 0x%08h", 
                     dut.mips_pipelined.dp.aluoutE, dut.mips_pipelined.flushE, dut.mips_pipelined.dp.EPC);
            $display("  [MEM]  MemWrite: %b | Addr: 0x%08h | WriteData: 0x%08h", 
                     memwrite, dataadr, writedata);
            $display("  [WB]   RegWrite: %b | RegDst: %0d | ResultW: 0x%08h", 
                     dut.mips_pipelined.dp.regwriteW, dut.mips_pipelined.dp.writeregW, dut.mips_pipelined.dp.resultW);
        end
    end

    // initial stimulus
    initial begin
        $display("Initializing testbench simulation...");
        reset = 1; #22;
        reset = 0;
    end

    initial begin
        #2000;
        $display("Testbench timeout");
        $finish;
    end

    // checking the results mathematically at memory writes
    always @(negedge clk) begin
        if (memwrite) begin
            if (dataadr === 84 && writedata === 12) begin
                $display("Success: mem[84] evaluates to 12. Arithmetic RAW Forwarding logic mapped correctly.");
            end else if (dataadr === 88 && writedata === 24) begin
                $display("Extravagant Success: mem[88] evaluates to 24. Pipelined Branch Flushes and Load-Use Stalls executed perfectly!");
                $finish;
            end
        end
    end

endmodule

