#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 18 01:14:04 2025
# Process ID: 9540
# Current directory: C:/Users/HP/Desktop/up/processor/processor.runs/processor_MDR_Controller_0_0_synth_1
# Command line: vivado.exe -log processor_MDR_Controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_MDR_Controller_0_0.tcl
# Log file: C:/Users/HP/Desktop/up/processor/processor.runs/processor_MDR_Controller_0_0_synth_1/processor_MDR_Controller_0_0.vds
# Journal file: C:/Users/HP/Desktop/up/processor/processor.runs/processor_MDR_Controller_0_0_synth_1\vivado.jou
# Running On: DESKTOP-LCSLA16, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 16837 MB
#-----------------------------------------------------------
source processor_MDR_Controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.957 ; gain = 117.855
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/Alu_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/Control_Unit'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/E_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/FGI_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/FGO_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/F_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/MAR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/MDR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/OUTR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/PC_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/RI_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/R_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/S_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/WR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/ram'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: processor_MDR_Controller_0_0
Command: synth_design -top processor_MDR_Controller_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13276
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1849.363 ; gain = 407.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor_MDR_Controller_0_0' [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_MDR_Controller_0_0/synth/processor_MDR_Controller_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MDR_Controller' [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ipshared/161b/sources_1/new/mdr_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MDR_Controller' (0#1) [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ipshared/161b/sources_1/new/mdr_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'processor_MDR_Controller_0_0' (0#1) [c:/Users/HP/Desktop/up/processor/processor.gen/sources_1/bd/processor/ip/processor_MDR_Controller_0_0/synth/processor_MDR_Controller_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1940.480 ; gain = 498.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1940.480 ; gain = 498.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1940.480 ; gain = 498.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1940.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1982.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1982.965 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT4   |     2|
|3     |LUT6   |    16|
|4     |FDRE   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1982.965 ; gain = 540.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1982.965 ; gain = 498.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1982.965 ; gain = 540.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1982.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 233988be
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1987.664 ; gain = 946.387
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/up/processor/processor.runs/processor_MDR_Controller_0_0_synth_1/processor_MDR_Controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP processor_MDR_Controller_0_0, cache-ID = 80ea52c29a6f525d
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/up/processor/processor.runs/processor_MDR_Controller_0_0_synth_1/processor_MDR_Controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_MDR_Controller_0_0_utilization_synth.rpt -pb processor_MDR_Controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 01:15:20 2025...
