module top_module (
	input [2:0] SW,      // R
	input [1:0] KEY,     // L and clk
	output [2:0] LEDR);  // Q

    d_ff dff0( KEY[0],  LEDR[2] , KEY[1],SW[0], LEDR[0]);
    d_ff dff1( KEY[0],  LEDR[0] , KEY[1],SW[1], LEDR[1]);
    d_ff dff2( KEY[0],  (LEDR[1]^LEDR[2]) , KEY[1],SW[2], LEDR[2]);
    
endmodule


module d_ff (
    input clk,
    input  d,
    input lb,
    input r,
    output  q
);
    always @(posedge clk) begin
      
            q<= lb ? r : d;    
    end 
endmodule
