
---------- Begin Simulation Statistics ----------
final_tick                               1426834415500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62490                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702980                       # Number of bytes of host memory used
host_op_rate                                    62658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25064.57                       # Real time elapsed on the host
host_tick_rate                               56926354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566281804                       # Number of instructions simulated
sim_ops                                    1570485583                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.426834                       # Number of seconds simulated
sim_ticks                                1426834415500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.165633                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              190351922                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           223507904                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12682055                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        291262772                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          30453499                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       31061225                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          607726                       # Number of indirect misses.
system.cpu0.branchPred.lookups              378053330                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276309                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100288                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8206211                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343028150                       # Number of branches committed
system.cpu0.commit.bw_lim_events             45526608                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309805                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      162482420                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408195238                       # Number of instructions committed
system.cpu0.commit.committedOps            1410298828                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2426130445                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.581296                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.386220                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1768092834     72.88%     72.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    387443354     15.97%     88.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     94217214      3.88%     92.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     80593911      3.32%     96.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     33706245      1.39%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8750258      0.36%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4749968      0.20%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3050053      0.13%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     45526608      1.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2426130445                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098990                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363656939                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423707209                       # Number of loads committed
system.cpu0.commit.membars                    4203760                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203766      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798546373     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621993      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425807489     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165446449     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410298828                       # Class of committed instruction
system.cpu0.commit.refs                     591253966                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408195238                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410298828                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.020663                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.020663                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            472325323                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4485682                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           187127517                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1593103329                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               849317162                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1113286250                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8222503                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15205607                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8825765                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  378053330                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                281116000                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1587128290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4440559                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1624486788                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          772                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25396946                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132861                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         852149256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         220805421                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570899                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2451977003                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.663379                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883291                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1279319079     52.18%     52.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               876153838     35.73%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               183907192      7.50%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                86773915      3.54%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12247412      0.50%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10249285      0.42%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1222307      0.05%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100698      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3277      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2451977003                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      393510412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8327333                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               361795848                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545646                       # Inst execution rate
system.cpu0.iew.exec_refs                   679441630                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 202012296                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              372937131                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            476497845                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106319                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5024681                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           207183718                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1572738361                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            477429334                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8036755                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1552628241                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1320698                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13727736                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8222503                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17865234                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       652887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33426430                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        24579                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16905                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8422211                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52790636                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     39636950                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16905                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       528865                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7798468                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                674376480                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1539133353                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852220                       # average fanout of values written-back
system.cpu0.iew.wb_producers                574717015                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.540903                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1539240734                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1918075864                       # number of integer regfile reads
system.cpu0.int_regfile_writes              989975052                       # number of integer regfile writes
system.cpu0.ipc                              0.494887                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.494887                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205760      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            859326361     55.06%     55.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624658      0.81%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673543      0.24%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           480771640     30.81%     87.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          200062984     12.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1560664997                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4677780                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002997                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 835632     17.86%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   277      0.01%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 568245     12.15%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2667738     57.03%     87.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               605884     12.95%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1561136962                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5578256266                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1539133302                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1735194393                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1566427953                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1560664997                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310408                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      162439448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           271596                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           603                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     35842733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2451977003                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.636493                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843188                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1329072297     54.20%     54.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          782268385     31.90%     86.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          276867088     11.29%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43237562      1.76%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13300163      0.54%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2737432      0.11%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3624084      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             642502      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             227490      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2451977003                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.548470                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20928428                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11706904                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           476497845                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          207183718                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2845487415                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9360383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              407353685                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911019805                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15933928                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               858925604                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26826295                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                35152                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1965163220                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1588261801                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1026352301                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1111346403                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22913936                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8222503                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65960592                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               115332429                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1965163176                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        168216                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5952                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 34555097                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5941                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3953360879                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3171439751                       # The number of ROB writes
system.cpu0.timesIdled                       26529399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1866                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.875407                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24022795                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29703461                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2798895                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32171850                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2097477                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2106274                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8797                       # Number of indirect misses.
system.cpu1.branchPred.lookups               40656402                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148935                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100008                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1894511                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34327644                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5620279                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300716                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14734324                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158086566                       # Number of instructions committed
system.cpu1.commit.committedOps             160186755                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    498212096                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.321523                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.122700                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    431023084     86.51%     86.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     34535768      6.93%     93.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13616687      2.73%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6312950      1.27%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3147449      0.63%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2350484      0.47%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1063450      0.21%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       541945      0.11%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5620279      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    498212096                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3699936                       # Number of function calls committed.
system.cpu1.commit.int_insts                152879508                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38905075                       # Number of loads committed
system.cpu1.commit.membars                    4200137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200137      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98387804     61.42%     64.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41005083     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15801385      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160186755                       # Class of committed instruction
system.cpu1.commit.refs                      56806480                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158086566                       # Number of Instructions Simulated
system.cpu1.committedOps                    160186755                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.212288                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.212288                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            360161915                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               919304                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            22819089                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             181878784                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                41798522                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 92260435                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1895653                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2168977                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5294207                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   40656402                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 32148347                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    454920329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               760947                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     186926823                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5600078                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.080061                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          43690346                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26120272                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.368097                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         501410732                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.376992                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.797332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               376645292     75.12%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84071408     16.77%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25625279      5.11%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10042980      2.00%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2248131      0.45%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2082340      0.42%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694869      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     193      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     240      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           501410732                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6408860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1964157                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                36543925                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.335825                       # Inst execution rate
system.cpu1.iew.exec_refs                    60665891                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18407137                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              299593723                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             42934662                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100708                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1793162                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            18853764                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          174884353                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             42258754                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1615941                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            170538519                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1109855                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6488157                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1895653                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10361976                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        96943                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1053338                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        22065                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1567                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3439                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4029587                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       952359                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1567                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       400711                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1563446                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 91385827                       # num instructions consuming a value
system.cpu1.iew.wb_count                    169352340                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827979                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 75665519                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.333489                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     169402162                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               215644455                       # number of integer regfile reads
system.cpu1.int_regfile_writes              114219129                       # number of integer regfile writes
system.cpu1.ipc                              0.311305                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.311305                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200249      2.44%      2.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            105757491     61.43%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265396      0.15%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527008      0.31%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            45013562     26.15%     90.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16390742      9.52%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             172154460                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3814839                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022159                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 586744     15.38%     15.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1000      0.03%     15.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 236137      6.19%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2437359     63.89%     85.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               553595     14.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             171769034                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         849686412                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    169352328                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        189583267                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 168583333                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                172154460                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301020                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14697597                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           151949                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           304                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6267554                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    501410732                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.343340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.809733                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          391630200     78.11%     78.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           72998982     14.56%     92.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23481512      4.68%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5597498      1.12%     98.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5291871      1.06%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             925944      0.18%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             924262      0.18%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             426520      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             133943      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      501410732                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.339007                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14682523                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2742387                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            42934662                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           18853764                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    110                       # number of misc regfile reads
system.cpu1.numCycles                       507819592                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2345835298                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              325477794                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107609676                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15235926                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                45493388                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4028205                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                30501                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            227484540                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             179477643                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          121377587                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 92792552                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15919967                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1895653                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35726893                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13767911                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       227484528                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24452                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               645                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29611260                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           644                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   667512571                       # The number of ROB reads
system.cpu1.rob.rob_writes                  353062660                       # The number of ROB writes
system.cpu1.timesIdled                         516808                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         19219887                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10014                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            19265618                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1196132                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19310781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38495773                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2193312                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1064028                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     78768677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17016789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    157536652                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       18080817                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14818868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6325332                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12859566                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              367                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            270                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4491050                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4491047                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14818871                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           317                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57805688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57805688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1640655808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1640655808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              556                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19310875                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19310875    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19310875                       # Request fanout histogram
system.membus.respLayer1.occupancy       100369949360                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         69563331717                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    668599285.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   852582335.715925                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       118000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2361052000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1422154220500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4680195000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    249417049                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       249417049                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    249417049                       # number of overall hits
system.cpu0.icache.overall_hits::total      249417049                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31698951                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31698951                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31698951                       # number of overall misses
system.cpu0.icache.overall_misses::total     31698951                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 550032526000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 550032526000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 550032526000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 550032526000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    281116000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    281116000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    281116000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    281116000                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.112761                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.112761                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.112761                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.112761                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17351.757981                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17351.757981                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17351.757981                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17351.757981                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2765                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.428571                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29565511                       # number of writebacks
system.cpu0.icache.writebacks::total         29565511                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2133407                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2133407                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2133407                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2133407                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29565544                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29565544                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29565544                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29565544                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 499074698000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 499074698000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 499074698000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 499074698000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.105172                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105172                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.105172                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105172                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16880.281249                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16880.281249                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16880.281249                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16880.281249                       # average overall mshr miss latency
system.cpu0.icache.replacements              29565511                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    249417049                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      249417049                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31698951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31698951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 550032526000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 550032526000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    281116000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    281116000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.112761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.112761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17351.757981                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17351.757981                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2133407                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2133407                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29565544                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29565544                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 499074698000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 499074698000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.105172                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105172                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16880.281249                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16880.281249                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          278982387                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29565511                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.436075                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        591797543                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       591797543                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    521614637                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       521614637                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    521614637                       # number of overall hits
system.cpu0.dcache.overall_hits::total      521614637                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78247591                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78247591                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78247591                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78247591                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2106947481331                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2106947481331                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2106947481331                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2106947481331                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599862228                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599862228                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599862228                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599862228                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.130443                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.130443                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.130443                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.130443                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26926.675370                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26926.675370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26926.675370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26926.675370                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21113023                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        46435                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2088484                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            607                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.109258                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.499176                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     45111651                       # number of writebacks
system.cpu0.dcache.writebacks::total         45111651                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     34050976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     34050976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     34050976                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     34050976                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     44196615                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     44196615                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     44196615                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     44196615                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 906994989298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 906994989298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 906994989298                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 906994989298                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073678                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073678                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073678                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073678                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20521.820264                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20521.820264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20521.820264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20521.820264                       # average overall mshr miss latency
system.cpu0.dcache.replacements              45111651                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    386534501                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      386534501                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     47885143                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     47885143                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1178327245500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1178327245500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    434419644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    434419644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110228                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110228                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24607.366120                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24607.366120                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13901227                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13901227                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     33983916                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     33983916                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 635919811500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 635919811500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18712.375922                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18712.375922                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135080136                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135080136                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     30362448                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     30362448                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 928620235831                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 928620235831                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165442584                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165442584                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.183523                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.183523                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30584.498188                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30584.498188                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     20149749                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     20149749                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10212699                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10212699                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 271075177798                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 271075177798                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061730                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061730                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26542.951848                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26542.951848                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2175                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2175                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1776                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1776                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12916000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12916000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.449506                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.449506                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7272.522523                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7272.522523                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1764                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1764                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       617000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       617000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 51416.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51416.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       691000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       691000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.042235                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042235                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4213.414634                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4213.414634                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       527000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       527000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.042235                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.042235                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3213.414634                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3213.414634                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184260                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184260                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       916028                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       916028                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92880645500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92880645500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100288                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100288                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436144                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436144                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101394.985197                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101394.985197                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       916028                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       916028                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91964617500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91964617500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436144                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436144                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100394.985197                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100394.985197                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999467                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          567917755                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         45112350                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.588964                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999467                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1249053082                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1249053082                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27656356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            38834954                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              623878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1419620                       # number of demand (read+write) hits
system.l2.demand_hits::total                 68534808                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27656356                       # number of overall hits
system.l2.overall_hits::.cpu0.data           38834954                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             623878                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1419620                       # number of overall hits
system.l2.overall_hits::total                68534808                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1909187                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6275709                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2029351                       # number of demand (read+write) misses
system.l2.demand_misses::total               10230875                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1909187                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6275709                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16628                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2029351                       # number of overall misses
system.l2.overall_misses::total              10230875                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 156793016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 488363882992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1474766500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 204022425483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     850654090975                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 156793016000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 488363882992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1474766500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 204022425483                       # number of overall miss cycles
system.l2.overall_miss_latency::total    850654090975                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29565543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        45110663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          640506                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3448971                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             78765683                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29565543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       45110663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         640506                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3448971                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            78765683                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.064575                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.139118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.025961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.588393                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.129890                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.064575                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.139118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.025961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.588393                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.129890                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82125.541395                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77818.121107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88691.754871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100535.799614                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83145.780881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82125.541395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77818.121107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88691.754871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100535.799614                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83145.780881                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7305744                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             6325332                       # number of writebacks
system.l2.writebacks::total                   6325332                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         587553                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            157                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         378938                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              966877                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        587553                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           157                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        378938                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             966877                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1908958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5688156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1650413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9263998                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1908958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5688156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1650413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10956350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20220348                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 137688974000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 392378893497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1301210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 161427076000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 692796153997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 137688974000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 392378893497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1301210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 161427076000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 840718515242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1533514669239                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.064567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.126093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.025716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.478523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117615                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.064567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.126093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.025716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.478523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256715                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72127.817375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 68981.739161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79000.091069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97810.109348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74783.711525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72127.817375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 68981.739161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79000.091069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97810.109348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76733.448205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75840.171951                       # average overall mshr miss latency
system.l2.replacements                       35249122                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13528015                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13528015                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13528015                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13528015                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64398824                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64398824                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64398824                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64398824                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10956350                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10956350                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 840718515242                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 840718515242                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76733.448205                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76733.448205                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1457500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       183000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1640500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.879518                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.470588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.810000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19965.753425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        22875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20253.086420                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1481000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       164000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1645000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.879518                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.470588                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.810000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20287.671233                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20308.641975                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          7536983                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           564569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8101552                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3591485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1335160                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4926645                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 262859504497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 140250872487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  403110376984                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11128468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1899729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13028197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.322730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.702816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.378152                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 73189.642863                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105044.243751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81822.493194                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       284009                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       158513                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           442522                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3307476                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1176647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4484123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 208337709499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 116096161001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 324433870500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.297209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.619376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 62989.938400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98666.941743                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72351.688502                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27656356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        623878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28280234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1909187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1925815                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 156793016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1474766500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 158267782500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29565543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       640506                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30206049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.064575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.025961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.063756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82125.541395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88691.754871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82182.235833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          229                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          157                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           386                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1908958                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16471                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1925429                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 137688974000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1301210500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 138990184500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.064567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.025716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.063743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72127.817375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79000.091069                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72186.605946                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     31297971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       855051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          32153022                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2684224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       694191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3378415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 225504378495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  63771552996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 289275931491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     33982195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1549242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      35531437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.078989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.448084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84011.013423                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91864.563205                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85624.747549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       303544                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       220425                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       523969                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2380680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       473766                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2854446                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 184041183998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  45330914999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 229372098997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.070057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.305805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77306.141102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95682.077226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80356.082755                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          354                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          323                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               677                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          417                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          350                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             767                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12304000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9389499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     21693499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          771                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          673                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1444                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.540856                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.520059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.531163                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29505.995204                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26827.140000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28283.571056                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          254                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          204                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          458                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          163                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          146                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          309                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3302492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2916000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6218492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.211414                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.216939                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.213989                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20260.687117                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19972.602740                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20124.569579                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999952                       # Cycle average of tags in use
system.l2.tags.total_refs                   165772214                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  35250249                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.702725                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.907887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.747131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.809579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.114039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.171218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.250097                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.373561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.425783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1288802897                       # Number of tag accesses
system.l2.tags.data_accesses               1288802897                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     122173248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     364472640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1054144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     105831040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    642303488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1235834560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    122173248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1054144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     123227392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    404821248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       404821248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1908957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5694885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1653610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10035992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19309915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6325332                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6325332                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         85625386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        255441442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           738799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74171914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    450159795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             866137336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     85625386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       738799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86364185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      283719851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            283719851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      283719851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        85625386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       255441442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          738799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74171914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    450159795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1149857187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4654688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1908957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3990490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1638003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10007153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004144564750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       282870                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       282870                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35638256                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4389189                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19309919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6325332                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19309919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6325332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1748845                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1670644                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            729146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            734734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            734943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            786182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2607972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2455976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            764330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            784491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            771170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            768954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           778747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1085730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           958090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1929219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           729328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           942059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            275845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            277770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            275904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            278566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            280967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            292225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            288361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           401853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           277674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           276720                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 520479055164                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                87805355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            849749136414                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29638.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48388.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13044410                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2556205                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19309919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6325332                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5849474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3660682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3098916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1626253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1309076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  986166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  320930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  248518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  176673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   95156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  73792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  49784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  30129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  43660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 109111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 185435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 240670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 271522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 288687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 297168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 301189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 304300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 312697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 329156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 312849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 307919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 304358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 297003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 293120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 292635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6615112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.932723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.397559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.772517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2204300     33.32%     33.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3074837     46.48%     79.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       422192      6.38%     86.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       302724      4.58%     90.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       189112      2.86%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        76674      1.16%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55256      0.84%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36162      0.55%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       253855      3.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6615112                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       282870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.081769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.232547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    392.550926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       282865    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        282870                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       282870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.455149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.423417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           232354     82.14%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3946      1.39%     83.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26680      9.43%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12255      4.33%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4966      1.76%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1705      0.60%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              627      0.22%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              230      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               65      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        282870                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1123908544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               111926080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               297898752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1235834816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            404821248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       208.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    866.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1426834412001                       # Total gap between requests
system.mem_ctrls.avgGap                      55659.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    122173248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    255391296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1054144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    104832192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    640457664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    297898752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 85625386.290663108230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 178991544.656920999289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 738799.112601023517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73471869.518415048718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 448866145.253138542175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 208782987.544920206070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1908957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5694886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1653610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10035995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6325332                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  58989446752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 173552242292                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    608227733                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  92680429125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 523918790512                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 35052436962718                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30901.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30475.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36927.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56047.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52203.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5541596.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21487001760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11420585715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         56857933440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12669524640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     112632780000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     621422710170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24601080960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       861091616685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        603.497930                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  58440769819                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  47645000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1320748645681                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25744983600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13683764325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         68528106360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11627842320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     112632780000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     622939628370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23323676160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       878480781135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.685164                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54458712193                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  47645000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1324730703307                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     13795466000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   67799541573.572029                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 552624376500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   254219805500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1172614610000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     31494691                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31494691                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     31494691                       # number of overall hits
system.cpu1.icache.overall_hits::total       31494691                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       653656                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        653656                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       653656                       # number of overall misses
system.cpu1.icache.overall_misses::total       653656                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10448252000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10448252000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10448252000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10448252000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     32148347                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     32148347                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     32148347                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     32148347                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.020332                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020332                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.020332                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020332                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15984.328148                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15984.328148                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15984.328148                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15984.328148                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       640474                       # number of writebacks
system.cpu1.icache.writebacks::total           640474                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        13150                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        13150                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        13150                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        13150                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       640506                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       640506                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       640506                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       640506                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9636349000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9636349000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9636349000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9636349000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019923                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019923                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019923                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019923                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15044.900438                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15044.900438                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15044.900438                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15044.900438                       # average overall mshr miss latency
system.cpu1.icache.replacements                640474                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     31494691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31494691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       653656                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       653656                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10448252000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10448252000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     32148347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     32148347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.020332                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020332                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15984.328148                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15984.328148                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        13150                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        13150                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       640506                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       640506                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9636349000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9636349000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019923                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019923                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15044.900438                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15044.900438                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993016                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31487083                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           640474                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            49.162156                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        310066000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993016                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999782                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999782                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         64937200                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        64937200                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43989127                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43989127                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43989127                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43989127                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12711953                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12711953                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12711953                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12711953                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 708411188544                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 708411188544                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 708411188544                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 708411188544                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56701080                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56701080                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56701080                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56701080                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.224192                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.224192                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.224192                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.224192                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 55727.958445                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55727.958445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 55727.958445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55727.958445                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5578029                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        47041                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           113725                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            558                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.048397                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.302867                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3449397                       # number of writebacks
system.cpu1.dcache.writebacks::total          3449397                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10039062                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10039062                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10039062                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10039062                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2672891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2672891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2672891                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2672891                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 153015093126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 153015093126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 153015093126                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 153015093126                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047140                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047140                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047140                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047140                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 57247.038179                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57247.038179                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 57247.038179                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57247.038179                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3449397                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     34137213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34137213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6762931                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6762931                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 334283531500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 334283531500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     40900144                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     40900144                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165352                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165352                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 49428.795222                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49428.795222                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5213362                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5213362                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1549569                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1549569                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  76272073500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  76272073500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037887                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037887                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 49221.476101                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 49221.476101                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9851914                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9851914                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5949022                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5949022                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 374127657044                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 374127657044                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15800936                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15800936                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.376498                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.376498                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 62888.934861                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62888.934861                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4825700                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4825700                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1123322                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1123322                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  76743019626                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  76743019626                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071092                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071092                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 68317.917415                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68317.917415                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          341                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          341                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6025000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6025000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.309717                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.309717                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39379.084967                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39379.084967                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        25500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        25500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014170                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014170                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3642.857143                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3642.857143                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       480000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       480000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          457                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          457                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.242888                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.242888                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4324.324324                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4324.324324                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       370000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       370000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.240700                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.240700                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3363.636364                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3363.636364                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322346                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322346                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777662                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777662                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  74513952500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  74513952500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100008                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100008                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370314                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370314                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 95817.916396                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 95817.916396                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777662                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777662                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  73736290500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  73736290500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370314                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370314                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 94817.916396                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 94817.916396                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.598050                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48761920                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3450416                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.132186                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        310077500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.598050                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924939                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924939                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121054525                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121054525                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1426834415500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65738263                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19853347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65239018                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28923790                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16053034                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             385                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13029173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13029171                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30206050                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     35532214                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1444                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88696597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    135335990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1921486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10349731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             236303804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3784387392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5774228032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     81982720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    441495616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10082093760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51304466                       # Total snoops (count)
system.tol2bus.snoopTraffic                 404933632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        130071750                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.164061                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.391798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              109796090     84.41%     84.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19211632     14.77%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1064028      0.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          130071750                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       157535387942                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       67688672414                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44919296245                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5181774431                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         962156198                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1611335483000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1279478                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709056                       # Number of bytes of host memory used
host_op_rate                                  1283070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1274.15                       # Real time elapsed on the host
host_tick_rate                              144803135                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1630247730                       # Number of instructions simulated
sim_ops                                    1634825005                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.184501                       # Number of seconds simulated
sim_ticks                                184501067500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.667236                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5093343                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6015719                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           853004                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7741327                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            392066                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         460410                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           68344                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9612920                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        32292                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        103025                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           590832                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6264890                       # Number of branches committed
system.cpu0.commit.bw_lim_events               691016                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         706426                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8417513                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27001232                       # Number of instructions committed
system.cpu0.commit.committedOps              27260736                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    113136593                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.240954                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.906910                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     99587267     88.02%     88.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8512776      7.52%     95.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1738197      1.54%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1662578      1.47%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       396205      0.35%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       223287      0.20%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       222420      0.20%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       102847      0.09%     99.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       691016      0.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    113136593                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2608                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              814180                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26432504                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5435657                       # Number of loads committed
system.cpu0.commit.membars                     423570                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       424140      1.56%      1.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16498324     60.52%     62.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         181776      0.67%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           75713      0.28%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           380      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1141      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           190      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5538248     20.32%     83.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4539927     16.65%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          434      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          223      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27260736                       # Class of committed instruction
system.cpu0.commit.refs                      10078832                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27001232                       # Number of Instructions Simulated
system.cpu0.committedOps                     27260736                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.411821                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.411821                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             63379402                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               265769                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4558399                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              37873427                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                30073750                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 20080904                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                611315                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               597930                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               564394                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9612920                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4631737                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     77962857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               338142                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1267                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43484929                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          304                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1747064                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.048034                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          35871669                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5485409                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.217285                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         114709765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.384631                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                86045071     75.01%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21087459     18.38%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3379673      2.95%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2018702      1.76%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1495827      1.30%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  330246      0.29%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  102976      0.09%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   32874      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  216937      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           114709765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2392                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1677                       # number of floating regfile writes
system.cpu0.idleCycles                       85418545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              640210                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7059148                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.165422                       # Inst execution rate
system.cpu0.iew.exec_refs                    12995708                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4934946                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                2018139                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8280387                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            400923                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           185998                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5187767                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35596367                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8060762                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           407948                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33105569                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 15536                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7468483                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                611315                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7471037                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       242531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          126967                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1342                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          806                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          122                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2844730                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       544603                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           806                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       243701                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        396509                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18386792                       # num instructions consuming a value
system.cpu0.iew.wb_count                     31866078                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.742445                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13651189                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.159228                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      31947238                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43058990                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20379752                       # number of integer regfile writes
system.cpu0.ipc                              0.134920                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.134920                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           444213      1.33%      1.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19523871     58.26%     59.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              253212      0.76%     60.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                75800      0.23%     60.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 29      0.00%     60.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                380      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1141      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             23      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                190      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               224      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8341652     24.89%     85.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4871979     14.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            499      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           303      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33513516                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2833                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               5624                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2718                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3000                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     190136                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005673                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  19840     10.43%     10.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    46      0.02%     10.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     67      0.04%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                129036     67.87%     78.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                41103     21.62%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               38      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33256606                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         181991859                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     31863360                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43929763                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34589508                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33513516                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1006859                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8335715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            70549                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        300433                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4389313                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    114709765                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.292159                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.719957                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           92563792     80.69%     80.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15081135     13.15%     93.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4189007      3.65%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1949999      1.70%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             619753      0.54%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             169801      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              93895      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              26081      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              16302      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      114709765                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.167460                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           672426                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          146814                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8280387                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5187767                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  22877                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1951                       # number of misc regfile writes
system.cpu0.numCycles                       200128310                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   168873916                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                9631877                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16646983                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                160368                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                30942092                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5272030                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13971                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47273585                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36352050                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23582852                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 19713716                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7168785                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                611315                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12733183                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6935936                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2420                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47271165                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      41077582                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            291185                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2840291                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        296833                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   147949548                       # The number of ROB reads
system.cpu0.rob.rob_writes                   72938217                       # The number of ROB writes
system.cpu0.timesIdled                        1189515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                19926                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            78.365709                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5242930                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6690337                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           598594                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7401167                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            830208                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         938981                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          108773                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9570194                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112016                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         73998                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           428651                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8489746                       # Number of branches committed
system.cpu1.commit.bw_lim_events               865649                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         405819                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1892028                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36964694                       # Number of instructions committed
system.cpu1.commit.committedOps              37078686                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     89919430                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.412355                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.127731                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     71171530     79.15%     79.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11393348     12.67%     91.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3139158      3.49%     95.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1964025      2.18%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       755355      0.84%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       310325      0.35%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       223570      0.25%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        96470      0.11%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       865649      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     89919430                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     79881                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1497948                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36518196                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6470314                       # Number of loads committed
system.cpu1.commit.membars                     185557                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203980      0.55%      0.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24026788     64.80%     65.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         212074      0.57%     65.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           68143      0.18%     66.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         12282      0.03%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         36846      0.10%     66.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          6141      0.02%     66.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         6141      0.02%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6531998     17.62%     83.89% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5955822     16.06%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        12314      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         6157      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37078686                       # Class of committed instruction
system.cpu1.commit.refs                      12506291                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36964694                       # Number of Instructions Simulated
system.cpu1.committedOps                     37078686                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.432477                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.432477                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             14510942                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               171101                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5102868                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40062277                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                51340494                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 23933010                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                472734                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               227090                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               248168                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9570194                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5478403                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     36592705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               307932                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         2634                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41607611                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 363                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          921                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1285648                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.040249                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          53265901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6073138                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.174988                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          90505348                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.462149                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.919347                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                62364943     68.91%     68.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21143648     23.36%     92.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3681903      4.07%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1601897      1.77%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  968272      1.07%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  300594      0.33%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  166460      0.18%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   82078      0.09%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  195553      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            90505348                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    67567                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   49161                       # number of floating regfile writes
system.cpu1.idleCycles                      147269181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              448304                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8726509                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.162467                       # Inst execution rate
system.cpu1.iew.exec_refs                    13268385                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6098117                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 227103                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6999105                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            250613                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           234291                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6178076                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38968153                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7170268                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           308988                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38630626                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   873                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1418302                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                472734                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1419901                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       130639                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          359701                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          756                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          483                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       528791                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       142099                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           483                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       200797                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        247507                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16113066                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38080112                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.774677                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12482416                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.160152                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38139981                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50522254                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24081558                       # number of integer regfile writes
system.cpu1.ipc                              0.155461                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.155461                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           247799      0.64%      0.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24967650     64.12%     64.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              214115      0.55%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                68303      0.18%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              12282      0.03%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              36846      0.09%     65.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               6141      0.02%     65.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              6141      0.02%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7318613     18.79%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6043244     15.52%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          12323      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          6157      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              38939614                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  79919                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             159809                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        79882                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             79887                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     280814                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007212                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  10656      3.79%      3.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   155      0.06%      3.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3260      1.16%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                177969     63.38%     68.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                88745     31.60%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               29      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              38892710                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         168531079                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38000230                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40778202                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38524005                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 38939614                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             444148                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1889467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            25498                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         38329                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       783371                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     90505348                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.430247                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.841168                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           64488366     71.25%     71.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18228106     20.14%     91.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4534969      5.01%     96.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2037980      2.25%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             782827      0.86%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             278594      0.31%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              97041      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              38614      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              18851      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       90505348                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.163767                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           302513                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           70729                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6999105                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6178076                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 135781                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 61410                       # number of misc regfile writes
system.cpu1.numCycles                       237774529                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   131161406                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1666034                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23285269                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 10289                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                51900537                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                490410                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  373                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51321064                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39531030                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           24982707                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 23610862                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7104831                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                472734                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7733726                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1697438                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            67567                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51253497                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5121455                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            153495                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1173784                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        153499                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   127617803                       # The number of ROB reads
system.cpu1.rob.rob_writes                   78527483                       # The number of ROB writes
system.cpu1.timesIdled                        2227599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6465637                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                54801                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6668331                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                224001                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7960964                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15445129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       701512                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       399323                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5907518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4282760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11835534                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4682083                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7520421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1071353                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6421549                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            95283                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          44090                       # Transaction distribution
system.membus.trans_dist::ReadExReq            290884                       # Transaction distribution
system.membus.trans_dist::ReadExResp           287798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7520421                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23253348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23253348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    568292608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               568292608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           120386                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7952227                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7952227    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7952227                       # Request fanout histogram
system.membus.respLayer1.occupancy        40444619895                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21204357937                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   184501067500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   184501067500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13106                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6553                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12885736.990691                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3132618.560869                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6553    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     57673000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6553                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   100060833000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  84440234500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3284331                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3284331                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3284331                       # number of overall hits
system.cpu0.icache.overall_hits::total        3284331                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1347404                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1347404                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1347404                       # number of overall misses
system.cpu0.icache.overall_misses::total      1347404                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  73353727986                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  73353727986                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  73353727986                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  73353727986                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4631735                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4631735                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4631735                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4631735                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.290907                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.290907                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.290907                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.290907                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 54440.782413                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54440.782413                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 54440.782413                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54440.782413                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        34133                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              423                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    80.692671                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1223947                       # number of writebacks
system.cpu0.icache.writebacks::total          1223947                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       123251                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       123251                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       123251                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       123251                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1224153                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1224153                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1224153                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1224153                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  65463061487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  65463061487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  65463061487                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  65463061487                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.264297                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.264297                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.264297                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.264297                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 53476.208846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53476.208846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 53476.208846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53476.208846                       # average overall mshr miss latency
system.cpu0.icache.replacements               1223947                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3284331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3284331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1347404                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1347404                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  73353727986                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  73353727986                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4631735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4631735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.290907                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.290907                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 54440.782413                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54440.782413                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       123251                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       123251                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1224153                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1224153                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  65463061487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  65463061487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.264297                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.264297                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 53476.208846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53476.208846                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.997058                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4508688                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1224184                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.683015                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.997058                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999908                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999908                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10487622                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10487622                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7189634                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7189634                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7189634                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7189634                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4256471                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4256471                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4256471                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4256471                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 306345092290                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 306345092290                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 306345092290                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 306345092290                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11446105                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11446105                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11446105                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11446105                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.371871                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.371871                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.371871                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.371871                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71971.615052                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71971.615052                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71971.615052                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71971.615052                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     19989128                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          561                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           321665                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.142689                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    43.153846                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1385068                       # number of writebacks
system.cpu0.dcache.writebacks::total          1385068                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2753475                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2753475                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2753475                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2753475                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1502996                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1502996                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1502996                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1502996                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 113077450528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 113077450528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 113077450528                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 113077450528                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.131311                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131311                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.131311                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131311                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 75234.698248                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75234.698248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 75234.698248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75234.698248                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1385066                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5101242                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5101242                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1964048                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1964048                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 142712657000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 142712657000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7065290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7065290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.277985                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.277985                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72662.509776                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72662.509776                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       897046                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       897046                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1067002                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1067002                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  80575398500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  80575398500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.151020                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.151020                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 75515.695847                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75515.695847                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2088392                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2088392                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2292423                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2292423                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 163632435290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 163632435290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4380815                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4380815                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.523287                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.523287                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71379.686598                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71379.686598                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1856429                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1856429                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       435994                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       435994                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  32502052028                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  32502052028                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.099523                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.099523                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 74547.016766                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74547.016766                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       152690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       152690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        21331                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        21331                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   1176524500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1176524500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       174021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       174021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.122577                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.122577                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 55155.618583                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 55155.618583                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        19421                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        19421                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1910                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1910                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     25801000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     25801000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010976                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010976                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13508.376963                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13508.376963                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       138132                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       138132                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        20949                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        20949                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    100590500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    100590500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       159081                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       159081                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.131688                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.131688                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4801.685045                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4801.685045                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        20914                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        20914                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     79725500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     79725500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.131468                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.131468                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3812.063689                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3812.063689                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       820000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       820000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       771000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       771000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        75359                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          75359                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        27666                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        27666                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    403129989                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    403129989                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       103025                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       103025                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.268537                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.268537                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 14571.314574                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 14571.314574                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        27665                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        27665                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    375461489                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    375461489                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.268527                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.268527                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 13571.714766                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 13571.714766                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.581395                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9130412                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1472183                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.201955                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.581395                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.986919                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986919                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25236615                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25236615                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              612564                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              296475                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1147186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              222633                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2278858                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             612564                       # number of overall hits
system.l2.overall_hits::.cpu0.data             296475                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1147186                       # number of overall hits
system.l2.overall_hits::.cpu1.data             222633                       # number of overall hits
system.l2.overall_hits::total                 2278858                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            611537                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1080109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1007369                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            747151                       # number of demand (read+write) misses
system.l2.demand_misses::total                3446166                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           611537                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1080109                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1007369                       # number of overall misses
system.l2.overall_misses::.cpu1.data           747151                       # number of overall misses
system.l2.overall_misses::total               3446166                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  56729211500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 106792857994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  90194242998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  67251001992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     320967314484                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  56729211500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 106792857994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  90194242998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  67251001992                       # number of overall miss cycles
system.l2.overall_miss_latency::total    320967314484                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1224101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1376584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2154555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          969784                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5725024                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1224101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1376584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2154555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         969784                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5725024                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.499581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.784630                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.467553                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.770430                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.601948                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.499581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.784630                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.467553                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.770430                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.601948                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92764.970067                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98872.297142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89534.463536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90009.920340                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93137.508316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92764.970067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98872.297142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89534.463536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90009.920340                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93137.508316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1875                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        84                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.321429                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3729236                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1071353                       # number of writebacks
system.l2.writebacks::total                   1071353                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           6022                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         219436                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2758                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         209655                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              437871                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          6022                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        219436                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2758                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        209655                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             437871                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       605515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       860673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1004611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       537496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3008295                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       605515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       860673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1004611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       537496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5373618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8381913                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  50260301522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  79947949557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  79924097505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44194750502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 254327099086                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  50260301522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  79947949557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  79924097505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44194750502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 379682350548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 634009449634                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.494661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.625224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.466273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.554243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.525464                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.494661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.625224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.466273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.554243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.464083                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83004.222062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92890.040186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79557.258984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82223.403527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84541.941228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83004.222062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92890.040186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79557.258984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82223.403527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70656.743845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75640.184959                       # average overall mshr miss latency
system.l2.replacements                       11496028                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1245022                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1245022                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1245022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1245022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4014128                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4014128                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4014128                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4014128                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5373618                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5373618                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 379682350548                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 379682350548                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70656.743845                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70656.743845                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            4989                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             530                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5519                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         13661                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4835                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              18496                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    141150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     39028500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    180178500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        18650                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5365                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24015                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.732493                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.901212                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.770185                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10332.332919                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8072.078594                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9741.484645                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data        13661                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4835                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18496                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    277716499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     96652999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    374369498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.732493                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.901212                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.770185                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20329.148598                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19990.279007                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20240.565420                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           707                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           259                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                966                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          346                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         2835                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3181                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2793500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     23107000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     25900500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1053                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         3094                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.328585                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.916290                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.767061                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  8073.699422                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8150.617284                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8142.250865                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          341                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         2835                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3176                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      6880000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     57320500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     64200500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.323837                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.916290                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.765855                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20175.953079                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20218.871252                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20214.263224                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            58860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                143910                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         333203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         322812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              656015                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  30773851996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  28574719498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   59348571494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       392063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       407862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            799925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.849871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.791474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.820096                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92357.667836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88518.145230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90468.314740                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       190866                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       187000                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           377866                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       142337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       135812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         278149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12899488501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  11028276500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23927765001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.363046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.332985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.347719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90626.390194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 81202.518923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86024.990207                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        612564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1147186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1759750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       611537                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1007369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1618906                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  56729211500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  90194242998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 146923454498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1224101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2154555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3378656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.499581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.467553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.479157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92764.970067                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89534.463536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90754.777917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         6022                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2758                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8780                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       605515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1004611                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1610126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  50260301522                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  79924097505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 130184399027                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.494661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.466273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.476558                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83004.222062                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79557.258984                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80853.547503                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       237615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       137583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            375198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       746906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       424339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1171245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  76019005998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  38676282494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 114695288492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       984521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       561922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1546443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.758649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.755156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.757380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101778.545089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91144.774565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97925.957841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28570                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22655                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        51225                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       718336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       401684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1120020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  67048461056                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  33166474002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 100214935058                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.729630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.714839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.724256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93338.578403                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82568.571320                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89476.022801                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2206                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          238                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2444                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1638                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          181                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1819                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14068500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4551000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     18619500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3844                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          419                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4263                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.426119                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.431981                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.426695                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8588.827839                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25143.646409                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10236.118747                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          208                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           77                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          285                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1430                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          104                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1534                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     27804490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2078995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     29883485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.372008                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.248210                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.359840                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19443.699301                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19990.336538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19480.759452                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997464                       # Cycle average of tags in use
system.l2.tags.total_refs                    15362932                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11498806                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.336046                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.168046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.468483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.343758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        5.989557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.397166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.630454                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.299501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.054195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.067871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.093587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.037456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.447351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999960                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99631894                       # Number of tag accesses
system.l2.tags.data_accesses                 99631894                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      38753536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55431744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      64295552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      34726400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    306518784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          499726016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     38753536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     64295552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     103049088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     68566592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68566592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         605524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         866121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1004618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         542600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4789356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7808219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1071353                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1071353                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        210045050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        300441319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        348483360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        188217881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1661338810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2708526421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    210045050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    348483360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558528411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      371632495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            371632495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      371632495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       210045050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       300441319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       348483360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       188217881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1661338810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3080158916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1021284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    605523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    781620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1004617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    456676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4748652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000206754500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        62984                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        62984                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13129241                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             963443                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7808218                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1071353                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7808218                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1071353                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 211130                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50069                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            761647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            413055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            545268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1429111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            403470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            676304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            255155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            464962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           254624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           713107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           471505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           475832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           279657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           188080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             82846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             45160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             44661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             62662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           145048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           135770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            46176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39280                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 216998238321                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                37985455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            359443694571                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28563.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47313.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6086946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  815467                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7808218                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1071353                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1581408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1494362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1467060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  848958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  673869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  496455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  300347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  233392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  177366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  118073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  91913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  70849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  11268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 107586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  84302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  79458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  73518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1715962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.439174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   236.364989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.817916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       212991     12.41%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       845599     49.28%     61.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       153142      8.92%     70.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       167273      9.75%     80.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        80604      4.70%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        54690      3.19%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40000      2.33%     90.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21435      1.25%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       140228      8.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1715962                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        62984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     120.617220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.222911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.856141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          27136     43.08%     43.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2217      3.52%     46.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          4134      6.56%     53.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         5016      7.96%     61.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         4940      7.84%     68.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         4221      6.70%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2942      4.67%     80.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1974      3.13%     83.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1768      2.81%     86.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2059      3.27%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2079      3.30%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1876      2.98%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1379      2.19%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          556      0.88%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          234      0.37%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          178      0.28%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          113      0.18%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           77      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           51      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           26      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         62984                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        62984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.214880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.202078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.672563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            56381     89.52%     89.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1161      1.84%     91.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4319      6.86%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              862      1.37%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              187      0.30%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         62984                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              486213824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13512320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                65361792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               499725952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68566592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2635.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       354.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2708.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    371.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  184501034499                       # Total gap between requests
system.mem_ctrls.avgGap                      20778.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     38753472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     50023744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     64295488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     29227264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    303913856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     65361792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 210044703.399886816740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 271129835.061794400215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 348483013.519691407681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 158412438.453777492046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1647220041.152336359024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 354262405.554916381836                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       605525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       866120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1004618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       542600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4789355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1071353                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  25084088905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  44734986282                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  38320935274                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  22488677701                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 228815006409                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4585547749997                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41425.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51649.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38144.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41446.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47775.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4280146.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5512858260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2930172630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22154870220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2998514160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14564509440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82295795730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1546687200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       132003407640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        715.461484                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3272062527                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6160960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 175068044973                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6739067580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3581903160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32088366660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2332557000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14564509440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      83200947180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        784454400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       143291805420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        776.644858                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1282732768                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6160960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 177057374732                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24764                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12383                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5299200.072680                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11379250.369900                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12383    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    611472500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12383                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118881073000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  65619994500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3243547                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3243547                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3243547                       # number of overall hits
system.cpu1.icache.overall_hits::total        3243547                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2234851                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2234851                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2234851                       # number of overall misses
system.cpu1.icache.overall_misses::total      2234851                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 111821123497                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 111821123497                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 111821123497                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 111821123497                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5478398                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5478398                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5478398                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5478398                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.407939                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.407939                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.407939                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.407939                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50035.158271                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50035.158271                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50035.158271                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50035.158271                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       596021                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5577                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   106.871257                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2154536                       # number of writebacks
system.cpu1.icache.writebacks::total          2154536                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        80280                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        80280                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        80280                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        80280                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2154571                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2154571                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2154571                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2154571                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 106048642997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 106048642997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 106048642997                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 106048642997                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.393285                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.393285                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.393285                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.393285                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49220.305572                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49220.305572                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49220.305572                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49220.305572                       # average overall mshr miss latency
system.cpu1.icache.replacements               2154536                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3243547                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3243547                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2234851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2234851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 111821123497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 111821123497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5478398                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5478398                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.407939                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.407939                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50035.158271                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50035.158271                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        80280                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        80280                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2154571                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2154571                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 106048642997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 106048642997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.393285                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.393285                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49220.305572                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49220.305572                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999687                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6046232                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2154603                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.806193                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999687                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13111367                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13111367                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8466887                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8466887                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8466887                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8466887                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3784917                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3784917                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3784917                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3784917                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 244484015470                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 244484015470                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 244484015470                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 244484015470                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12251804                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12251804                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12251804                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12251804                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.308927                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.308927                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.308927                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.308927                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64594.287132                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64594.287132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64594.287132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64594.287132                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11609255                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1664                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           189641                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.217010                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   151.272727                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       993826                       # number of writebacks
system.cpu1.dcache.writebacks::total           993826                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2692018                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2692018                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2692018                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2692018                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1092899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1092899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1092899                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1092899                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  72341703412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  72341703412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  72341703412                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  72341703412                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089203                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089203                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089203                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089203                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 66192.487514                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66192.487514                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 66192.487514                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66192.487514                       # average overall mshr miss latency
system.cpu1.dcache.replacements                993826                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5090933                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5090933                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1283067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1283067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  74238464000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  74238464000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6374000                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6374000                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.201297                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.201297                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57860.161628                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57860.161628                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       635234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       635234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       647833                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       647833                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  41496786000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  41496786000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.101637                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.101637                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64054.757939                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64054.757939                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3375954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3375954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2501850                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2501850                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 170245551470                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 170245551470                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5877804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5877804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.425644                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.425644                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68047.865168                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68047.865168                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2056784                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2056784                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       445066                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       445066                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  30844917412                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30844917412                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.075720                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.075720                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 69304.142334                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69304.142334                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        78655                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        78655                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        24935                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        24935                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    677066000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    677066000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       103590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       103590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.240709                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.240709                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27153.238420                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27153.238420                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        22881                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        22881                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2054                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2054                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     31725500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     31725500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.019828                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.019828                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15445.715677                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15445.715677                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        59274                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        59274                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        24274                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        24274                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    180952000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    180952000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        83548                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        83548                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.290540                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.290540                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7454.560435                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7454.560435                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        24274                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        24274                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    156759000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    156759000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.290540                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.290540                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6457.897339                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6457.897339                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1265500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1265500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1184500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1184500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        47407                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          47407                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        26591                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        26591                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    127849500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    127849500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        73998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        73998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.359348                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.359348                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4807.998947                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4807.998947                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        26589                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        26589                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    101234500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    101234500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.359321                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.359321                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3807.382752                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3807.382752                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.506590                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9813053                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1081831                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.070782                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.506590                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984581                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984581                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26107680                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26107680                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 184501067500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5097564                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2316375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4512346                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10424675                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8152503                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             427                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          100403                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         45058                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         145461                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          130                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           830717                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          830719                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3378723                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1718841                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4263                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4263                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3672200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4339104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6463662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3118415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17593381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    156675072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    176771968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    275781824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    125671680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              734900544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19969644                       # Total snoops (count)
system.tol2bus.snoopTraffic                  81610688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25726687                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.230544                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.456549                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20194871     78.50%     78.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5132492     19.95%     98.45% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 399324      1.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25726687                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11675475828                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246990162                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1839953523                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1655425419                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3233424358                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           640536                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
