--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml atlys_lab_video.twx atlys_lab_video.ncd -o
atlys_lab_video.twr atlys_lab_video.pcf -ucf constraints.ucf

Design file:              atlys_lab_video.ncd
Physical constraint file: atlys_lab_video.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_DCM_pixel/CLKIN
  Logical resource: inst_DCM_pixel/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_DCM_pixel_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_DCM_pixel/CLKIN
  Logical resource: inst_DCM_pixel/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_DCM_pixel_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_DCM_serialize/CLKIN
  Logical resource: inst_DCM_serialize/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: inst_DCM_serialize_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "serialize_clk" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS and duty cycle 
corrected to HIGH 4 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 372 paths analyzed, 102 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.857ns.
--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_red_2 (SLICE_X23Y107.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/latched_red_6 (FF)
  Destination:          inst_dvid/shift_red_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.315ns (Levels of Logic = 1)
  Clock Path Skew:      -0.537ns (3.410 - 3.947)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: inst_dvid/latched_red_6 to inst_dvid/shift_red_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y107.AQ     Tcko                  0.447   inst_dvid/latched_red<9>
                                                       inst_dvid/latched_red_6
    SLICE_X23Y107.B3     net (fanout=2)        2.641   inst_dvid/latched_red<6>
    SLICE_X23Y107.CLK    Tas                   0.227   inst_dvid/shift_red<4>
                                                       inst_dvid/Mmux_GND_44_o_latched_red[9]_mux_5_OUT31
                                                       inst_dvid/shift_red_2
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (0.674ns logic, 2.641ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_red_4 (SLICE_X23Y107.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/latched_red_6 (FF)
  Destination:          inst_dvid/shift_red_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.227ns (Levels of Logic = 1)
  Clock Path Skew:      -0.537ns (3.410 - 3.947)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: inst_dvid/latched_red_6 to inst_dvid/shift_red_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y107.AQ     Tcko                  0.447   inst_dvid/latched_red<9>
                                                       inst_dvid/latched_red_6
    SLICE_X23Y107.D4     net (fanout=2)        2.458   inst_dvid/latched_red<6>
    SLICE_X23Y107.CLK    Tas                   0.322   inst_dvid/shift_red<4>
                                                       inst_dvid/Mmux_GND_44_o_latched_red[9]_mux_5_OUT51
                                                       inst_dvid/shift_red_4
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (0.769ns logic, 2.458ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_red_6 (SLICE_X23Y107.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/latched_red_6 (FF)
  Destination:          inst_dvid/shift_red_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.132ns (Levels of Logic = 1)
  Clock Path Skew:      -0.537ns (3.410 - 3.947)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: inst_dvid/latched_red_6 to inst_dvid/shift_red_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y107.AQ     Tcko                  0.447   inst_dvid/latched_red<9>
                                                       inst_dvid/latched_red_6
    SLICE_X23Y107.D4     net (fanout=2)        2.458   inst_dvid/latched_red<6>
    SLICE_X23Y107.CLK    Tas                   0.227   inst_dvid/shift_red<4>
                                                       inst_dvid/Mmux_GND_44_o_latched_red[9]_mux_5_OUT71
                                                       inst_dvid/shift_red_6
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (0.674ns logic, 2.458ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "serialize_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_green_3 (SLICE_X23Y109.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/latched_green_7 (FF)
  Destination:          inst_dvid/shift_green_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (2.280 - 2.198)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Minimum Data Path at Fast Process Corner: inst_dvid/latched_green_7 to inst_dvid/shift_green_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y108.BQ     Tcko                  0.234   inst_dvid/latched_green<9>
                                                       inst_dvid/latched_green_7
    SLICE_X23Y109.B5     net (fanout=3)        1.037   inst_dvid/latched_green<7>
    SLICE_X23Y109.CLK    Tah         (-Th)    -0.155   inst_dvid/shift_green<5>
                                                       inst_dvid/Mmux_GND_44_o_latched_green[9]_mux_6_OUT41
                                                       inst_dvid/shift_green_3
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (0.389ns logic, 1.037ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_blue_7 (SLICE_X26Y109.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/latched_blue_7 (FF)
  Destination:          inst_dvid/shift_blue_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (2.279 - 2.195)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Minimum Data Path at Fast Process Corner: inst_dvid/latched_blue_7 to inst_dvid/shift_blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.BQ     Tcko                  0.198   inst_dvid/latched_blue<9>
                                                       inst_dvid/latched_blue_7
    SLICE_X26Y109.D5     net (fanout=3)        1.110   inst_dvid/latched_blue<7>
    SLICE_X26Y109.CLK    Tah         (-Th)    -0.131   inst_dvid/shift_blue<5>
                                                       inst_dvid/Mmux_GND_44_o_latched_blue[9]_mux_7_OUT81
                                                       inst_dvid/shift_blue_7
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.329ns logic, 1.110ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_blue_8 (SLICE_X27Y109.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/latched_blue_8 (FF)
  Destination:          inst_dvid/shift_blue_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (2.279 - 2.195)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Minimum Data Path at Fast Process Corner: inst_dvid/latched_blue_8 to inst_dvid/shift_blue_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.CQ     Tcko                  0.198   inst_dvid/latched_blue<9>
                                                       inst_dvid/latched_blue_8
    SLICE_X27Y109.A3     net (fanout=1)        1.041   inst_dvid/latched_blue<8>
    SLICE_X27Y109.CLK    Tah         (-Th)    -0.215   inst_dvid/shift_blue<8>
                                                       inst_dvid/Mmux_GND_44_o_latched_blue[9]_mux_7_OUT91
                                                       inst_dvid/shift_blue_8
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.413ns logic, 1.041ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "serialize_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 

--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: inst_DCM_serialize/CLKFX
  Logical resource: inst_DCM_serialize/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: serialize_clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: serialize_clk_BUFG/I0
  Logical resource: serialize_clk_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: serialize_clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: blue_s/CLK0
  Logical resource: inst_dvid/ODDR2_blue/CK0
  Location pin: OLOGIC_X12Y119.CLK0
  Clock network: serialize_clk_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "serialize_clk_n" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS and duty cycle 
corrected to HIGH 4 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.670ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "serialize_clk_n" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 

--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: inst_DCM_serialize/CLKFX180
  Logical resource: inst_DCM_serialize/CLKFX180
  Location pin: DCM_X0Y6.CLKFX180
  Clock network: serialize_clk_n
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: serialize_clk_n_BUFG/I0
  Logical resource: serialize_clk_n_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: serialize_clk_n
--------------------------------------------------------------------------------
Slack: 6.597ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: blue_s/CLK1
  Logical resource: inst_dvid/ODDR2_blue/CK1
  Location pin: OLOGIC_X12Y119.CLK1
  Clock network: serialize_clk_n_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pixel_clk" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS and duty 
cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7961 paths analyzed, 346 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.384ns.
--------------------------------------------------------------------------------

Paths for end point vga_sync_instance/v_sync_instance/column_reg_6 (SLICE_X25Y101.D2), 103 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_instance/v_sync_instance/count_reg_7 (FF)
  Destination:          vga_sync_instance/v_sync_instance/column_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.835ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_instance/v_sync_instance/count_reg_7 to vga_sync_instance/v_sync_instance/column_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/count_reg_7
    SLICE_X25Y99.B1      net (fanout=5)        0.941   vga_sync_instance/v_sync_instance/count_reg<7>
    SLICE_X25Y99.B       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2_SW0
    SLICE_X25Y99.A5      net (fanout=1)        0.187   N4
    SLICE_X25Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X24Y99.D2      net (fanout=3)        0.623   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X24Y99.CMUX    Topdc                 0.338   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5_F
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5
    SLICE_X23Y99.A1      net (fanout=8)        0.670   vga_sync_instance/v_sync_instance/state_next<0>
    SLICE_X23Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<2>
                                                       vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o1
    SLICE_X23Y100.D3     net (fanout=11)       0.524   vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o
    SLICE_X23Y100.D      Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<6>
                                                       vga_sync_instance/v_sync_instance/Mmux_count_next81
    SLICE_X25Y101.D2     net (fanout=1)        0.803   vga_sync_instance/v_sync_instance/count_next<6>
    SLICE_X25Y101.CLK    Tas                   0.322   vga_sync_instance/v_sync_instance/column_reg<6>
                                                       vga_sync_instance/v_sync_instance/Mmux_column_next81
                                                       vga_sync_instance/v_sync_instance/column_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.835ns (2.087ns logic, 3.748ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_instance/v_sync_instance/count_reg_7 (FF)
  Destination:          vga_sync_instance/v_sync_instance/column_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.700ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_instance/v_sync_instance/count_reg_7 to vga_sync_instance/v_sync_instance/column_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/count_reg_7
    SLICE_X25Y99.C2      net (fanout=5)        0.948   vga_sync_instance/v_sync_instance/count_reg<7>
    SLICE_X25Y99.C       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In1
    SLICE_X24Y99.B6      net (fanout=1)        0.279   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In
    SLICE_X24Y99.B       Tilo                  0.205   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In2
    SLICE_X24Y99.D1      net (fanout=1)        0.443   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In1
    SLICE_X24Y99.CMUX    Topdc                 0.338   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5_F
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5
    SLICE_X23Y99.A1      net (fanout=8)        0.670   vga_sync_instance/v_sync_instance/state_next<0>
    SLICE_X23Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<2>
                                                       vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o1
    SLICE_X23Y100.D3     net (fanout=11)       0.524   vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o
    SLICE_X23Y100.D      Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<6>
                                                       vga_sync_instance/v_sync_instance/Mmux_count_next81
    SLICE_X25Y101.D2     net (fanout=1)        0.803   vga_sync_instance/v_sync_instance/count_next<6>
    SLICE_X25Y101.CLK    Tas                   0.322   vga_sync_instance/v_sync_instance/column_reg<6>
                                                       vga_sync_instance/v_sync_instance/Mmux_column_next81
                                                       vga_sync_instance/v_sync_instance/column_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (2.033ns logic, 3.667ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_instance/v_sync_instance/count_reg_7 (FF)
  Destination:          vga_sync_instance/v_sync_instance/column_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.694ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_instance/v_sync_instance/count_reg_7 to vga_sync_instance/v_sync_instance/column_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/count_reg_7
    SLICE_X25Y99.B1      net (fanout=5)        0.941   vga_sync_instance/v_sync_instance/count_reg<7>
    SLICE_X25Y99.B       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2_SW0
    SLICE_X25Y99.A5      net (fanout=1)        0.187   N4
    SLICE_X25Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X26Y99.C1      net (fanout=3)        0.760   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X26Y99.C       Tilo                  0.204   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd2
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd2-In1
    SLICE_X23Y99.A3      net (fanout=8)        0.526   vga_sync_instance/v_sync_instance/state_next<1>
    SLICE_X23Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<2>
                                                       vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o1
    SLICE_X23Y100.D3     net (fanout=11)       0.524   vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o
    SLICE_X23Y100.D      Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<6>
                                                       vga_sync_instance/v_sync_instance/Mmux_count_next81
    SLICE_X25Y101.D2     net (fanout=1)        0.803   vga_sync_instance/v_sync_instance/count_next<6>
    SLICE_X25Y101.CLK    Tas                   0.322   vga_sync_instance/v_sync_instance/column_reg<6>
                                                       vga_sync_instance/v_sync_instance/Mmux_column_next81
                                                       vga_sync_instance/v_sync_instance/column_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (1.953ns logic, 3.741ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_instance/v_sync_instance/column_reg_8 (SLICE_X24Y101.A4), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_instance/v_sync_instance/count_reg_7 (FF)
  Destination:          vga_sync_instance/v_sync_instance/column_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_instance/v_sync_instance/count_reg_7 to vga_sync_instance/v_sync_instance/column_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/count_reg_7
    SLICE_X25Y99.B1      net (fanout=5)        0.941   vga_sync_instance/v_sync_instance/count_reg<7>
    SLICE_X25Y99.B       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2_SW0
    SLICE_X25Y99.A5      net (fanout=1)        0.187   N4
    SLICE_X25Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X24Y99.D2      net (fanout=3)        0.623   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X24Y99.CMUX    Topdc                 0.338   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5_F
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5
    SLICE_X23Y99.A1      net (fanout=8)        0.670   vga_sync_instance/v_sync_instance/state_next<0>
    SLICE_X23Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<2>
                                                       vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o1
    SLICE_X23Y101.B1     net (fanout=11)       0.648   vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o
    SLICE_X23Y101.B      Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_count_next101
    SLICE_X24Y101.A4     net (fanout=1)        0.425   vga_sync_instance/v_sync_instance/count_next<8>
    SLICE_X24Y101.CLK    Tas                   0.341   vga_sync_instance/v_sync_instance/column_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_column_next101
                                                       vga_sync_instance/v_sync_instance/column_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (2.106ns logic, 3.494ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_instance/v_sync_instance/count_reg_7 (FF)
  Destination:          vga_sync_instance/v_sync_instance/column_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.465ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_instance/v_sync_instance/count_reg_7 to vga_sync_instance/v_sync_instance/column_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/count_reg_7
    SLICE_X25Y99.C2      net (fanout=5)        0.948   vga_sync_instance/v_sync_instance/count_reg<7>
    SLICE_X25Y99.C       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In1
    SLICE_X24Y99.B6      net (fanout=1)        0.279   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In
    SLICE_X24Y99.B       Tilo                  0.205   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In2
    SLICE_X24Y99.D1      net (fanout=1)        0.443   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In1
    SLICE_X24Y99.CMUX    Topdc                 0.338   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5_F
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5
    SLICE_X23Y99.A1      net (fanout=8)        0.670   vga_sync_instance/v_sync_instance/state_next<0>
    SLICE_X23Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<2>
                                                       vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o1
    SLICE_X23Y101.B1     net (fanout=11)       0.648   vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o
    SLICE_X23Y101.B      Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_count_next101
    SLICE_X24Y101.A4     net (fanout=1)        0.425   vga_sync_instance/v_sync_instance/count_next<8>
    SLICE_X24Y101.CLK    Tas                   0.341   vga_sync_instance/v_sync_instance/column_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_column_next101
                                                       vga_sync_instance/v_sync_instance/column_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.465ns (2.052ns logic, 3.413ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_instance/v_sync_instance/count_reg_7 (FF)
  Destination:          vga_sync_instance/v_sync_instance/column_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.459ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_instance/v_sync_instance/count_reg_7 to vga_sync_instance/v_sync_instance/column_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/count_reg_7
    SLICE_X25Y99.B1      net (fanout=5)        0.941   vga_sync_instance/v_sync_instance/count_reg<7>
    SLICE_X25Y99.B       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2_SW0
    SLICE_X25Y99.A5      net (fanout=1)        0.187   N4
    SLICE_X25Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X26Y99.C1      net (fanout=3)        0.760   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X26Y99.C       Tilo                  0.204   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd2
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd2-In1
    SLICE_X23Y99.A3      net (fanout=8)        0.526   vga_sync_instance/v_sync_instance/state_next<1>
    SLICE_X23Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<2>
                                                       vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o1
    SLICE_X23Y101.B1     net (fanout=11)       0.648   vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o
    SLICE_X23Y101.B      Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_count_next101
    SLICE_X24Y101.A4     net (fanout=1)        0.425   vga_sync_instance/v_sync_instance/count_next<8>
    SLICE_X24Y101.CLK    Tas                   0.341   vga_sync_instance/v_sync_instance/column_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_column_next101
                                                       vga_sync_instance/v_sync_instance/column_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (1.972ns logic, 3.487ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_instance/v_sync_instance/column_reg_10 (SLICE_X24Y101.B4), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_instance/v_sync_instance/count_reg_7 (FF)
  Destination:          vga_sync_instance/v_sync_instance/column_reg_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_instance/v_sync_instance/count_reg_7 to vga_sync_instance/v_sync_instance/column_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/count_reg_7
    SLICE_X25Y99.B1      net (fanout=5)        0.941   vga_sync_instance/v_sync_instance/count_reg<7>
    SLICE_X25Y99.B       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2_SW0
    SLICE_X25Y99.A5      net (fanout=1)        0.187   N4
    SLICE_X25Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X24Y99.D2      net (fanout=3)        0.623   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X24Y99.CMUX    Topdc                 0.338   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5_F
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5
    SLICE_X23Y99.A1      net (fanout=8)        0.670   vga_sync_instance/v_sync_instance/state_next<0>
    SLICE_X23Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<2>
                                                       vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o1
    SLICE_X23Y101.D3     net (fanout=11)       0.544   vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o
    SLICE_X23Y101.D      Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_count_next21
    SLICE_X24Y101.B4     net (fanout=1)        0.464   vga_sync_instance/v_sync_instance/count_next<10>
    SLICE_X24Y101.CLK    Tas                   0.341   vga_sync_instance/v_sync_instance/column_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_column_next21
                                                       vga_sync_instance/v_sync_instance/column_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (2.106ns logic, 3.429ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_instance/v_sync_instance/count_reg_7 (FF)
  Destination:          vga_sync_instance/v_sync_instance/column_reg_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.400ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_instance/v_sync_instance/count_reg_7 to vga_sync_instance/v_sync_instance/column_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/count_reg_7
    SLICE_X25Y99.C2      net (fanout=5)        0.948   vga_sync_instance/v_sync_instance/count_reg<7>
    SLICE_X25Y99.C       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In1
    SLICE_X24Y99.B6      net (fanout=1)        0.279   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In
    SLICE_X24Y99.B       Tilo                  0.205   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In2
    SLICE_X24Y99.D1      net (fanout=1)        0.443   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In1
    SLICE_X24Y99.CMUX    Topdc                 0.338   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5_F
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5
    SLICE_X23Y99.A1      net (fanout=8)        0.670   vga_sync_instance/v_sync_instance/state_next<0>
    SLICE_X23Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<2>
                                                       vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o1
    SLICE_X23Y101.D3     net (fanout=11)       0.544   vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o
    SLICE_X23Y101.D      Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_count_next21
    SLICE_X24Y101.B4     net (fanout=1)        0.464   vga_sync_instance/v_sync_instance/count_next<10>
    SLICE_X24Y101.CLK    Tas                   0.341   vga_sync_instance/v_sync_instance/column_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_column_next21
                                                       vga_sync_instance/v_sync_instance/column_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      5.400ns (2.052ns logic, 3.348ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_instance/v_sync_instance/count_reg_7 (FF)
  Destination:          vga_sync_instance/v_sync_instance/column_reg_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_instance/v_sync_instance/count_reg_7 to vga_sync_instance/v_sync_instance/column_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/count_reg_7
    SLICE_X25Y99.B1      net (fanout=5)        0.941   vga_sync_instance/v_sync_instance/count_reg<7>
    SLICE_X25Y99.B       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2_SW0
    SLICE_X25Y99.A5      net (fanout=1)        0.187   N4
    SLICE_X25Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_8_o<10>1
                                                       vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X26Y99.C1      net (fanout=3)        0.760   vga_sync_instance/v_sync_instance/count_reg[10]_GND_18_o_equal_10_o<10>2
    SLICE_X26Y99.C       Tilo                  0.204   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd2
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd2-In1
    SLICE_X23Y99.A3      net (fanout=8)        0.526   vga_sync_instance/v_sync_instance/state_next<1>
    SLICE_X23Y99.A       Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<2>
                                                       vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o1
    SLICE_X23Y101.D3     net (fanout=11)       0.544   vga_sync_instance/v_sync_instance/state_next[2]_state_reg[2]_not_equal_2_o
    SLICE_X23Y101.D      Tilo                  0.259   vga_sync_instance/v_sync_instance/count_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_count_next21
    SLICE_X24Y101.B4     net (fanout=1)        0.464   vga_sync_instance/v_sync_instance/count_next<10>
    SLICE_X24Y101.CLK    Tas                   0.341   vga_sync_instance/v_sync_instance/column_reg<10>
                                                       vga_sync_instance/v_sync_instance/Mmux_column_next21
                                                       vga_sync_instance/v_sync_instance/column_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.972ns logic, 3.422ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pixel_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3 (SLICE_X24Y99.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3 (FF)
  Destination:          vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk_BUFG rising at 40.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3 to vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y99.CQ      Tcko                  0.200   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
    SLICE_X24Y99.CX      net (fanout=4)        0.100   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
    SLICE_X24Y99.CLK     Tckdi       (-Th)    -0.106   vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3-In5
                                                       vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.306ns logic, 0.100ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/latched_blue_8 (SLICE_X27Y106.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/TDMS_encoder_blue/encoded_8 (FF)
  Destination:          inst_dvid/latched_blue_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         pixel_clk_BUFG rising at 40.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_dvid/TDMS_encoder_blue/encoded_8 to inst_dvid/latched_blue_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y106.AMUX   Tshcko                0.266   blank
                                                       inst_dvid/TDMS_encoder_blue/encoded_8
    SLICE_X27Y106.CX     net (fanout=1)        0.099   inst_dvid/TDMS_encoder_blue/encoded<8>
    SLICE_X27Y106.CLK    Tckdi       (-Th)    -0.059   inst_dvid/latched_blue<9>
                                                       inst_dvid/latched_blue_8
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.325ns logic, 0.099ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/TDMS_encoder_blue/dc_bias_3 (SLICE_X26Y105.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/TDMS_encoder_blue/dc_bias_2 (FF)
  Destination:          inst_dvid/TDMS_encoder_blue/dc_bias_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk_BUFG rising at 40.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_dvid/TDMS_encoder_blue/dc_bias_2 to inst_dvid/TDMS_encoder_blue/dc_bias_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y105.BQ     Tcko                  0.234   inst_dvid/TDMS_encoder_blue/dc_bias<2>
                                                       inst_dvid/TDMS_encoder_blue/dc_bias_2
    SLICE_X26Y105.B5     net (fanout=1)        0.058   inst_dvid/TDMS_encoder_blue/dc_bias<2>
    SLICE_X26Y105.CLK    Tah         (-Th)    -0.131   inst_dvid/TDMS_encoder_blue/dc_bias<2>
                                                       inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_xor<3>11
                                                       inst_dvid/TDMS_encoder_blue/dc_bias_3
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.365ns logic, 0.058ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pixel_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 37.330ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: inst_DCM_pixel/CLKFX
  Logical resource: inst_DCM_pixel/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: pixel_clk
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: pixel_clk_BUFG/I0
  Logical resource: pixel_clk_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pixel_clk
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3/CLK
  Logical resource: vga_sync_instance/v_sync_instance/state_reg_FSM_FFd3/CK
  Location pin: SLICE_X24Y99.CLK
  Clock network: pixel_clk_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_IBUFG                      |     10.000ns|      5.340ns|      6.071ns|            0|            0|            0|         8333|
| serialize_clk                 |      8.000ns|      4.857ns|          N/A|            0|            0|          372|            0|
| serialize_clk_n               |      8.000ns|      2.670ns|          N/A|            0|            0|            0|            0|
| pixel_clk                     |     40.000ns|      6.384ns|          N/A|            0|            0|         7961|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.384|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8333 paths, 0 nets, and 489 connections

Design statistics:
   Minimum period:   6.384ns{1}   (Maximum frequency: 156.642MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 05 16:53:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 260 MB



