

================================================================
== Vivado HLS Report for 'c_grav'
================================================================
* Date:           Wed Nov 29 16:41:58 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        c_grav
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         4|          2|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %cg_on_V), !map !66"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s_axis_video_V_data_V), !map !72"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_keep_V), !map !76"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_strb_V), !map !80"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_user_V), !map !84"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_last_V), !map !88"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_id_V), !map !92"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_dest_V), !map !96"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m_axis_video_V_data_V), !map !100"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_keep_V), !map !104"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_strb_V), !map !108"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !112"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !116"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !120"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !124"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hsize_in), !map !128"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsize_in), !map !132"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @c_grav_str) nounwind"   --->   Operation 59 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%vsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vsize_in)"   --->   Operation 60 'read' 'vsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%hsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hsize_in)"   --->   Operation 61 'read' 'hsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cg_on_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %cg_on_V)"   --->   Operation 62 'read' 'cg_on_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_axis_video_V_data_V, i1* %s_axis_video_V_keep_V, i1* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [c_grav/c_grav.cpp:8]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [c_grav/c_grav.cpp:9]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cast = zext i32 %vsize_in_read to i64"   --->   Operation 65 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %hsize_in_read to i64"   --->   Operation 66 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 67 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.76ns)   --->   "br label %1" [c_grav/c_grav.cpp:14]   --->   Operation 68 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.67>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %add_ln14, %._crit_edge30 ]" [c_grav/c_grav.cpp:14]   --->   Operation 69 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %0 ], [ %select_ln14, %._crit_edge30 ]" [c_grav/c_grav.cpp:14]   --->   Operation 70 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%nb_1 = phi i32 [ 0, %0 ], [ %nb_2, %._crit_edge30 ]"   --->   Operation 71 'phi' 'nb_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%cgx_1 = phi i32 [ 0, %0 ], [ %cgx_2, %._crit_edge30 ]"   --->   Operation 72 'phi' 'cgx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%cgy_1 = phi i32 [ 0, %0 ], [ %cgy_2, %._crit_edge30 ]"   --->   Operation 73 'phi' 'cgy_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %0 ], [ %j, %._crit_edge30 ]"   --->   Operation 74 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [c_grav/c_grav.cpp:16]   --->   Operation 75 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i31 %j_0 to i32" [c_grav/c_grav.cpp:17]   --->   Operation 76 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp slt i32 %zext_ln17, %hsize_in_read" [c_grav/c_grav.cpp:17]   --->   Operation 77 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.77ns)   --->   "%icmp_ln14 = icmp eq i64 %indvar_flatten, %bound" [c_grav/c_grav.cpp:14]   --->   Operation 78 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (3.52ns)   --->   "%add_ln14 = add i64 %indvar_flatten, 1" [c_grav/c_grav.cpp:14]   --->   Operation 79 'add' 'add_ln14' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %6, label %.reset" [c_grav/c_grav.cpp:14]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.73ns)   --->   "%select_ln14_1 = select i1 %icmp_ln17, i31 %j_0, i31 0" [c_grav/c_grav.cpp:14]   --->   Operation 81 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i31 %select_ln14_1 to i32" [c_grav/c_grav.cpp:14]   --->   Operation 82 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%cgx_r_load = load volatile i32* @cgx_r, align 4" [c_grav/c_grav.cpp:26]   --->   Operation 83 'load' 'cgx_r_load' <Predicate = (!icmp_ln14 & cg_on_V_read)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln26 = add nsw i32 %cgx_r_load, -5" [c_grav/c_grav.cpp:26]   --->   Operation 84 'add' 'add_ln26' <Predicate = (!icmp_ln14 & cg_on_V_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp sgt i32 %zext_ln14_1, %add_ln26" [c_grav/c_grav.cpp:26]   --->   Operation 85 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln14 & cg_on_V_read)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (2.52ns)   --->   "%add_ln17 = add i31 %j_0, 1" [c_grav/c_grav.cpp:17]   --->   Operation 86 'add' 'add_ln17' <Predicate = (!icmp_ln14)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.49>
ST_3 : Operation 87 [1/1] (2.52ns)   --->   "%add_ln14_1 = add i31 %i_0, 1" [c_grav/c_grav.cpp:14]   --->   Operation 87 'add' 'add_ln14_1' <Predicate = (!icmp_ln14 & !icmp_ln17)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.73ns)   --->   "%select_ln14 = select i1 %icmp_ln17, i31 %i_0, i31 %add_ln14_1" [c_grav/c_grav.cpp:14]   --->   Operation 88 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i31 %select_ln14 to i32" [c_grav/c_grav.cpp:14]   --->   Operation 89 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %s_axis_video_V_data_V, i1* %s_axis_video_V_keep_V, i1* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V)" [c_grav/c_grav.cpp:19]   --->   Operation 90 'read' 'empty' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0" [c_grav/c_grav.cpp:19]   --->   Operation 91 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 1" [c_grav/c_grav.cpp:19]   --->   Operation 92 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 2" [c_grav/c_grav.cpp:19]   --->   Operation 93 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 3" [c_grav/c_grav.cpp:19]   --->   Operation 94 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 4" [c_grav/c_grav.cpp:19]   --->   Operation 95 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 5" [c_grav/c_grav.cpp:19]   --->   Operation 96 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 6" [c_grav/c_grav.cpp:19]   --->   Operation 97 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.55ns)   --->   "%icmp_ln887 = icmp ult i8 %tmp_data_V_1, 100" [c_grav/c_grav.cpp:20]   --->   Operation 98 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln14)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.55ns)   --->   "%cgy = add nsw i32 %cgy_1, %zext_ln14" [c_grav/c_grav.cpp:21]   --->   Operation 99 'add' 'cgy' <Predicate = (!icmp_ln14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.55ns)   --->   "%cgx = add nsw i32 %zext_ln14_1, %cgx_1" [c_grav/c_grav.cpp:22]   --->   Operation 100 'add' 'cgx' <Predicate = (!icmp_ln14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (2.55ns)   --->   "%nb = add i32 %nb_1, 1" [c_grav/c_grav.cpp:23]   --->   Operation 101 'add' 'nb' <Predicate = (!icmp_ln14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.69ns)   --->   "%nb_2 = select i1 %icmp_ln887, i32 %nb, i32 %nb_1" [c_grav/c_grav.cpp:20]   --->   Operation 102 'select' 'nb_2' <Predicate = (!icmp_ln14)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.69ns)   --->   "%cgx_2 = select i1 %icmp_ln887, i32 %cgx, i32 %cgx_1" [c_grav/c_grav.cpp:20]   --->   Operation 103 'select' 'cgx_2' <Predicate = (!icmp_ln14)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.69ns)   --->   "%cgy_2 = select i1 %icmp_ln887, i32 %cgy, i32 %cgy_1" [c_grav/c_grav.cpp:20]   --->   Operation 104 'select' 'cgy_2' <Predicate = (!icmp_ln14)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.76ns)   --->   "br i1 %cg_on_V_read, label %2, label %._crit_edge30" [c_grav/c_grav.cpp:25]   --->   Operation 105 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_3 : Operation 106 [1/1] (1.76ns)   --->   "br i1 %icmp_ln26, label %3, label %._crit_edge30" [c_grav/c_grav.cpp:26]   --->   Operation 106 'br' <Predicate = (!icmp_ln14 & cg_on_V_read)> <Delay = 1.76>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%cgx_r_load_1 = load volatile i32* @cgx_r, align 4" [c_grav/c_grav.cpp:26]   --->   Operation 107 'load' 'cgx_r_load_1' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln26_1 = add nsw i32 %cgx_r_load_1, 5" [c_grav/c_grav.cpp:26]   --->   Operation 108 'add' 'add_ln26_1' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (2.47ns)   --->   "%icmp_ln26_1 = icmp sgt i32 %zext_ln14_1, %add_ln26_1" [c_grav/c_grav.cpp:26]   --->   Operation 109 'icmp' 'icmp_ln26_1' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.76ns)   --->   "br i1 %icmp_ln26_1, label %._crit_edge30, label %4" [c_grav/c_grav.cpp:26]   --->   Operation 110 'br' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26)> <Delay = 1.76>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%cgy_r_load = load volatile i32* @cgy_r, align 4" [c_grav/c_grav.cpp:26]   --->   Operation 111 'load' 'cgy_r_load' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26 & !icmp_ln26_1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln26_2 = add nsw i32 %cgy_r_load, -5" [c_grav/c_grav.cpp:26]   --->   Operation 112 'add' 'add_ln26_2' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26 & !icmp_ln26_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (2.47ns)   --->   "%icmp_ln26_2 = icmp sgt i32 %zext_ln14, %add_ln26_2" [c_grav/c_grav.cpp:26]   --->   Operation 113 'icmp' 'icmp_ln26_2' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26 & !icmp_ln26_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.76ns)   --->   "br i1 %icmp_ln26_2, label %5, label %._crit_edge30" [c_grav/c_grav.cpp:26]   --->   Operation 114 'br' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26 & !icmp_ln26_1)> <Delay = 1.76>
ST_3 : Operation 115 [1/1] (0.73ns)   --->   "%j = select i1 %icmp_ln17, i31 %add_ln17, i31 1" [c_grav/c_grav.cpp:17]   --->   Operation 115 'select' 'j' <Predicate = (!icmp_ln14)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.04>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%cgy_r_load_1 = load volatile i32* @cgy_r, align 4" [c_grav/c_grav.cpp:26]   --->   Operation 116 'load' 'cgy_r_load_1' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26 & !icmp_ln26_1 & icmp_ln26_2)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln26_3 = add nsw i32 %cgy_r_load_1, 5" [c_grav/c_grav.cpp:26]   --->   Operation 117 'add' 'add_ln26_3' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26 & !icmp_ln26_1 & icmp_ln26_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln26_3 = icmp sgt i32 %zext_ln14, %add_ln26_3" [c_grav/c_grav.cpp:26]   --->   Operation 118 'icmp' 'icmp_ln26_3' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26 & !icmp_ln26_1 & icmp_ln26_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.24ns)   --->   "%select_ln26 = select i1 %icmp_ln26_3, i8 %tmp_data_V_1, i8 -1" [c_grav/c_grav.cpp:26]   --->   Operation 119 'select' 'select_ln26' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26 & !icmp_ln26_1 & icmp_ln26_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (1.76ns)   --->   "br label %._crit_edge30" [c_grav/c_grav.cpp:26]   --->   Operation 120 'br' <Predicate = (!icmp_ln14 & cg_on_V_read & icmp_ln26 & !icmp_ln26_1 & icmp_ln26_2)> <Delay = 1.76>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_data_V = phi i8 [ %tmp_data_V_1, %.reset ], [ %tmp_data_V_1, %3 ], [ %tmp_data_V_1, %4 ], [ %tmp_data_V_1, %2 ], [ %select_ln26, %5 ]"   --->   Operation 121 'phi' 'tmp_data_V' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [c_grav/c_grav.cpp:30]   --->   Operation 122 'write' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [c_grav/c_grav.cpp:16]   --->   Operation 123 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [c_grav/c_grav.cpp:16]   --->   Operation 124 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [c_grav/c_grav.cpp:30]   --->   Operation 125 'write' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [c_grav/c_grav.cpp:17]   --->   Operation 126 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 4.13>
ST_6 : Operation 127 [36/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 127 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [36/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 128 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 3> <Delay = 4.13>
ST_7 : Operation 129 [35/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 129 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [35/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 130 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 4> <Delay = 4.13>
ST_8 : Operation 131 [34/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 131 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [34/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 132 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 4.13>
ST_9 : Operation 133 [33/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 133 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [33/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 134 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 4.13>
ST_10 : Operation 135 [32/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 135 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [32/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 136 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 4.13>
ST_11 : Operation 137 [31/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 137 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [31/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 138 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 4.13>
ST_12 : Operation 139 [30/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 139 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [30/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 140 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 4.13>
ST_13 : Operation 141 [29/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 141 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [29/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 142 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 4.13>
ST_14 : Operation 143 [28/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 143 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [28/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 144 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 4.13>
ST_15 : Operation 145 [27/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 145 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [27/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 146 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 4.13>
ST_16 : Operation 147 [26/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 147 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [26/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 148 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 4.13>
ST_17 : Operation 149 [25/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 149 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [25/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 150 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 4.13>
ST_18 : Operation 151 [24/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 151 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [24/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 152 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 4.13>
ST_19 : Operation 153 [23/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 153 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [23/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 154 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 4.13>
ST_20 : Operation 155 [22/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 155 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [22/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 156 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 4.13>
ST_21 : Operation 157 [21/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 157 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 158 [21/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 158 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 4.13>
ST_22 : Operation 159 [20/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 159 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [20/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 160 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 4.13>
ST_23 : Operation 161 [19/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 161 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [19/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 162 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 4.13>
ST_24 : Operation 163 [18/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 163 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 164 [18/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 164 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 4.13>
ST_25 : Operation 165 [17/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 165 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 166 [17/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 166 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 4.13>
ST_26 : Operation 167 [16/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 167 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [16/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 168 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 4.13>
ST_27 : Operation 169 [15/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 169 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 170 [15/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 170 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.13>
ST_28 : Operation 171 [14/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 171 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [14/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 172 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.13>
ST_29 : Operation 173 [13/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 173 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 174 [13/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 174 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.13>
ST_30 : Operation 175 [12/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 175 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 176 [12/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 176 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.13>
ST_31 : Operation 177 [11/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 177 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 178 [11/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 178 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.13>
ST_32 : Operation 179 [10/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 179 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 180 [10/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 180 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.13>
ST_33 : Operation 181 [9/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 181 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 182 [9/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 182 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.13>
ST_34 : Operation 183 [8/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 183 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 184 [8/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 184 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.13>
ST_35 : Operation 185 [7/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 185 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 186 [7/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 186 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.13>
ST_36 : Operation 187 [6/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 187 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 188 [6/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 188 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 4.13>
ST_37 : Operation 189 [5/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 189 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 190 [5/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 190 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 4.13>
ST_38 : Operation 191 [4/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 191 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 192 [4/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 192 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 4.13>
ST_39 : Operation 193 [3/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 193 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 194 [3/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 194 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 4.13>
ST_40 : Operation 195 [2/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 195 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 196 [2/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 196 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 4.13>
ST_41 : Operation 197 [1/36] (4.13ns)   --->   "%udiv_ln33 = udiv i32 %cgx_1, %nb_1" [c_grav/c_grav.cpp:33]   --->   Operation 197 'udiv' 'udiv_ln33' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 198 [1/1] (0.00ns)   --->   "store volatile i32 %udiv_ln33, i32* @cgx_r, align 4" [c_grav/c_grav.cpp:33]   --->   Operation 198 'store' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 199 [1/36] (4.13ns)   --->   "%udiv_ln34 = udiv i32 %cgy_1, %nb_1" [c_grav/c_grav.cpp:34]   --->   Operation 199 'udiv' 'udiv_ln34' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 200 [1/1] (0.00ns)   --->   "store volatile i32 %udiv_ln34, i32* @cgy_r, align 4" [c_grav/c_grav.cpp:34]   --->   Operation 200 'store' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 201 [1/1] (0.00ns)   --->   "ret void" [c_grav/c_grav.cpp:35]   --->   Operation 201 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'vsize_in' [40]  (0 ns)
	'mul' operation ('bound') [47]  (8.51 ns)

 <State 2>: 5.68ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', c_grav/c_grav.cpp:17) [55]  (0 ns)
	'icmp' operation ('icmp_ln17', c_grav/c_grav.cpp:17) [58]  (2.47 ns)
	'select' operation ('select_ln14_1', c_grav/c_grav.cpp:14) [68]  (0.733 ns)
	'icmp' operation ('icmp_ln26', c_grav/c_grav.cpp:26) [89]  (2.47 ns)

 <State 3>: 7.5ns
The critical path consists of the following:
	'add' operation ('add_ln14_1', c_grav/c_grav.cpp:14) [64]  (2.52 ns)
	'select' operation ('select_ln14', c_grav/c_grav.cpp:14) [65]  (0.733 ns)
	'icmp' operation ('icmp_ln26_2', c_grav/c_grav.cpp:26) [99]  (2.47 ns)
	multiplexor before 'phi' operation ('video.data.V') with incoming values : ('tmp.data.V', c_grav/c_grav.cpp:19) ('select_ln26', c_grav/c_grav.cpp:26) [108]  (1.77 ns)

 <State 4>: 8.04ns
The critical path consists of the following:
	'load' operation ('cgy_r_load_1', c_grav/c_grav.cpp:26) on static variable 'cgy_r' [102]  (0 ns)
	'add' operation ('add_ln26_3', c_grav/c_grav.cpp:26) [103]  (2.55 ns)
	'icmp' operation ('icmp_ln26_3', c_grav/c_grav.cpp:26) [104]  (2.47 ns)
	'select' operation ('select_ln26', c_grav/c_grav.cpp:26) [105]  (1.25 ns)
	multiplexor before 'phi' operation ('video.data.V') with incoming values : ('tmp.data.V', c_grav/c_grav.cpp:19) ('select_ln26', c_grav/c_grav.cpp:26) [108]  (1.77 ns)
	'phi' operation ('video.data.V') with incoming values : ('tmp.data.V', c_grav/c_grav.cpp:19) ('select_ln26', c_grav/c_grav.cpp:26) [108]  (0 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 7>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 8>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 9>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln33', c_grav/c_grav.cpp:33) [114]  (4.13 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
