# Hi, I'm Alessandro

I'm an engineer working across **FPGA design**, **embedded computer vision**, and **machine learning acceleration**.  
I build endâ€‘toâ€‘end systems that connect sensors, hardware pipelines, and software tooling.

My work spans:
- FPGA-based computer vision (camera â†’ DDR â†’ HDMI/USB pipelines)
- Embedded ML (YOLO, quantized inference, onâ€‘device CV)
- Real-time robotics tooling and simulation
- High-performance Python systems (optimization, backtesting)
- Hardware architecture (TL-Verilog, RISC-V educational cores)

---

## Featured Projects

### â–¸ Gowin_FPGA_CV  
**Full realâ€‘time camera pipeline on Tang Primer 20K**  
OV5640 â†’ DDR3 â†’ Triple Buffering â†’ HDMI + USB 2.0.  
Designed with clean Verilog, timing-closure focus, and Python tools.

### â–¸ Drone_UAV_YOLO
YOLOâ€‘based detector for UAV tracking and autonomous robotics tasks.  
Includes training pipeline, dataset preparation, and optimization.

### â–¸ Drone_Missions_PySimVerse *(private)*  
Missionâ€‘planning algorithms for UAV navigation inside PySimVerse.  
Focused on autonomous behavior, path planning, and simulation realism.  
Leverage Bayesian Mapping for search and rescue missions.

### â–¸ BayesOpt_smart  
Lightweight Bayesian Optimization module built for speed and clarity.

### â–¸ BackTesting_smart *(private)*  
Jupyter + Python framework for algorithmic trading backtesting.  
Modular, fast, and analytics-ready.

### â–¸ ViolaJones_CUSTOM  
Fromâ€‘scratch implementation of the classical Violaâ€“Jones detector.  
Includes Haar features, integral images, and multi-stage cascade.  
Trained with personal, optimized AdaBoost implementation.

### â–¸ AdaBoost_smart
Optimized AdaBoost that leverages a mathematical trick.  
Very fast.

### â–¸ Disease_AdaBoost
Medical application of the optimized AdaBoost indigenous implementation.  
Competitive accuracy, with fast training time and features engineering.

### â–¸ RISCV_CPU_TL_verilog  
Fork + exploration of TL-Verilog RISCâ€‘V CPU microarchitecture.  
Experimenting with Makerchip and TL-Verilog abstractions.

---

## What I Work On
- FPGA architectures for real-time perception  
- Embedded ML deployment on constrained systems  
- Vision pipelines and UAV autonomy  
- High-performance Python tooling  
- Hardware design clarity, testing, and structure

---

## Interests
- FPGA design for high-throughput pipelines  
- Hardware acceleration (vision + ML)  
- Trading systems & HFT infrastructure  
- Typed programming languages for hardware (TLV, emerging HDLs)  
- Robotics & autonomous systems  
- Low-latency, deterministic compute

---

## Contact
**LinkedIn:** https://www.linkedin.com/in/alessandro-balzan-b024a9250  
**Email:** balzanalessandro2001@gmail.com

Thanks for visiting my profile.

<!--
**alebal123bal/alebal123bal** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
