
*** Running vivado
    with args -log nn_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nn_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nn_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top nn_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_axi_bram_ctrl_0_0/nn_axi_bram_ctrl_0_0.dcp' for cell 'nn_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_axi_bram_ctrl_1_1/nn_axi_bram_ctrl_1_1.dcp' for cell 'nn_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_axi_cdma_0_0/nn_axi_cdma_0_0.dcp' for cell 'nn_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_conv_combined_0_1/nn_conv_combined_0_1.dcp' for cell 'nn_i/conv_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_conv_combined_0_bram_0/nn_conv_combined_0_bram_0.dcp' for cell 'nn_i/conv_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_conv_combined_0_bram_0_0/nn_conv_combined_0_bram_0_0.dcp' for cell 'nn_i/conv_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_0_1/nn_fcc_combined_0_0.dcp' for cell 'nn_i/fcc_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_bram_0/nn_fcc_combined_0_bram_0.dcp' for cell 'nn_i/fcc_dx'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_bram_0_0/nn_fcc_combined_0_bram_0_0.dcp' for cell 'nn_i/fcc_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_bram_1_0/nn_fcc_combined_0_bram_1_0.dcp' for cell 'nn_i/fcc_x'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_bram_2_0/nn_fcc_combined_0_bram_2_0.dcp' for cell 'nn_i/fcc_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0_1/nn_processing_system7_0_0.dcp' for cell 'nn_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_relu_combined_0_0_1/nn_relu_combined_0_0.dcp' for cell 'nn_i/relu_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_relu_combined_0_bram_0/nn_relu_combined_0_bram_0.dcp' for cell 'nn_i/relu_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_relu_combined_0_bram_0_0/nn_relu_combined_0_bram_0_0.dcp' for cell 'nn_i/relu_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0_1/nn_rst_ps7_0_100M_0.dcp' for cell 'nn_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_xbar_0_1/nn_xbar_0.dcp' for cell 'nn_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_0_1/nn_auto_pc_0.dcp' for cell 'nn_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_0/nn_auto_ds_0.dcp' for cell 'nn_i/axi_mem_intercon/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_1/nn_auto_ds_1.dcp' for cell 'nn_i/axi_mem_intercon/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_0_1/nn_auto_us_0.dcp' for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_1_1/nn_auto_us_1.dcp' for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2.dcp' for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_xbar_1_1/nn_xbar_1.dcp' for cell 'nn_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_1_1/nn_auto_pc_1.dcp' for cell 'nn_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2357.973 ; gain = 0.000 ; free physical = 17162 ; free virtual = 26375
INFO: [Netlist 29-17] Analyzing 1791 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0_1/nn_processing_system7_0_0.xdc] for cell 'nn_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0_1/nn_processing_system7_0_0.xdc] for cell 'nn_i/processing_system7_0/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0_1/nn_rst_ps7_0_100M_0_board.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0_1/nn_rst_ps7_0_100M_0_board.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0_1/nn_rst_ps7_0_100M_0.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0_1/nn_rst_ps7_0_100M_0.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_axi_cdma_0_0/nn_axi_cdma_0_0.xdc] for cell 'nn_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_axi_cdma_0_0/nn_axi_cdma_0_0.xdc] for cell 'nn_i/axi_cdma_0/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_0_1/nn_auto_us_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_0_1/nn_auto_us_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_1_1/nn_auto_us_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_1_1/nn_auto_us_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_0/nn_auto_ds_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_0/nn_auto_ds_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_1/nn_auto_ds_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_1/nn_auto_ds_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.070 ; gain = 0.000 ; free physical = 16927 ; free virtual = 26172
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2702.070 ; gain = 344.168 ; free physical = 16927 ; free virtual = 26172
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2702.070 ; gain = 0.000 ; free physical = 16953 ; free virtual = 26202

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 146a70ec3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2858.945 ; gain = 156.875 ; free physical = 16558 ; free virtual = 25783

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1946fac61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3039.852 ; gain = 0.000 ; free physical = 16435 ; free virtual = 25659
INFO: [Opt 31-389] Phase Retarget created 82 cells and removed 163 cells
INFO: [Opt 31-1021] In phase Retarget, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 52 load pin(s).
Phase 2 Constant propagation | Checksum: 1a91ae741

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3039.852 ; gain = 0.000 ; free physical = 16435 ; free virtual = 25659
INFO: [Opt 31-389] Phase Constant propagation created 1351 cells and removed 2892 cells
INFO: [Opt 31-1021] In phase Constant propagation, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 203f593a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.852 ; gain = 0.000 ; free physical = 16434 ; free virtual = 25659
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1016 cells
INFO: [Opt 31-1021] In phase Sweep, 288 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 203f593a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.852 ; gain = 0.000 ; free physical = 16437 ; free virtual = 25661
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 203f593a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.852 ; gain = 0.000 ; free physical = 16436 ; free virtual = 25661
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 203f593a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.852 ; gain = 0.000 ; free physical = 16436 ; free virtual = 25661
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              82  |             163  |                                             72  |
|  Constant propagation         |            1351  |            2892  |                                             72  |
|  Sweep                        |               0  |            1016  |                                            288  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             99  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3039.852 ; gain = 0.000 ; free physical = 16436 ; free virtual = 25661
Ending Logic Optimization Task | Checksum: d4249f9b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.852 ; gain = 0.000 ; free physical = 16436 ; free virtual = 25661

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 84 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 27 newly gated: 6 Total Ports: 168
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 156d2ab08

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16399 ; free virtual = 25617
Ending Power Optimization Task | Checksum: 156d2ab08

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3513.766 ; gain = 473.914 ; free physical = 16433 ; free virtual = 25652

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1958f72ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16444 ; free virtual = 25663
Ending Final Cleanup Task | Checksum: 1958f72ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16445 ; free virtual = 25664

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16445 ; free virtual = 25664
Ending Netlist Obfuscation Task | Checksum: 1958f72ec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16445 ; free virtual = 25664
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 3513.766 ; gain = 811.695 ; free physical = 16445 ; free virtual = 25664
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16440 ; free virtual = 25661
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nn_wrapper_drc_opted.rpt -pb nn_wrapper_drc_opted.pb -rpx nn_wrapper_drc_opted.rpx
Command: report_drc -file nn_wrapper_drc_opted.rpt -pb nn_wrapper_drc_opted.pb -rpx nn_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16312 ; free virtual = 25541
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f14a1626

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16312 ; free virtual = 25541
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16312 ; free virtual = 25541

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a36caa2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16344 ; free virtual = 25571

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 105f838e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16364 ; free virtual = 25583

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 105f838e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16364 ; free virtual = 25583
Phase 1 Placer Initialization | Checksum: 105f838e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16362 ; free virtual = 25581

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 165176d62

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16333 ; free virtual = 25552

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15dce4541

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16331 ; free virtual = 25551

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 31 LUTNM shape to break, 1581 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 18, two critical 13, total 31, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 620 nets or cells. Created 31 new cells, deleted 589 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16303 ; free virtual = 25523

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           31  |            589  |                   620  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           31  |            589  |                   620  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 18a284b2a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16301 ; free virtual = 25520
Phase 2.3 Global Placement Core | Checksum: 1d1697498

Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16297 ; free virtual = 25517
Phase 2 Global Placement | Checksum: 1d1697498

Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16306 ; free virtual = 25526

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2079cc8ee

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16304 ; free virtual = 25523

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11eff6490

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16303 ; free virtual = 25522

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a306342c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16303 ; free virtual = 25522

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19388ae9c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:22 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16303 ; free virtual = 25522

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 153f1af8b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16300 ; free virtual = 25520

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f623177b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:28 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16279 ; free virtual = 25499

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d2babb6a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16280 ; free virtual = 25499

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d7111f2c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16280 ; free virtual = 25499

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18f960298

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16267 ; free virtual = 25487
Phase 3 Detail Placement | Checksum: 18f960298

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16267 ; free virtual = 25487

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a82a09cc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.919 | TNS=-433.119 |
Phase 1 Physical Synthesis Initialization | Checksum: 115dd626f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16257 ; free virtual = 25476
INFO: [Place 46-33] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 130de9d2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16256 ; free virtual = 25475
Phase 4.1.1.1 BUFG Insertion | Checksum: a82a09cc

Time (s): cpu = 00:01:39 ; elapsed = 00:00:36 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16256 ; free virtual = 25475
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.259. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:55 ; elapsed = 00:00:45 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16256 ; free virtual = 25476
Phase 4.1 Post Commit Optimization | Checksum: 1588e7583

Time (s): cpu = 00:01:55 ; elapsed = 00:00:45 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16256 ; free virtual = 25476

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1588e7583

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16257 ; free virtual = 25477

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1588e7583

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16258 ; free virtual = 25477
Phase 4.3 Placer Reporting | Checksum: 1588e7583

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16258 ; free virtual = 25477

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16258 ; free virtual = 25477

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16258 ; free virtual = 25477
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f10c5605

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16258 ; free virtual = 25477
Ending Placer Task | Checksum: 15ab53ea7

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16258 ; free virtual = 25477
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:58 ; elapsed = 00:00:46 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16299 ; free virtual = 25518
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16232 ; free virtual = 25497
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nn_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16272 ; free virtual = 25504
INFO: [runtcl-4] Executing : report_utilization -file nn_wrapper_utilization_placed.rpt -pb nn_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nn_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16277 ; free virtual = 25510
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16255 ; free virtual = 25488

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.259 | TNS=-6.462 |
Phase 1 Physical Synthesis Initialization | Checksum: 174919eb3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16240 ; free virtual = 25473
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.259 | TNS=-6.462 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 174919eb3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16239 ; free virtual = 25472

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.259 | TNS=-6.462 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[28].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[28]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.259 | TNS=-6.203 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[29].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[29]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.259 | TNS=-5.943 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[30].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[30]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.259 | TNS=-5.684 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[31].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[31]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.252 | TNS=-5.425 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[1].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[1]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.252 | TNS=-5.173 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[2].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[2]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.252 | TNS=-4.921 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[3].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[3]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.231 | TNS=-4.669 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[10].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[10]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.231 | TNS=-4.438 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[11].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[11]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.231 | TNS=-4.351 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[8].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[8]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.231 | TNS=-4.264 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[9].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[9]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-4.177 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[16].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[16]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-4.102 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[17].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[17]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-4.027 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[18].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[18]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-3.952 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[19].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[19]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.212 | TNS=-3.877 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[24].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[24]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.212 | TNS=-3.809 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[25].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[25]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.212 | TNS=-3.746 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[26].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[26]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.212 | TNS=-3.683 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[27].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[27]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.149 | TNS=-3.620 |
INFO: [Physopt 32-662] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[25].  Did not re-place instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[25]
INFO: [Physopt 32-702] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0].  Did not re-place instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len[31]_i_2
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-0.702 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[4].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[4]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-0.635 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[5].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[5]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-0.568 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[6].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[6]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-0.501 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[7].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[7]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-0.434 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[12].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[12]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-0.371 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[13].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[13]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-0.308 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[14].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[14]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-0.244 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[15].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[15]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.018 | TNS=-0.181 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[28].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[28]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.018 | TNS=-0.163 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[29].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[29]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.018 | TNS=-0.145 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[30].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[30]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.018 | TNS=-0.127 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[31].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[31]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.109 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[20].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[20]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.092 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[21].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[21]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.075 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[22].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[22]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.017 | TNS=-0.058 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[23].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[23]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.010 | TNS=-0.040 |
INFO: [Physopt 32-662] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[24].  Did not re-place instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[24]
INFO: [Physopt 32-702] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_6_[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0].  Did not re-place instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len[31]_i_2
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.139 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.139 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 174919eb3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16238 ; free virtual = 25471

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.139 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.139 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 174919eb3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16238 ; free virtual = 25471
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16239 ; free virtual = 25472
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.139 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.398  |          6.462  |            0  |              0  |                    37  |           0  |           2  |  00:00:01  |
|  Total          |          0.398  |          6.462  |            0  |              0  |                    37  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16239 ; free virtual = 25472
Ending Physical Synthesis Task | Checksum: 25b01df1d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16239 ; free virtual = 25472
INFO: [Common 17-83] Releasing license: Implementation
238 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16254 ; free virtual = 25487
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16193 ; free virtual = 25471
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f1d33f85 ConstDB: 0 ShapeSum: c4e942d2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 155dcf735

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16055 ; free virtual = 25301
Post Restoration Checksum: NetGraph: 5a3351dc NumContArr: fba9a559 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 155dcf735

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16059 ; free virtual = 25305

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 155dcf735

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16023 ; free virtual = 25269

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 155dcf735

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 16023 ; free virtual = 25269
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a4d33a72

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 15997 ; free virtual = 25243
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.318  | TNS=0.000  | WHS=-0.320 | THS=-331.068|

Phase 2 Router Initialization | Checksum: 1e0ce3209

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 15988 ; free virtual = 25234

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 31402
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 31402
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e0ce3209

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3513.766 ; gain = 0.000 ; free physical = 15985 ; free virtual = 25231
Phase 3 Initial Routing | Checksum: 23a1ff74a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:23 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15986 ; free virtual = 25231

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2300
 Number of Nodes with overlaps = 338
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.014 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e6b6452a

Time (s): cpu = 00:01:34 ; elapsed = 00:00:44 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15982 ; free virtual = 25227

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 234df3f1a

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15983 ; free virtual = 25229
Phase 4 Rip-up And Reroute | Checksum: 234df3f1a

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15983 ; free virtual = 25229

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24cc34481

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15984 ; free virtual = 25230
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 24cc34481

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15984 ; free virtual = 25230

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24cc34481

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15984 ; free virtual = 25230
Phase 5 Delay and Skew Optimization | Checksum: 24cc34481

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15984 ; free virtual = 25230

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20668f94b

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15984 ; free virtual = 25230
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.180  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 209b5e591

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15984 ; free virtual = 25230
Phase 6 Post Hold Fix | Checksum: 209b5e591

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15984 ; free virtual = 25230

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.91949 %
  Global Horizontal Routing Utilization  = 11.5495 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23256755e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15983 ; free virtual = 25229

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23256755e

Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 3622.254 ; gain = 108.488 ; free physical = 15983 ; free virtual = 25228

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25eaafbae

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3654.270 ; gain = 140.504 ; free physical = 15983 ; free virtual = 25229

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.180  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25eaafbae

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3654.270 ; gain = 140.504 ; free physical = 15983 ; free virtual = 25229
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3654.270 ; gain = 140.504 ; free physical = 16038 ; free virtual = 25284

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
254 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:59 ; elapsed = 00:00:55 . Memory (MB): peak = 3654.270 ; gain = 140.504 ; free physical = 16038 ; free virtual = 25284
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3654.270 ; gain = 0.000 ; free physical = 15966 ; free virtual = 25268
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nn_wrapper_drc_routed.rpt -pb nn_wrapper_drc_routed.pb -rpx nn_wrapper_drc_routed.rpx
Command: report_drc -file nn_wrapper_drc_routed.rpt -pb nn_wrapper_drc_routed.pb -rpx nn_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nn_wrapper_methodology_drc_routed.rpt -pb nn_wrapper_methodology_drc_routed.pb -rpx nn_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file nn_wrapper_methodology_drc_routed.rpt -pb nn_wrapper_methodology_drc_routed.pb -rpx nn_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file nn_wrapper_power_routed.rpt -pb nn_wrapper_power_summary_routed.pb -rpx nn_wrapper_power_routed.rpx
Command: report_power -file nn_wrapper_power_routed.rpt -pb nn_wrapper_power_summary_routed.pb -rpx nn_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
266 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nn_wrapper_route_status.rpt -pb nn_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file nn_wrapper_timing_summary_routed.rpt -pb nn_wrapper_timing_summary_routed.pb -rpx nn_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file nn_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nn_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nn_wrapper_bus_skew_routed.rpt -pb nn_wrapper_bus_skew_routed.pb -rpx nn_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May 13 11:58:35 2022...

*** Running vivado
    with args -log nn_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nn_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nn_wrapper.tcl -notrace
Command: open_checkpoint nn_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2363.793 ; gain = 0.000 ; free physical = 17502 ; free virtual = 26775
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2363.910 ; gain = 0.000 ; free physical = 17150 ; free virtual = 26423
INFO: [Netlist 29-17] Analyzing 1783 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2740.965 ; gain = 26.039 ; free physical = 16503 ; free virtual = 25776
Restored from archive | CPU: 1.450000 secs | Memory: 40.089569 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2740.965 ; gain = 26.039 ; free physical = 16503 ; free virtual = 25776
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2740.965 ; gain = 0.000 ; free physical = 16505 ; free virtual = 25779
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.965 ; gain = 387.109 ; free physical = 16505 ; free virtual = 25779
Command: write_bitstream -force nn_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP nn_i/conv_combined_0/inst/empty_76_fu_2264_p2 input nn_i/conv_combined_0/inst/empty_76_fu_2264_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nn_i/conv_combined_0/inst/mac_muladd_10s_10s_10ns_10_4_1_U37/conv_combined_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg input nn_i/conv_combined_0/inst/mac_muladd_10s_10s_10ns_10_4_1_U37/conv_combined_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nn_i/conv_combined_0/inst/mac_muladd_16s_16s_23ns_23_4_1_U35/conv_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_1_U/p_reg_reg input nn_i/conv_combined_0/inst/mac_muladd_16s_16s_23ns_23_4_1_U35/conv_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nn_i/conv_combined_0/inst/mac_muladd_16s_16s_23ns_23_4_1_U36/conv_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_1_U/p_reg_reg input nn_i/conv_combined_0/inst/mac_muladd_16s_16s_23ns_23_4_1_U36/conv_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nn_i/fcc_combined_0/inst/mac_muladd_16s_16s_23ns_23_4_1_U16/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg input nn_i/fcc_combined_0/inst/mac_muladd_16s_16s_23ns_23_4_1_U16/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/empty_76_fu_2264_p2 output nn_i/conv_combined_0/inst/empty_76_fu_2264_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product output nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product output nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U8/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product output nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U8/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U9/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U9/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product output nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product output nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product output nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0 output nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U16/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/tmp_product output nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U16/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U26/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/tmp_product output nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U26/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product output nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product__0 output nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U3/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U3/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U5/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U5/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U7/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U7/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U8/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 output nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U8/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/tmp_product output nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/tmp_product__0 output nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/add_ln75_reg_4846_reg multiplier stage nn_i/conv_combined_0/inst/add_ln75_reg_4846_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/empty_57_reg_4733_reg multiplier stage nn_i/conv_combined_0/inst/empty_57_reg_4733_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/p_reg__0 multiplier stage nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31ns_32ns_63_2_1_U17/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg multiplier stage nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg__1 multiplier stage nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U8/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg multiplier stage nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U8/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U8/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg__1 multiplier stage nn_i/conv_combined_0/inst/mul_31ns_64ns_95_5_1_U8/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U9/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U9/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U9/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U9/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U9/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U9/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg__0 multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg__0 multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U12/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg__0 multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0 multiplier stage nn_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U25/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U16/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/buff0_reg multiplier stage nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U16/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U16/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/buff0_reg__1 multiplier stage nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U16/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/buff0_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U26/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/buff0_reg multiplier stage nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U26/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U26/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/buff0_reg__1 multiplier stage nn_i/conv_combined_0/inst/mul_32ns_64ns_96_5_1_U26/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_3_U/buff0_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/conv_combined_0/inst/mul_ln69_reg_4813_reg multiplier stage nn_i/conv_combined_0/inst/mul_ln69_reg_4813_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/p_reg multiplier stage nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/p_reg__0 multiplier stage nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product multiplier stage nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product__0 multiplier stage nn_i/fcc_combined_0/inst/mul_31ns_32ns_63_2_1_U6/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_4_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U3/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U3/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U3/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U3/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U3/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U3/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U5/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U5/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U5/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U5/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U5/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U5/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U7/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U7/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U7/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U7/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U7/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U7/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U8/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U8/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U8/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U8/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U8/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 multiplier stage nn_i/fcc_combined_0/inst/mul_31s_31s_31_2_1_U8/fcc_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/p_reg multiplier stage nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/p_reg__0 multiplier stage nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/tmp_product multiplier stage nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/tmp_product__0 multiplier stage nn_i/fcc_combined_0/inst/mul_32s_34ns_65_2_1_U1/fcc_combined_mul_32s_34ns_65_2_1_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 99 net(s) have no routable loads. The problem bus(es) and/or net(s) are nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 63 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 151 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nn_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri May 13 11:59:45 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 3352.047 ; gain = 607.082 ; free physical = 16355 ; free virtual = 25633
INFO: [Common 17-206] Exiting Vivado at Fri May 13 11:59:45 2022...
