begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* DO NOT EDIT!  -*- buffer-read-only: t -*-    This file is automatically generated by z8kgen.  */
end_comment

begin_define
define|#
directive|define
name|ARG_MASK
value|0x0f
end_define

begin_define
define|#
directive|define
name|ARG_SRC
value|0x01
end_define

begin_define
define|#
directive|define
name|ARG_DST
value|0x02
end_define

begin_define
define|#
directive|define
name|ARG_RS
value|0x01
end_define

begin_define
define|#
directive|define
name|ARG_RD
value|0x02
end_define

begin_define
define|#
directive|define
name|ARG_RA
value|0x03
end_define

begin_define
define|#
directive|define
name|ARG_RB
value|0x04
end_define

begin_define
define|#
directive|define
name|ARG_RR
value|0x05
end_define

begin_define
define|#
directive|define
name|ARG_RX
value|0x06
end_define

begin_define
define|#
directive|define
name|ARG_IMM4
value|0x01
end_define

begin_define
define|#
directive|define
name|ARG_IMM8
value|0x02
end_define

begin_define
define|#
directive|define
name|ARG_IMM16
value|0x03
end_define

begin_define
define|#
directive|define
name|ARG_IMM32
value|0x04
end_define

begin_define
define|#
directive|define
name|ARG_IMMN
value|0x05
end_define

begin_define
define|#
directive|define
name|ARG_IMMNMINUS1
value|0x05
end_define

begin_define
define|#
directive|define
name|ARG_IMM_1
value|0x06
end_define

begin_define
define|#
directive|define
name|ARG_IMM_2
value|0x07
end_define

begin_define
define|#
directive|define
name|ARG_DISP16
value|0x08
end_define

begin_define
define|#
directive|define
name|ARG_NIM8
value|0x09
end_define

begin_define
define|#
directive|define
name|ARG_IMM2
value|0x0a
end_define

begin_define
define|#
directive|define
name|ARG_IMM1OR2
value|0x0b
end_define

begin_define
define|#
directive|define
name|ARG_DISP12
value|0x0b
end_define

begin_define
define|#
directive|define
name|ARG_NIM4
value|0x0c
end_define

begin_define
define|#
directive|define
name|ARG_DISP8
value|0x0c
end_define

begin_define
define|#
directive|define
name|ARG_IMM4M1
value|0x0d
end_define

begin_define
define|#
directive|define
name|CLASS_X
value|0x10
end_define

begin_define
define|#
directive|define
name|CLASS_BA
value|0x20
end_define

begin_define
define|#
directive|define
name|CLASS_DA
value|0x30
end_define

begin_define
define|#
directive|define
name|CLASS_BX
value|0x40
end_define

begin_define
define|#
directive|define
name|CLASS_DISP
value|0x50
end_define

begin_define
define|#
directive|define
name|CLASS_IMM
value|0x60
end_define

begin_define
define|#
directive|define
name|CLASS_CC
value|0x70
end_define

begin_define
define|#
directive|define
name|CLASS_CTRL
value|0x80
end_define

begin_define
define|#
directive|define
name|CLASS_IGNORE
value|0x90
end_define

begin_define
define|#
directive|define
name|CLASS_ADDRESS
value|0xd0
end_define

begin_define
define|#
directive|define
name|CLASS_0CCC
value|0xe0
end_define

begin_define
define|#
directive|define
name|CLASS_1CCC
value|0xf0
end_define

begin_define
define|#
directive|define
name|CLASS_0DISP7
value|0x100
end_define

begin_define
define|#
directive|define
name|CLASS_1DISP7
value|0x200
end_define

begin_define
define|#
directive|define
name|CLASS_01II
value|0x300
end_define

begin_define
define|#
directive|define
name|CLASS_00II
value|0x400
end_define

begin_define
define|#
directive|define
name|CLASS_BIT
value|0x500
end_define

begin_define
define|#
directive|define
name|CLASS_FLAGS
value|0x600
end_define

begin_define
define|#
directive|define
name|CLASS_IR
value|0x700
end_define

begin_define
define|#
directive|define
name|CLASS_IRO
value|0x800
end_define

begin_define
define|#
directive|define
name|CLASS_DISP8
value|0x900
end_define

begin_define
define|#
directive|define
name|CLASS_BIT_1OR2
value|0xa00
end_define

begin_define
define|#
directive|define
name|CLASS_REG
value|0x7000
end_define

begin_define
define|#
directive|define
name|CLASS_REG_BYTE
value|0x2000
end_define

begin_define
define|#
directive|define
name|CLASS_REG_WORD
value|0x3000
end_define

begin_define
define|#
directive|define
name|CLASS_REG_QUAD
value|0x4000
end_define

begin_define
define|#
directive|define
name|CLASS_REG_LONG
value|0x5000
end_define

begin_define
define|#
directive|define
name|CLASS_REGN0
value|0x8000
end_define

begin_define
define|#
directive|define
name|CLASS_PR
value|0x10000
end_define

begin_define
define|#
directive|define
name|CLASS_MASK
value|0x1fff0
end_define

begin_define
define|#
directive|define
name|OPC_adc
value|0
end_define

begin_define
define|#
directive|define
name|OPC_adcb
value|1
end_define

begin_define
define|#
directive|define
name|OPC_add
value|2
end_define

begin_define
define|#
directive|define
name|OPC_addb
value|3
end_define

begin_define
define|#
directive|define
name|OPC_addl
value|4
end_define

begin_define
define|#
directive|define
name|OPC_and
value|5
end_define

begin_define
define|#
directive|define
name|OPC_andb
value|6
end_define

begin_define
define|#
directive|define
name|OPC_bit
value|7
end_define

begin_define
define|#
directive|define
name|OPC_bitb
value|8
end_define

begin_define
define|#
directive|define
name|OPC_call
value|9
end_define

begin_define
define|#
directive|define
name|OPC_calr
value|10
end_define

begin_define
define|#
directive|define
name|OPC_clr
value|11
end_define

begin_define
define|#
directive|define
name|OPC_clrb
value|12
end_define

begin_define
define|#
directive|define
name|OPC_com
value|13
end_define

begin_define
define|#
directive|define
name|OPC_comb
value|14
end_define

begin_define
define|#
directive|define
name|OPC_comflg
value|15
end_define

begin_define
define|#
directive|define
name|OPC_cp
value|16
end_define

begin_define
define|#
directive|define
name|OPC_cpb
value|17
end_define

begin_define
define|#
directive|define
name|OPC_cpd
value|18
end_define

begin_define
define|#
directive|define
name|OPC_cpdb
value|19
end_define

begin_define
define|#
directive|define
name|OPC_cpdr
value|20
end_define

begin_define
define|#
directive|define
name|OPC_cpdrb
value|21
end_define

begin_define
define|#
directive|define
name|OPC_cpi
value|22
end_define

begin_define
define|#
directive|define
name|OPC_cpib
value|23
end_define

begin_define
define|#
directive|define
name|OPC_cpir
value|24
end_define

begin_define
define|#
directive|define
name|OPC_cpirb
value|25
end_define

begin_define
define|#
directive|define
name|OPC_cpl
value|26
end_define

begin_define
define|#
directive|define
name|OPC_cpsd
value|27
end_define

begin_define
define|#
directive|define
name|OPC_cpsdb
value|28
end_define

begin_define
define|#
directive|define
name|OPC_cpsdr
value|29
end_define

begin_define
define|#
directive|define
name|OPC_cpsdrb
value|30
end_define

begin_define
define|#
directive|define
name|OPC_cpsi
value|31
end_define

begin_define
define|#
directive|define
name|OPC_cpsib
value|32
end_define

begin_define
define|#
directive|define
name|OPC_cpsir
value|33
end_define

begin_define
define|#
directive|define
name|OPC_cpsirb
value|34
end_define

begin_define
define|#
directive|define
name|OPC_dab
value|35
end_define

begin_define
define|#
directive|define
name|OPC_dbjnz
value|36
end_define

begin_define
define|#
directive|define
name|OPC_dec
value|37
end_define

begin_define
define|#
directive|define
name|OPC_decb
value|38
end_define

begin_define
define|#
directive|define
name|OPC_di
value|39
end_define

begin_define
define|#
directive|define
name|OPC_div
value|40
end_define

begin_define
define|#
directive|define
name|OPC_divl
value|41
end_define

begin_define
define|#
directive|define
name|OPC_djnz
value|42
end_define

begin_define
define|#
directive|define
name|OPC_ei
value|43
end_define

begin_define
define|#
directive|define
name|OPC_ex
value|44
end_define

begin_define
define|#
directive|define
name|OPC_exb
value|45
end_define

begin_define
define|#
directive|define
name|OPC_exts
value|46
end_define

begin_define
define|#
directive|define
name|OPC_extsb
value|47
end_define

begin_define
define|#
directive|define
name|OPC_extsl
value|48
end_define

begin_define
define|#
directive|define
name|OPC_halt
value|49
end_define

begin_define
define|#
directive|define
name|OPC_in
value|50
end_define

begin_define
define|#
directive|define
name|OPC_inb
value|51
end_define

begin_define
define|#
directive|define
name|OPC_inc
value|52
end_define

begin_define
define|#
directive|define
name|OPC_incb
value|53
end_define

begin_define
define|#
directive|define
name|OPC_ind
value|54
end_define

begin_define
define|#
directive|define
name|OPC_indb
value|55
end_define

begin_define
define|#
directive|define
name|OPC_indr
value|56
end_define

begin_define
define|#
directive|define
name|OPC_indrb
value|57
end_define

begin_define
define|#
directive|define
name|OPC_ini
value|58
end_define

begin_define
define|#
directive|define
name|OPC_inib
value|59
end_define

begin_define
define|#
directive|define
name|OPC_inir
value|60
end_define

begin_define
define|#
directive|define
name|OPC_inirb
value|61
end_define

begin_define
define|#
directive|define
name|OPC_iret
value|62
end_define

begin_define
define|#
directive|define
name|OPC_jp
value|63
end_define

begin_define
define|#
directive|define
name|OPC_jr
value|64
end_define

begin_define
define|#
directive|define
name|OPC_ld
value|65
end_define

begin_define
define|#
directive|define
name|OPC_lda
value|66
end_define

begin_define
define|#
directive|define
name|OPC_ldar
value|67
end_define

begin_define
define|#
directive|define
name|OPC_ldb
value|68
end_define

begin_define
define|#
directive|define
name|OPC_ldctl
value|69
end_define

begin_define
define|#
directive|define
name|OPC_ldir
value|70
end_define

begin_define
define|#
directive|define
name|OPC_ldirb
value|71
end_define

begin_define
define|#
directive|define
name|OPC_ldk
value|72
end_define

begin_define
define|#
directive|define
name|OPC_ldl
value|73
end_define

begin_define
define|#
directive|define
name|OPC_ldm
value|74
end_define

begin_define
define|#
directive|define
name|OPC_ldps
value|75
end_define

begin_define
define|#
directive|define
name|OPC_ldr
value|76
end_define

begin_define
define|#
directive|define
name|OPC_ldrb
value|77
end_define

begin_define
define|#
directive|define
name|OPC_ldrl
value|78
end_define

begin_define
define|#
directive|define
name|OPC_mbit
value|79
end_define

begin_define
define|#
directive|define
name|OPC_mreq
value|80
end_define

begin_define
define|#
directive|define
name|OPC_mres
value|81
end_define

begin_define
define|#
directive|define
name|OPC_mset
value|82
end_define

begin_define
define|#
directive|define
name|OPC_mult
value|83
end_define

begin_define
define|#
directive|define
name|OPC_multl
value|84
end_define

begin_define
define|#
directive|define
name|OPC_neg
value|85
end_define

begin_define
define|#
directive|define
name|OPC_negb
value|86
end_define

begin_define
define|#
directive|define
name|OPC_nop
value|87
end_define

begin_define
define|#
directive|define
name|OPC_or
value|88
end_define

begin_define
define|#
directive|define
name|OPC_orb
value|89
end_define

begin_define
define|#
directive|define
name|OPC_otdr
value|90
end_define

begin_define
define|#
directive|define
name|OPC_otdrb
value|91
end_define

begin_define
define|#
directive|define
name|OPC_otir
value|92
end_define

begin_define
define|#
directive|define
name|OPC_otirb
value|93
end_define

begin_define
define|#
directive|define
name|OPC_out
value|94
end_define

begin_define
define|#
directive|define
name|OPC_outb
value|95
end_define

begin_define
define|#
directive|define
name|OPC_outd
value|96
end_define

begin_define
define|#
directive|define
name|OPC_outdb
value|97
end_define

begin_define
define|#
directive|define
name|OPC_outi
value|98
end_define

begin_define
define|#
directive|define
name|OPC_outib
value|99
end_define

begin_define
define|#
directive|define
name|OPC_pop
value|100
end_define

begin_define
define|#
directive|define
name|OPC_popl
value|101
end_define

begin_define
define|#
directive|define
name|OPC_push
value|102
end_define

begin_define
define|#
directive|define
name|OPC_pushl
value|103
end_define

begin_define
define|#
directive|define
name|OPC_res
value|104
end_define

begin_define
define|#
directive|define
name|OPC_resb
value|105
end_define

begin_define
define|#
directive|define
name|OPC_resflg
value|106
end_define

begin_define
define|#
directive|define
name|OPC_ret
value|107
end_define

begin_define
define|#
directive|define
name|OPC_rl
value|108
end_define

begin_define
define|#
directive|define
name|OPC_rlb
value|109
end_define

begin_define
define|#
directive|define
name|OPC_rlc
value|110
end_define

begin_define
define|#
directive|define
name|OPC_rlcb
value|111
end_define

begin_define
define|#
directive|define
name|OPC_rldb
value|112
end_define

begin_define
define|#
directive|define
name|OPC_rr
value|113
end_define

begin_define
define|#
directive|define
name|OPC_rrb
value|114
end_define

begin_define
define|#
directive|define
name|OPC_rrc
value|115
end_define

begin_define
define|#
directive|define
name|OPC_rrcb
value|116
end_define

begin_define
define|#
directive|define
name|OPC_rrdb
value|117
end_define

begin_define
define|#
directive|define
name|OPC_sbc
value|118
end_define

begin_define
define|#
directive|define
name|OPC_sbcb
value|119
end_define

begin_define
define|#
directive|define
name|OPC_sda
value|120
end_define

begin_define
define|#
directive|define
name|OPC_sdab
value|121
end_define

begin_define
define|#
directive|define
name|OPC_sdal
value|122
end_define

begin_define
define|#
directive|define
name|OPC_sdl
value|123
end_define

begin_define
define|#
directive|define
name|OPC_sdlb
value|124
end_define

begin_define
define|#
directive|define
name|OPC_sdll
value|125
end_define

begin_define
define|#
directive|define
name|OPC_set
value|126
end_define

begin_define
define|#
directive|define
name|OPC_setb
value|127
end_define

begin_define
define|#
directive|define
name|OPC_setflg
value|128
end_define

begin_define
define|#
directive|define
name|OPC_sin
value|129
end_define

begin_define
define|#
directive|define
name|OPC_sinb
value|130
end_define

begin_define
define|#
directive|define
name|OPC_sind
value|131
end_define

begin_define
define|#
directive|define
name|OPC_sindb
value|132
end_define

begin_define
define|#
directive|define
name|OPC_sindr
value|133
end_define

begin_define
define|#
directive|define
name|OPC_sindrb
value|134
end_define

begin_define
define|#
directive|define
name|OPC_sini
value|135
end_define

begin_define
define|#
directive|define
name|OPC_sinib
value|136
end_define

begin_define
define|#
directive|define
name|OPC_sinir
value|137
end_define

begin_define
define|#
directive|define
name|OPC_sinirb
value|138
end_define

begin_define
define|#
directive|define
name|OPC_sla
value|139
end_define

begin_define
define|#
directive|define
name|OPC_slab
value|140
end_define

begin_define
define|#
directive|define
name|OPC_slal
value|141
end_define

begin_define
define|#
directive|define
name|OPC_sll
value|142
end_define

begin_define
define|#
directive|define
name|OPC_sllb
value|143
end_define

begin_define
define|#
directive|define
name|OPC_slll
value|144
end_define

begin_define
define|#
directive|define
name|OPC_sotdr
value|145
end_define

begin_define
define|#
directive|define
name|OPC_sotdrb
value|146
end_define

begin_define
define|#
directive|define
name|OPC_sotir
value|147
end_define

begin_define
define|#
directive|define
name|OPC_sotirb
value|148
end_define

begin_define
define|#
directive|define
name|OPC_sout
value|149
end_define

begin_define
define|#
directive|define
name|OPC_soutb
value|150
end_define

begin_define
define|#
directive|define
name|OPC_soutd
value|151
end_define

begin_define
define|#
directive|define
name|OPC_soutdb
value|152
end_define

begin_define
define|#
directive|define
name|OPC_souti
value|153
end_define

begin_define
define|#
directive|define
name|OPC_soutib
value|154
end_define

begin_define
define|#
directive|define
name|OPC_sra
value|155
end_define

begin_define
define|#
directive|define
name|OPC_srab
value|156
end_define

begin_define
define|#
directive|define
name|OPC_sral
value|157
end_define

begin_define
define|#
directive|define
name|OPC_srl
value|158
end_define

begin_define
define|#
directive|define
name|OPC_srlb
value|159
end_define

begin_define
define|#
directive|define
name|OPC_srll
value|160
end_define

begin_define
define|#
directive|define
name|OPC_sub
value|161
end_define

begin_define
define|#
directive|define
name|OPC_subb
value|162
end_define

begin_define
define|#
directive|define
name|OPC_subl
value|163
end_define

begin_define
define|#
directive|define
name|OPC_tcc
value|164
end_define

begin_define
define|#
directive|define
name|OPC_tccb
value|165
end_define

begin_define
define|#
directive|define
name|OPC_test
value|166
end_define

begin_define
define|#
directive|define
name|OPC_testb
value|167
end_define

begin_define
define|#
directive|define
name|OPC_testl
value|168
end_define

begin_define
define|#
directive|define
name|OPC_trdb
value|169
end_define

begin_define
define|#
directive|define
name|OPC_trdrb
value|170
end_define

begin_define
define|#
directive|define
name|OPC_trib
value|171
end_define

begin_define
define|#
directive|define
name|OPC_trirb
value|172
end_define

begin_define
define|#
directive|define
name|OPC_trtdrb
value|173
end_define

begin_define
define|#
directive|define
name|OPC_trtib
value|174
end_define

begin_define
define|#
directive|define
name|OPC_trtirb
value|175
end_define

begin_define
define|#
directive|define
name|OPC_trtrb
value|176
end_define

begin_define
define|#
directive|define
name|OPC_tset
value|177
end_define

begin_define
define|#
directive|define
name|OPC_tsetb
value|178
end_define

begin_define
define|#
directive|define
name|OPC_xor
value|179
end_define

begin_define
define|#
directive|define
name|OPC_xorb
value|180
end_define

begin_define
define|#
directive|define
name|OPC_ldd
value|181
end_define

begin_define
define|#
directive|define
name|OPC_lddb
value|182
end_define

begin_define
define|#
directive|define
name|OPC_lddr
value|183
end_define

begin_define
define|#
directive|define
name|OPC_lddrb
value|184
end_define

begin_define
define|#
directive|define
name|OPC_ldi
value|185
end_define

begin_define
define|#
directive|define
name|OPC_ldib
value|186
end_define

begin_define
define|#
directive|define
name|OPC_sc
value|187
end_define

begin_define
define|#
directive|define
name|OPC_bpt
value|188
end_define

begin_define
define|#
directive|define
name|OPC_ext0e
value|188
end_define

begin_define
define|#
directive|define
name|OPC_ext0f
value|188
end_define

begin_define
define|#
directive|define
name|OPC_ext8e
value|188
end_define

begin_define
define|#
directive|define
name|OPC_ext8f
value|188
end_define

begin_define
define|#
directive|define
name|OPC_rsvd36
value|188
end_define

begin_define
define|#
directive|define
name|OPC_rsvd38
value|188
end_define

begin_define
define|#
directive|define
name|OPC_rsvd78
value|188
end_define

begin_define
define|#
directive|define
name|OPC_rsvd7e
value|188
end_define

begin_define
define|#
directive|define
name|OPC_rsvd9d
value|188
end_define

begin_define
define|#
directive|define
name|OPC_rsvd9f
value|188
end_define

begin_define
define|#
directive|define
name|OPC_rsvdb9
value|188
end_define

begin_define
define|#
directive|define
name|OPC_rsvdbf
value|188
end_define

begin_define
define|#
directive|define
name|OPC_ldctlb
value|189
end_define

begin_define
define|#
directive|define
name|OPC_trtdb
value|190
end_define

begin_define
define|#
directive|define
name|OPC_brk
value|191
end_define

begin_typedef
typedef|typedef
struct|struct
block|{
ifdef|#
directive|ifdef
name|NICENAMES
specifier|const
name|char
modifier|*
name|nicename
decl_stmt|;
name|int
name|type
decl_stmt|;
name|int
name|cycles
decl_stmt|;
name|int
name|flags
decl_stmt|;
endif|#
directive|endif
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
name|unsigned
name|char
name|opcode
decl_stmt|;
name|void
argument_list|(
argument|*func
argument_list|)
name|PARAMS
argument_list|(
operator|(
name|void
operator|)
argument_list|)
expr_stmt|;
name|unsigned
name|int
name|arg_info
index|[
literal|4
index|]
decl_stmt|;
name|unsigned
name|int
name|byte_info
index|[
literal|10
index|]
decl_stmt|;
name|int
name|noperands
decl_stmt|;
name|int
name|length
decl_stmt|;
name|int
name|idx
decl_stmt|;
block|}
name|opcode_entry_type
typedef|;
end_typedef

begin_ifdef
ifdef|#
directive|ifdef
name|DEFINE_TABLE
end_ifdef

begin_decl_stmt
specifier|const
name|opcode_entry_type
name|z8k_table
index|[]
init|=
block|{
comment|/* 1011 0101 ssss dddd *** adc rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"adc rd,rs"
block|,
literal|16
block|,
literal|5
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"adc"
block|,
name|OPC_adc
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|0
block|}
block|,
comment|/* 1011 0100 ssss dddd *** adcb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"adcb rbd,rbs"
block|,
literal|8
block|,
literal|5
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"adcb"
block|,
name|OPC_adcb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|1
block|}
block|,
comment|/* 0000 0001 ssN0 dddd *** add rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"add rd,@rs"
block|,
literal|16
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"add"
block|,
name|OPC_add
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|}
block|,
comment|/* 0100 0001 0000 dddd address_src *** add rd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"add rd,address_src"
block|,
literal|16
block|,
literal|9
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"add"
block|,
name|OPC_add
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|2
block|}
block|,
comment|/* 0100 0001 ssN0 dddd address_src *** add rd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"add rd,address_src(rs)"
block|,
literal|16
block|,
literal|10
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"add"
block|,
name|OPC_add
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|2
block|}
block|,
comment|/* 0000 0001 0000 dddd imm16 *** add rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"add rd,imm16"
block|,
literal|16
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"add"
block|,
name|OPC_add
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|2
block|}
block|,
comment|/* 1000 0001 ssss dddd *** add rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"add rd,rs"
block|,
literal|16
block|,
literal|4
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"add"
block|,
name|OPC_add
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|}
block|,
comment|/* 0000 0000 ssN0 dddd *** addb rbd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"addb rbd,@rs"
block|,
literal|8
block|,
literal|7
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"addb"
block|,
name|OPC_addb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|3
block|}
block|,
comment|/* 0100 0000 0000 dddd address_src *** addb rbd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"addb rbd,address_src"
block|,
literal|8
block|,
literal|9
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"addb"
block|,
name|OPC_addb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|3
block|}
block|,
comment|/* 0100 0000 ssN0 dddd address_src *** addb rbd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"addb rbd,address_src(rs)"
block|,
literal|8
block|,
literal|10
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"addb"
block|,
name|OPC_addb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|3
block|}
block|,
comment|/* 0000 0000 0000 dddd imm8 imm8 *** addb rbd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"addb rbd,imm8"
block|,
literal|8
block|,
literal|7
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"addb"
block|,
name|OPC_addb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|3
block|}
block|,
comment|/* 1000 0000 ssss dddd *** addb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"addb rbd,rbs"
block|,
literal|8
block|,
literal|4
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"addb"
block|,
name|OPC_addb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|3
block|}
block|,
comment|/* 0001 0110 ssN0 dddd *** addl rrd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"addl rrd,@rs"
block|,
literal|32
block|,
literal|14
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"addl"
block|,
name|OPC_addl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|}
block|,
comment|/* 0101 0110 0000 dddd address_src *** addl rrd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"addl rrd,address_src"
block|,
literal|32
block|,
literal|15
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"addl"
block|,
name|OPC_addl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|4
block|}
block|,
comment|/* 0101 0110 ssN0 dddd address_src *** addl rrd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"addl rrd,address_src(rs)"
block|,
literal|32
block|,
literal|16
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"addl"
block|,
name|OPC_addl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|4
block|}
block|,
comment|/* 0001 0110 0000 dddd imm32 *** addl rrd,imm32 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"addl rrd,imm32"
block|,
literal|32
block|,
literal|14
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"addl"
block|,
name|OPC_addl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|4
block|}
block|,
comment|/* 1001 0110 ssss dddd *** addl rrd,rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"addl rrd,rrs"
block|,
literal|32
block|,
literal|8
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"addl"
block|,
name|OPC_addl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|}
block|,
comment|/* 0000 0111 ssN0 dddd *** and rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"and rd,@rs"
block|,
literal|16
block|,
literal|7
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"and"
block|,
name|OPC_and
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|5
block|}
block|,
comment|/* 0100 0111 0000 dddd address_src *** and rd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"and rd,address_src"
block|,
literal|16
block|,
literal|9
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"and"
block|,
name|OPC_and
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|5
block|}
block|,
comment|/* 0100 0111 ssN0 dddd address_src *** and rd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"and rd,address_src(rs)"
block|,
literal|16
block|,
literal|10
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"and"
block|,
name|OPC_and
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|5
block|}
block|,
comment|/* 0000 0111 0000 dddd imm16 *** and rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"and rd,imm16"
block|,
literal|16
block|,
literal|7
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"and"
block|,
name|OPC_and
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|5
block|}
block|,
comment|/* 1000 0111 ssss dddd *** and rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"and rd,rs"
block|,
literal|16
block|,
literal|4
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"and"
block|,
name|OPC_and
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|5
block|}
block|,
comment|/* 0000 0110 ssN0 dddd *** andb rbd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"andb rbd,@rs"
block|,
literal|8
block|,
literal|7
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"andb"
block|,
name|OPC_andb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|6
block|}
block|,
comment|/* 0100 0110 0000 dddd address_src *** andb rbd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"andb rbd,address_src"
block|,
literal|8
block|,
literal|9
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"andb"
block|,
name|OPC_andb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|6
block|}
block|,
comment|/* 0100 0110 ssN0 dddd address_src *** andb rbd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"andb rbd,address_src(rs)"
block|,
literal|8
block|,
literal|10
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"andb"
block|,
name|OPC_andb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|6
block|}
block|,
comment|/* 0000 0110 0000 dddd imm8 imm8 *** andb rbd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"andb rbd,imm8"
block|,
literal|8
block|,
literal|7
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"andb"
block|,
name|OPC_andb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|6
block|}
block|,
comment|/* 1000 0110 ssss dddd *** andb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"andb rbd,rbs"
block|,
literal|8
block|,
literal|4
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"andb"
block|,
name|OPC_andb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|6
block|}
block|,
comment|/* 0010 0111 ddN0 imm4 *** bit @rd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bit @rd,imm4"
block|,
literal|16
block|,
literal|8
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"bit"
block|,
name|OPC_bit
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|7
block|}
block|,
comment|/* 0110 0111 ddN0 imm4 address_dst *** bit address_dst(rd),imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bit address_dst(rd),imm4"
block|,
literal|16
block|,
literal|11
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"bit"
block|,
name|OPC_bit
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|7
block|}
block|,
comment|/* 0110 0111 0000 imm4 address_dst *** bit address_dst,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bit address_dst,imm4"
block|,
literal|16
block|,
literal|10
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"bit"
block|,
name|OPC_bit
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|7
block|}
block|,
comment|/* 1010 0111 dddd imm4 *** bit rd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bit rd,imm4"
block|,
literal|16
block|,
literal|4
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"bit"
block|,
name|OPC_bit
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|7
block|}
block|,
comment|/* 0010 0111 0000 ssss 0000 dddd 0000 0000 *** bit rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bit rd,rs"
block|,
literal|16
block|,
literal|10
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"bit"
block|,
name|OPC_bit
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|7
block|}
block|,
comment|/* 0010 0110 ddN0 imm4 *** bitb @rd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bitb @rd,imm4"
block|,
literal|8
block|,
literal|8
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"bitb"
block|,
name|OPC_bitb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|8
block|}
block|,
comment|/* 0110 0110 ddN0 imm4 address_dst *** bitb address_dst(rd),imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bitb address_dst(rd),imm4"
block|,
literal|8
block|,
literal|11
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"bitb"
block|,
name|OPC_bitb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|8
block|}
block|,
comment|/* 0110 0110 0000 imm4 address_dst *** bitb address_dst,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bitb address_dst,imm4"
block|,
literal|8
block|,
literal|10
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"bitb"
block|,
name|OPC_bitb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|8
block|}
block|,
comment|/* 1010 0110 dddd imm4 *** bitb rbd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bitb rbd,imm4"
block|,
literal|8
block|,
literal|4
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"bitb"
block|,
name|OPC_bitb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|8
block|}
block|,
comment|/* 0010 0110 0000 ssss 0000 dddd 0000 0000 *** bitb rbd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bitb rbd,rs"
block|,
literal|8
block|,
literal|10
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"bitb"
block|,
name|OPC_bitb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|8
block|}
block|,
comment|/* 0011 0110 0000 0000 *** bpt */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"bpt"
block|,
literal|8
block|,
literal|2
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"bpt"
block|,
name|OPC_bpt
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|9
block|}
block|,
comment|/* 0000 1111 0000 1100 *** brk */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"brk"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"brk"
block|,
name|OPC_brk
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|10
block|}
block|,
comment|/* 0001 1111 ddN0 0000 *** call @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"call @rd"
block|,
literal|32
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"call"
block|,
name|OPC_call
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|11
block|}
block|,
comment|/* 0101 1111 0000 0000 address_dst *** call address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"call address_dst"
block|,
literal|32
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"call"
block|,
name|OPC_call
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|11
block|}
block|,
comment|/* 0101 1111 ddN0 0000 address_dst *** call address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"call address_dst(rd)"
block|,
literal|32
block|,
literal|13
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"call"
block|,
name|OPC_call
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|11
block|}
block|,
comment|/* 1101 disp12 *** calr disp12 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"calr disp12"
block|,
literal|16
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"calr"
block|,
name|OPC_calr
block|,
literal|0
block|,
block|{
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP12
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|12
block|}
block|,
comment|/* 0000 1101 ddN0 1000 *** clr @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"clr @rd"
block|,
literal|16
block|,
literal|8
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"clr"
block|,
name|OPC_clr
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|13
block|}
block|,
comment|/* 0100 1101 0000 1000 address_dst *** clr address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"clr address_dst"
block|,
literal|16
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"clr"
block|,
name|OPC_clr
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|13
block|}
block|,
comment|/* 0100 1101 ddN0 1000 address_dst *** clr address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"clr address_dst(rd)"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"clr"
block|,
name|OPC_clr
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|13
block|}
block|,
comment|/* 1000 1101 dddd 1000 *** clr rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"clr rd"
block|,
literal|16
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"clr"
block|,
name|OPC_clr
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|13
block|}
block|,
comment|/* 0000 1100 ddN0 1000 *** clrb @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"clrb @rd"
block|,
literal|8
block|,
literal|8
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"clrb"
block|,
name|OPC_clrb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|14
block|}
block|,
comment|/* 0100 1100 0000 1000 address_dst *** clrb address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"clrb address_dst"
block|,
literal|8
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"clrb"
block|,
name|OPC_clrb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|14
block|}
block|,
comment|/* 0100 1100 ddN0 1000 address_dst *** clrb address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"clrb address_dst(rd)"
block|,
literal|8
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"clrb"
block|,
name|OPC_clrb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|14
block|}
block|,
comment|/* 1000 1100 dddd 1000 *** clrb rbd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"clrb rbd"
block|,
literal|8
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"clrb"
block|,
name|OPC_clrb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|14
block|}
block|,
comment|/* 0000 1101 ddN0 0000 *** com @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"com @rd"
block|,
literal|16
block|,
literal|12
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"com"
block|,
name|OPC_com
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|15
block|}
block|,
comment|/* 0100 1101 0000 0000 address_dst *** com address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"com address_dst"
block|,
literal|16
block|,
literal|15
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"com"
block|,
name|OPC_com
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|15
block|}
block|,
comment|/* 0100 1101 ddN0 0000 address_dst *** com address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"com address_dst(rd)"
block|,
literal|16
block|,
literal|16
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"com"
block|,
name|OPC_com
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|15
block|}
block|,
comment|/* 1000 1101 dddd 0000 *** com rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"com rd"
block|,
literal|16
block|,
literal|7
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"com"
block|,
name|OPC_com
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|15
block|}
block|,
comment|/* 0000 1100 ddN0 0000 *** comb @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"comb @rd"
block|,
literal|8
block|,
literal|12
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"comb"
block|,
name|OPC_comb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|16
block|}
block|,
comment|/* 0100 1100 0000 0000 address_dst *** comb address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"comb address_dst"
block|,
literal|8
block|,
literal|15
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"comb"
block|,
name|OPC_comb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|16
block|}
block|,
comment|/* 0100 1100 ddN0 0000 address_dst *** comb address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"comb address_dst(rd)"
block|,
literal|8
block|,
literal|16
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"comb"
block|,
name|OPC_comb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|16
block|}
block|,
comment|/* 1000 1100 dddd 0000 *** comb rbd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"comb rbd"
block|,
literal|8
block|,
literal|7
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"comb"
block|,
name|OPC_comb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|16
block|}
block|,
comment|/* 1000 1101 flags 0101 *** comflg flags */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"comflg flags"
block|,
literal|16
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"comflg"
block|,
name|OPC_comflg
block|,
literal|0
block|,
block|{
name|CLASS_FLAGS
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_FLAGS
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|17
block|}
block|,
comment|/* 0000 1101 ddN0 0001 imm16 *** cp @rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cp @rd,imm16"
block|,
literal|16
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cp"
block|,
name|OPC_cp
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|18
block|}
block|,
comment|/* 0100 1101 ddN0 0001 address_dst imm16 *** cp address_dst(rd),imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cp address_dst(rd),imm16"
block|,
literal|16
block|,
literal|15
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cp"
block|,
name|OPC_cp
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|18
block|}
block|,
comment|/* 0100 1101 0000 0001 address_dst imm16 *** cp address_dst,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cp address_dst,imm16"
block|,
literal|16
block|,
literal|14
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cp"
block|,
name|OPC_cp
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|18
block|}
block|,
comment|/* 0000 1011 ssN0 dddd *** cp rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cp rd,@rs"
block|,
literal|16
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cp"
block|,
name|OPC_cp
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|18
block|}
block|,
comment|/* 0100 1011 0000 dddd address_src *** cp rd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cp rd,address_src"
block|,
literal|16
block|,
literal|9
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cp"
block|,
name|OPC_cp
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|18
block|}
block|,
comment|/* 0100 1011 ssN0 dddd address_src *** cp rd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cp rd,address_src(rs)"
block|,
literal|16
block|,
literal|10
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cp"
block|,
name|OPC_cp
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|18
block|}
block|,
comment|/* 0000 1011 0000 dddd imm16 *** cp rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cp rd,imm16"
block|,
literal|16
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cp"
block|,
name|OPC_cp
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|18
block|}
block|,
comment|/* 1000 1011 ssss dddd *** cp rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cp rd,rs"
block|,
literal|16
block|,
literal|4
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cp"
block|,
name|OPC_cp
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|18
block|}
block|,
comment|/* 0000 1100 ddN0 0001 imm8 imm8 *** cpb @rd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpb @rd,imm8"
block|,
literal|8
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpb"
block|,
name|OPC_cpb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|19
block|}
block|,
comment|/* 0100 1100 ddN0 0001 address_dst imm8 imm8 *** cpb address_dst(rd),imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpb address_dst(rd),imm8"
block|,
literal|8
block|,
literal|15
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpb"
block|,
name|OPC_cpb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|19
block|}
block|,
comment|/* 0100 1100 0000 0001 address_dst imm8 imm8 *** cpb address_dst,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpb address_dst,imm8"
block|,
literal|8
block|,
literal|14
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpb"
block|,
name|OPC_cpb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|19
block|}
block|,
comment|/* 0000 1010 ssN0 dddd *** cpb rbd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpb rbd,@rs"
block|,
literal|8
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpb"
block|,
name|OPC_cpb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|19
block|}
block|,
comment|/* 0100 1010 0000 dddd address_src *** cpb rbd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpb rbd,address_src"
block|,
literal|8
block|,
literal|9
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpb"
block|,
name|OPC_cpb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|19
block|}
block|,
comment|/* 0100 1010 ssN0 dddd address_src *** cpb rbd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpb rbd,address_src(rs)"
block|,
literal|8
block|,
literal|10
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpb"
block|,
name|OPC_cpb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|19
block|}
block|,
comment|/* 0000 1010 0000 dddd imm8 imm8 *** cpb rbd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpb rbd,imm8"
block|,
literal|8
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpb"
block|,
name|OPC_cpb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|19
block|}
block|,
comment|/* 1000 1010 ssss dddd *** cpb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpb rbd,rbs"
block|,
literal|8
block|,
literal|4
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpb"
block|,
name|OPC_cpb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|19
block|}
block|,
comment|/* 1011 1011 ssN0 1000 0000 rrrr dddd cccc *** cpd rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpd rd,@rs,rr,cc"
block|,
literal|16
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpd"
block|,
name|OPC_cpd
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|20
block|}
block|,
comment|/* 1011 1010 ssN0 1000 0000 rrrr dddd cccc *** cpdb rbd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpdb rbd,@rs,rr,cc"
block|,
literal|8
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpdb"
block|,
name|OPC_cpdb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|21
block|}
block|,
comment|/* 1011 1011 ssN0 1100 0000 rrrr dddd cccc *** cpdr rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpdr rd,@rs,rr,cc"
block|,
literal|16
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpdr"
block|,
name|OPC_cpdr
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|22
block|}
block|,
comment|/* 1011 1010 ssN0 1100 0000 rrrr dddd cccc *** cpdrb rbd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpdrb rbd,@rs,rr,cc"
block|,
literal|8
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpdrb"
block|,
name|OPC_cpdrb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|23
block|}
block|,
comment|/* 1011 1011 ssN0 0000 0000 rrrr dddd cccc *** cpi rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpi rd,@rs,rr,cc"
block|,
literal|16
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpi"
block|,
name|OPC_cpi
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|24
block|}
block|,
comment|/* 1011 1010 ssN0 0000 0000 rrrr dddd cccc *** cpib rbd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpib rbd,@rs,rr,cc"
block|,
literal|8
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpib"
block|,
name|OPC_cpib
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|25
block|}
block|,
comment|/* 1011 1011 ssN0 0100 0000 rrrr dddd cccc *** cpir rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpir rd,@rs,rr,cc"
block|,
literal|16
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpir"
block|,
name|OPC_cpir
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|26
block|}
block|,
comment|/* 1011 1010 ssN0 0100 0000 rrrr dddd cccc *** cpirb rbd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpirb rbd,@rs,rr,cc"
block|,
literal|8
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpirb"
block|,
name|OPC_cpirb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|27
block|}
block|,
comment|/* 0001 0000 ssN0 dddd *** cpl rrd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpl rrd,@rs"
block|,
literal|32
block|,
literal|14
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpl"
block|,
name|OPC_cpl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|28
block|}
block|,
comment|/* 0101 0000 0000 dddd address_src *** cpl rrd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpl rrd,address_src"
block|,
literal|32
block|,
literal|15
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpl"
block|,
name|OPC_cpl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|28
block|}
block|,
comment|/* 0101 0000 ssN0 dddd address_src *** cpl rrd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpl rrd,address_src(rs)"
block|,
literal|32
block|,
literal|16
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpl"
block|,
name|OPC_cpl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|28
block|}
block|,
comment|/* 0001 0000 0000 dddd imm32 *** cpl rrd,imm32 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpl rrd,imm32"
block|,
literal|32
block|,
literal|14
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpl"
block|,
name|OPC_cpl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|28
block|}
block|,
comment|/* 1001 0000 ssss dddd *** cpl rrd,rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpl rrd,rrs"
block|,
literal|32
block|,
literal|8
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpl"
block|,
name|OPC_cpl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|28
block|}
block|,
comment|/* 1011 1011 ssN0 1010 0000 rrrr ddN0 cccc *** cpsd @rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpsd @rd,@rs,rr,cc"
block|,
literal|16
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpsd"
block|,
name|OPC_cpsd
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|29
block|}
block|,
comment|/* 1011 1010 ssN0 1010 0000 rrrr ddN0 cccc *** cpsdb @rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpsdb @rd,@rs,rr,cc"
block|,
literal|8
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpsdb"
block|,
name|OPC_cpsdb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|30
block|}
block|,
comment|/* 1011 1011 ssN0 1110 0000 rrrr ddN0 cccc *** cpsdr @rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpsdr @rd,@rs,rr,cc"
block|,
literal|16
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpsdr"
block|,
name|OPC_cpsdr
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|31
block|}
block|,
comment|/* 1011 1010 ssN0 1110 0000 rrrr ddN0 cccc *** cpsdrb @rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpsdrb @rd,@rs,rr,cc"
block|,
literal|8
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpsdrb"
block|,
name|OPC_cpsdrb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|32
block|}
block|,
comment|/* 1011 1011 ssN0 0010 0000 rrrr ddN0 cccc *** cpsi @rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpsi @rd,@rs,rr,cc"
block|,
literal|16
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpsi"
block|,
name|OPC_cpsi
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|33
block|}
block|,
comment|/* 1011 1010 ssN0 0010 0000 rrrr ddN0 cccc *** cpsib @rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpsib @rd,@rs,rr,cc"
block|,
literal|8
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpsib"
block|,
name|OPC_cpsib
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|34
block|}
block|,
comment|/* 1011 1011 ssN0 0110 0000 rrrr ddN0 cccc *** cpsir @rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpsir @rd,@rs,rr,cc"
block|,
literal|16
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpsir"
block|,
name|OPC_cpsir
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|35
block|}
block|,
comment|/* 1011 1010 ssN0 0110 0000 rrrr ddN0 cccc *** cpsirb @rd,@rs,rr,cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"cpsirb @rd,@rs,rr,cc"
block|,
literal|8
block|,
literal|11
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"cpsirb"
block|,
name|OPC_cpsirb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|36
block|}
block|,
comment|/* 1011 0000 dddd 0000 *** dab rbd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"dab rbd"
block|,
literal|8
block|,
literal|5
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"dab"
block|,
name|OPC_dab
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|37
block|}
block|,
comment|/* 1111 dddd 0disp7 *** dbjnz rbd,disp7 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"dbjnz rbd,disp7"
block|,
literal|16
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"dbjnz"
block|,
name|OPC_dbjnz
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_0DISP7
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|38
block|}
block|,
comment|/* 0010 1011 ddN0 imm4m1 *** dec @rd,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"dec @rd,imm4m1"
block|,
literal|16
block|,
literal|11
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"dec"
block|,
name|OPC_dec
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|39
block|}
block|,
comment|/* 0110 1011 ddN0 imm4m1 address_dst *** dec address_dst(rd),imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"dec address_dst(rd),imm4m1"
block|,
literal|16
block|,
literal|14
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"dec"
block|,
name|OPC_dec
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|39
block|}
block|,
comment|/* 0110 1011 0000 imm4m1 address_dst *** dec address_dst,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"dec address_dst,imm4m1"
block|,
literal|16
block|,
literal|13
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"dec"
block|,
name|OPC_dec
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|39
block|}
block|,
comment|/* 1010 1011 dddd imm4m1 *** dec rd,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"dec rd,imm4m1"
block|,
literal|16
block|,
literal|4
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"dec"
block|,
name|OPC_dec
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|39
block|}
block|,
comment|/* 0010 1010 ddN0 imm4m1 *** decb @rd,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"decb @rd,imm4m1"
block|,
literal|8
block|,
literal|11
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"decb"
block|,
name|OPC_decb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|40
block|}
block|,
comment|/* 0110 1010 ddN0 imm4m1 address_dst *** decb address_dst(rd),imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"decb address_dst(rd),imm4m1"
block|,
literal|8
block|,
literal|14
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"decb"
block|,
name|OPC_decb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|40
block|}
block|,
comment|/* 0110 1010 0000 imm4m1 address_dst *** decb address_dst,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"decb address_dst,imm4m1"
block|,
literal|8
block|,
literal|13
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"decb"
block|,
name|OPC_decb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|40
block|}
block|,
comment|/* 1010 1010 dddd imm4m1 *** decb rbd,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"decb rbd,imm4m1"
block|,
literal|8
block|,
literal|4
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"decb"
block|,
name|OPC_decb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|40
block|}
block|,
comment|/* 0111 1100 0000 00ii *** di i2 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"di i2"
block|,
literal|16
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"di"
block|,
name|OPC_di
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_00II
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|41
block|}
block|,
comment|/* 0001 1011 ssN0 dddd *** div rrd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"div rrd,@rs"
block|,
literal|16
block|,
literal|107
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"div"
block|,
name|OPC_div
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|42
block|}
block|,
comment|/* 0101 1011 0000 dddd address_src *** div rrd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"div rrd,address_src"
block|,
literal|16
block|,
literal|107
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"div"
block|,
name|OPC_div
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|42
block|}
block|,
comment|/* 0101 1011 ssN0 dddd address_src *** div rrd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"div rrd,address_src(rs)"
block|,
literal|16
block|,
literal|107
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"div"
block|,
name|OPC_div
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|42
block|}
block|,
comment|/* 0001 1011 0000 dddd imm16 *** div rrd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"div rrd,imm16"
block|,
literal|16
block|,
literal|107
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"div"
block|,
name|OPC_div
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|42
block|}
block|,
comment|/* 1001 1011 ssss dddd *** div rrd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"div rrd,rs"
block|,
literal|16
block|,
literal|107
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"div"
block|,
name|OPC_div
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|42
block|}
block|,
comment|/* 0001 1010 ssN0 dddd *** divl rqd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"divl rqd,@rs"
block|,
literal|32
block|,
literal|744
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"divl"
block|,
name|OPC_divl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|43
block|}
block|,
comment|/* 0101 1010 0000 dddd address_src *** divl rqd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"divl rqd,address_src"
block|,
literal|32
block|,
literal|745
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"divl"
block|,
name|OPC_divl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|43
block|}
block|,
comment|/* 0101 1010 ssN0 dddd address_src *** divl rqd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"divl rqd,address_src(rs)"
block|,
literal|32
block|,
literal|746
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"divl"
block|,
name|OPC_divl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|43
block|}
block|,
comment|/* 0001 1010 0000 dddd imm32 *** divl rqd,imm32 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"divl rqd,imm32"
block|,
literal|32
block|,
literal|744
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"divl"
block|,
name|OPC_divl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|43
block|}
block|,
comment|/* 1001 1010 ssss dddd *** divl rqd,rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"divl rqd,rrs"
block|,
literal|32
block|,
literal|744
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"divl"
block|,
name|OPC_divl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|43
block|}
block|,
comment|/* 1111 dddd 1disp7 *** djnz rd,disp7 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"djnz rd,disp7"
block|,
literal|16
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"djnz"
block|,
name|OPC_djnz
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_1DISP7
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|44
block|}
block|,
comment|/* 0111 1100 0000 01ii *** ei i2 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ei i2"
block|,
literal|16
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ei"
block|,
name|OPC_ei
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_01II
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|45
block|}
block|,
comment|/* 0010 1101 ssN0 dddd *** ex rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ex rd,@rs"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ex"
block|,
name|OPC_ex
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|46
block|}
block|,
comment|/* 0110 1101 0000 dddd address_src *** ex rd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ex rd,address_src"
block|,
literal|16
block|,
literal|15
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ex"
block|,
name|OPC_ex
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|46
block|}
block|,
comment|/* 0110 1101 ssN0 dddd address_src *** ex rd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ex rd,address_src(rs)"
block|,
literal|16
block|,
literal|16
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ex"
block|,
name|OPC_ex
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|46
block|}
block|,
comment|/* 1010 1101 ssss dddd *** ex rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ex rd,rs"
block|,
literal|16
block|,
literal|6
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ex"
block|,
name|OPC_ex
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|46
block|}
block|,
comment|/* 0010 1100 ssN0 dddd *** exb rbd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"exb rbd,@rs"
block|,
literal|8
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"exb"
block|,
name|OPC_exb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|47
block|}
block|,
comment|/* 0110 1100 0000 dddd address_src *** exb rbd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"exb rbd,address_src"
block|,
literal|8
block|,
literal|15
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"exb"
block|,
name|OPC_exb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|47
block|}
block|,
comment|/* 0110 1100 ssN0 dddd address_src *** exb rbd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"exb rbd,address_src(rs)"
block|,
literal|8
block|,
literal|16
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"exb"
block|,
name|OPC_exb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|47
block|}
block|,
comment|/* 1010 1100 ssss dddd *** exb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"exb rbd,rbs"
block|,
literal|8
block|,
literal|6
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"exb"
block|,
name|OPC_exb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|47
block|}
block|,
comment|/* 0000 1110 imm8 *** ext0e imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ext0e imm8"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ext0e"
block|,
name|OPC_ext0e
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|48
block|}
block|,
comment|/* 0000 1111 imm8 *** ext0f imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ext0f imm8"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ext0f"
block|,
name|OPC_ext0f
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|49
block|}
block|,
comment|/* 1000 1110 imm8 *** ext8e imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ext8e imm8"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ext8e"
block|,
name|OPC_ext8e
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|50
block|}
block|,
comment|/* 1000 1111 imm8 *** ext8f imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ext8f imm8"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ext8f"
block|,
name|OPC_ext8f
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|51
block|}
block|,
comment|/* 1011 0001 dddd 1010 *** exts rrd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"exts rrd"
block|,
literal|16
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"exts"
block|,
name|OPC_exts
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|52
block|}
block|,
comment|/* 1011 0001 dddd 0000 *** extsb rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"extsb rd"
block|,
literal|8
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"extsb"
block|,
name|OPC_extsb
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|53
block|}
block|,
comment|/* 1011 0001 dddd 0111 *** extsl rqd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"extsl rqd"
block|,
literal|32
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"extsl"
block|,
name|OPC_extsl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|54
block|}
block|,
comment|/* 0111 1010 0000 0000 *** halt */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"halt"
block|,
literal|16
block|,
literal|8
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"halt"
block|,
name|OPC_halt
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|55
block|}
block|,
comment|/* 0011 1101 ssss dddd *** in rd,@ri */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"in rd,@ri"
block|,
literal|16
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"in"
block|,
name|OPC_in
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|56
block|}
block|,
comment|/* 0011 1011 dddd 0100 imm16 *** in rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"in rd,imm16"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"in"
block|,
name|OPC_in
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|56
block|}
block|,
comment|/* 0011 1100 ssss dddd *** inb rbd,@ri */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"inb rbd,@ri"
block|,
literal|8
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"inb"
block|,
name|OPC_inb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|57
block|}
block|,
comment|/* 0011 1010 dddd 0100 imm16 *** inb rbd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"inb rbd,imm16"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"inb"
block|,
name|OPC_inb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|57
block|}
block|,
comment|/* 0010 1001 ddN0 imm4m1 *** inc @rd,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"inc @rd,imm4m1"
block|,
literal|16
block|,
literal|11
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"inc"
block|,
name|OPC_inc
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|58
block|}
block|,
comment|/* 0110 1001 ddN0 imm4m1 address_dst *** inc address_dst(rd),imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"inc address_dst(rd),imm4m1"
block|,
literal|16
block|,
literal|14
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"inc"
block|,
name|OPC_inc
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|58
block|}
block|,
comment|/* 0110 1001 0000 imm4m1 address_dst *** inc address_dst,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"inc address_dst,imm4m1"
block|,
literal|16
block|,
literal|13
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"inc"
block|,
name|OPC_inc
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|58
block|}
block|,
comment|/* 1010 1001 dddd imm4m1 *** inc rd,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"inc rd,imm4m1"
block|,
literal|16
block|,
literal|4
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"inc"
block|,
name|OPC_inc
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|58
block|}
block|,
comment|/* 0010 1000 ddN0 imm4m1 *** incb @rd,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"incb @rd,imm4m1"
block|,
literal|8
block|,
literal|11
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"incb"
block|,
name|OPC_incb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|59
block|}
block|,
comment|/* 0110 1000 ddN0 imm4m1 address_dst *** incb address_dst(rd),imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"incb address_dst(rd),imm4m1"
block|,
literal|8
block|,
literal|14
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"incb"
block|,
name|OPC_incb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|59
block|}
block|,
comment|/* 0110 1000 0000 imm4m1 address_dst *** incb address_dst,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"incb address_dst,imm4m1"
block|,
literal|8
block|,
literal|13
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"incb"
block|,
name|OPC_incb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|59
block|}
block|,
comment|/* 1010 1000 dddd imm4m1 *** incb rbd,imm4m1 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"incb rbd,imm4m1"
block|,
literal|8
block|,
literal|4
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"incb"
block|,
name|OPC_incb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|59
block|}
block|,
comment|/* 0011 1011 ssss 1000 0000 aaaa ddN0 1000 *** ind @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ind @rd,@ri,ra"
block|,
literal|16
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"ind"
block|,
name|OPC_ind
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|60
block|}
block|,
comment|/* 0011 1010 ssss 1000 0000 aaaa ddN0 1000 *** indb @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"indb @rd,@ri,ra"
block|,
literal|8
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"indb"
block|,
name|OPC_indb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|61
block|}
block|,
comment|/* 0011 1011 ssss 1000 0000 aaaa ddN0 0000 *** indr @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"indr @rd,@ri,ra"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"indr"
block|,
name|OPC_indr
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|62
block|}
block|,
comment|/* 0011 1010 ssss 1000 0000 aaaa ddN0 0000 *** indrb @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"indrb @rd,@ri,ra"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"indrb"
block|,
name|OPC_indrb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|63
block|}
block|,
comment|/* 0011 1011 ssss 0000 0000 aaaa ddN0 1000 *** ini @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ini @rd,@ri,ra"
block|,
literal|16
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"ini"
block|,
name|OPC_ini
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|64
block|}
block|,
comment|/* 0011 1010 ssss 0000 0000 aaaa ddN0 1000 *** inib @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"inib @rd,@ri,ra"
block|,
literal|8
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"inib"
block|,
name|OPC_inib
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|65
block|}
block|,
comment|/* 0011 1011 ssss 0000 0000 aaaa ddN0 0000 *** inir @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"inir @rd,@ri,ra"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"inir"
block|,
name|OPC_inir
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|66
block|}
block|,
comment|/* 0011 1010 ssss 0000 0000 aaaa ddN0 0000 *** inirb @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"inirb @rd,@ri,ra"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"inirb"
block|,
name|OPC_inirb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|67
block|}
block|,
comment|/* 0111 1011 0000 0000 *** iret */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"iret"
block|,
literal|16
block|,
literal|13
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"iret"
block|,
name|OPC_iret
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|68
block|}
block|,
comment|/* 0001 1110 ddN0 cccc *** jp cc,@rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"jp cc,@rd"
block|,
literal|16
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"jp"
block|,
name|OPC_jp
block|,
literal|0
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|69
block|}
block|,
comment|/* 0101 1110 0000 cccc address_dst *** jp cc,address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"jp cc,address_dst"
block|,
literal|16
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"jp"
block|,
name|OPC_jp
block|,
literal|0
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_CC
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|69
block|}
block|,
comment|/* 0101 1110 ddN0 cccc address_dst *** jp cc,address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"jp cc,address_dst(rd)"
block|,
literal|16
block|,
literal|8
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"jp"
block|,
name|OPC_jp
block|,
literal|0
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|69
block|}
block|,
comment|/* 1110 cccc disp8 *** jr cc,disp8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"jr cc,disp8"
block|,
literal|16
block|,
literal|6
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"jr"
block|,
name|OPC_jr
block|,
literal|0
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_CC
block|,
name|CLASS_DISP8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|70
block|}
block|,
comment|/* 0000 1101 ddN0 0101 imm16 *** ld @rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld @rd,imm16"
block|,
literal|16
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
comment|/* 0010 1111 ddN0 ssss *** ld @rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld @rd,rs"
block|,
literal|16
block|,
literal|8
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|71
block|}
block|,
comment|/* 0100 1101 ddN0 0101 address_dst imm16 *** ld address_dst(rd),imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld address_dst(rd),imm16"
block|,
literal|16
block|,
literal|15
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|71
block|}
block|,
comment|/* 0110 1111 ddN0 ssss address_dst *** ld address_dst(rd),rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld address_dst(rd),rs"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
comment|/* 0100 1101 0000 0101 address_dst imm16 *** ld address_dst,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld address_dst,imm16"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|71
block|}
block|,
comment|/* 0110 1111 0000 ssss address_dst *** ld address_dst,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld address_dst,rs"
block|,
literal|16
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
comment|/* 0011 0011 ddN0 ssss imm16 *** ld rd(imm16),rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld rd(imm16),rs"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_BA
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
comment|/* 0111 0011 ddN0 ssss 0000 xxxx 0000 0000 *** ld rd(rx),rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld rd(rx),rs"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_BX
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
comment|/* 0010 0001 ssN0 dddd *** ld rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld rd,@rs"
block|,
literal|16
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|71
block|}
block|,
comment|/* 0110 0001 0000 dddd address_src *** ld rd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld rd,address_src"
block|,
literal|16
block|,
literal|9
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
comment|/* 0110 0001 ssN0 dddd address_src *** ld rd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld rd,address_src(rs)"
block|,
literal|16
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
comment|/* 0010 0001 0000 dddd imm16 *** ld rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld rd,imm16"
block|,
literal|16
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
comment|/* 1010 0001 ssss dddd *** ld rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld rd,rs"
block|,
literal|16
block|,
literal|3
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|71
block|}
block|,
comment|/* 0011 0001 ssN0 dddd imm16 *** ld rd,rs(imm16) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld rd,rs(imm16)"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BA
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
comment|/* 0111 0001 ssN0 dddd 0000 xxxx 0000 0000 *** ld rd,rs(rx) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ld rd,rs(rx)"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ld"
block|,
name|OPC_ld
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BX
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
comment|/* 0111 0110 0000 dddd address_src *** lda prd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"lda prd,address_src"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"lda"
block|,
name|OPC_lda
block|,
literal|0
block|,
block|{
name|CLASS_PR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|72
block|}
block|,
comment|/* 0111 0110 ssN0 dddd address_src *** lda prd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"lda prd,address_src(rs)"
block|,
literal|16
block|,
literal|13
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"lda"
block|,
name|OPC_lda
block|,
literal|0
block|,
block|{
name|CLASS_PR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|72
block|}
block|,
comment|/* 0011 0100 ssN0 dddd imm16 *** lda prd,rs(imm16) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"lda prd,rs(imm16)"
block|,
literal|16
block|,
literal|15
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"lda"
block|,
name|OPC_lda
block|,
literal|0
block|,
block|{
name|CLASS_PR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BA
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|72
block|}
block|,
comment|/* 0111 0100 ssN0 dddd 0000 xxxx 0000 0000 *** lda prd,rs(rx) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"lda prd,rs(rx)"
block|,
literal|16
block|,
literal|15
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"lda"
block|,
name|OPC_lda
block|,
literal|0
block|,
block|{
name|CLASS_PR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BX
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|72
block|}
block|,
comment|/* 0011 0100 0000 dddd disp16 *** ldar prd,disp16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldar prd,disp16"
block|,
literal|16
block|,
literal|15
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldar"
block|,
name|OPC_ldar
block|,
literal|0
block|,
block|{
name|CLASS_PR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|73
block|}
block|,
comment|/* 0000 1100 ddN0 0101 imm8 imm8 *** ldb @rd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb @rd,imm8"
block|,
literal|8
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|74
block|}
block|,
comment|/* 0010 1110 ddN0 ssss *** ldb @rd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb @rd,rbs"
block|,
literal|8
block|,
literal|8
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|74
block|}
block|,
comment|/* 0100 1100 ddN0 0101 address_dst imm8 imm8 *** ldb address_dst(rd),imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb address_dst(rd),imm8"
block|,
literal|8
block|,
literal|15
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|74
block|}
block|,
comment|/* 0110 1110 ddN0 ssss address_dst *** ldb address_dst(rd),rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb address_dst(rd),rbs"
block|,
literal|8
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|74
block|}
block|,
comment|/* 0100 1100 0000 0101 address_dst imm8 imm8 *** ldb address_dst,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb address_dst,imm8"
block|,
literal|8
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|74
block|}
block|,
comment|/* 0110 1110 0000 ssss address_dst *** ldb address_dst,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb address_dst,rbs"
block|,
literal|8
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|74
block|}
block|,
comment|/* 0010 0000 ssN0 dddd *** ldb rbd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb rbd,@rs"
block|,
literal|8
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|74
block|}
block|,
comment|/* 0110 0000 0000 dddd address_src *** ldb rbd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb rbd,address_src"
block|,
literal|8
block|,
literal|9
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|74
block|}
block|,
comment|/* 0110 0000 ssN0 dddd address_src *** ldb rbd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb rbd,address_src(rs)"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|74
block|}
block|,
comment|/* 1100 dddd imm8 *** ldb rbd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb rbd,imm8"
block|,
literal|8
block|,
literal|5
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|74
block|}
block|,
comment|/* 0010 0000 0000 dddd imm8 imm8 *** ldb rbd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb rbd,imm8"
block|,
literal|8
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|74
block|}
block|,
comment|/* 1010 0000 ssss dddd *** ldb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb rbd,rbs"
block|,
literal|8
block|,
literal|3
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|74
block|}
block|,
comment|/* 0011 0000 ssN0 dddd imm16 *** ldb rbd,rs(imm16) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb rbd,rs(imm16)"
block|,
literal|8
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BA
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|74
block|}
block|,
comment|/* 0111 0000 ssN0 dddd 0000 xxxx 0000 0000 *** ldb rbd,rs(rx) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb rbd,rs(rx)"
block|,
literal|8
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BX
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|74
block|}
block|,
comment|/* 0011 0010 ddN0 ssss imm16 *** ldb rd(imm16),rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb rd(imm16),rbs"
block|,
literal|8
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_BA
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|74
block|}
block|,
comment|/* 0111 0010 ddN0 ssss 0000 xxxx 0000 0000 *** ldb rd(rx),rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldb rd(rx),rbs"
block|,
literal|8
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldb"
block|,
name|OPC_ldb
block|,
literal|0
block|,
block|{
name|CLASS_BX
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|74
block|}
block|,
comment|/* 0111 1101 ssss 1ccc *** ldctl ctrl,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldctl ctrl,rs"
block|,
literal|32
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldctl"
block|,
name|OPC_ldctl
block|,
literal|0
block|,
block|{
name|CLASS_CTRL
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_1CCC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|75
block|}
block|,
comment|/* 0111 1101 dddd 0ccc *** ldctl rd,ctrl */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldctl rd,ctrl"
block|,
literal|32
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldctl"
block|,
name|OPC_ldctl
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CTRL
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_0CCC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|75
block|}
block|,
comment|/* 1000 1100 ssss 1001 *** ldctlb ctrl,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldctlb ctrl,rbs"
block|,
literal|32
block|,
literal|7
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"ldctlb"
block|,
name|OPC_ldctlb
block|,
literal|0
block|,
block|{
name|CLASS_CTRL
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|76
block|}
block|,
comment|/* 1000 1100 dddd 0001 *** ldctlb rbd,ctrl */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldctlb rbd,ctrl"
block|,
literal|32
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldctlb"
block|,
name|OPC_ldctlb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CTRL
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|76
block|}
block|,
comment|/* 1011 1011 ssN0 1001 0000 rrrr ddN0 1000 *** ldd @rd,@rs,rr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldd @rd,@rs,rr"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"ldd"
block|,
name|OPC_ldd
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|77
block|}
block|,
comment|/* 1011 1010 ssN0 1001 0000 rrrr ddN0 1000 *** lddb @rd,@rs,rr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"lddb @rd,@rs,rr"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"lddb"
block|,
name|OPC_lddb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|78
block|}
block|,
comment|/* 1011 1011 ssN0 1001 0000 rrrr ddN0 0000 *** lddr @rd,@rs,rr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"lddr @rd,@rs,rr"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"lddr"
block|,
name|OPC_lddr
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|79
block|}
block|,
comment|/* 1011 1010 ssN0 1001 0000 rrrr ddN0 0000 *** lddrb @rd,@rs,rr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"lddrb @rd,@rs,rr"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"lddrb"
block|,
name|OPC_lddrb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|80
block|}
block|,
comment|/* 1011 1011 ssN0 0001 0000 rrrr ddN0 1000 *** ldi @rd,@rs,rr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldi @rd,@rs,rr"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"ldi"
block|,
name|OPC_ldi
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|81
block|}
block|,
comment|/* 1011 1010 ssN0 0001 0000 rrrr ddN0 1000 *** ldib @rd,@rs,rr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldib @rd,@rs,rr"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"ldib"
block|,
name|OPC_ldib
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|82
block|}
block|,
comment|/* 1011 1011 ssN0 0001 0000 rrrr ddN0 0000 *** ldir @rd,@rs,rr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldir @rd,@rs,rr"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"ldir"
block|,
name|OPC_ldir
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|83
block|}
block|,
comment|/* 1011 1010 ssN0 0001 0000 rrrr ddN0 0000 *** ldirb @rd,@rs,rr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldirb @rd,@rs,rr"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"ldirb"
block|,
name|OPC_ldirb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|84
block|}
block|,
comment|/* 1011 1101 dddd imm4 *** ldk rd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldk rd,imm4"
block|,
literal|16
block|,
literal|5
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldk"
block|,
name|OPC_ldk
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|85
block|}
block|,
comment|/* 0001 1101 ddN0 ssss *** ldl @rd,rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl @rd,rrs"
block|,
literal|32
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|86
block|}
block|,
comment|/* 0101 1101 ddN0 ssss address_dst *** ldl address_dst(rd),rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl address_dst(rd),rrs"
block|,
literal|32
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|86
block|}
block|,
comment|/* 0101 1101 0000 ssss address_dst *** ldl address_dst,rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl address_dst,rrs"
block|,
literal|32
block|,
literal|15
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|86
block|}
block|,
comment|/* 0011 0111 ddN0 ssss imm16 *** ldl rd(imm16),rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl rd(imm16),rrs"
block|,
literal|32
block|,
literal|17
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_BA
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|86
block|}
block|,
comment|/* 0111 0111 ddN0 ssss 0000 xxxx 0000 0000 *** ldl rd(rx),rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl rd(rx),rrs"
block|,
literal|32
block|,
literal|17
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_BX
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|86
block|}
block|,
comment|/* 0001 0100 ssN0 dddd *** ldl rrd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl rrd,@rs"
block|,
literal|32
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|86
block|}
block|,
comment|/* 0101 0100 0000 dddd address_src *** ldl rrd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl rrd,address_src"
block|,
literal|32
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|86
block|}
block|,
comment|/* 0101 0100 ssN0 dddd address_src *** ldl rrd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl rrd,address_src(rs)"
block|,
literal|32
block|,
literal|13
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|86
block|}
block|,
comment|/* 0001 0100 0000 dddd imm32 *** ldl rrd,imm32 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl rrd,imm32"
block|,
literal|32
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|86
block|}
block|,
comment|/* 1001 0100 ssss dddd *** ldl rrd,rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl rrd,rrs"
block|,
literal|32
block|,
literal|5
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|86
block|}
block|,
comment|/* 0011 0101 ssN0 dddd imm16 *** ldl rrd,rs(imm16) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl rrd,rs(imm16)"
block|,
literal|32
block|,
literal|17
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BA
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|86
block|}
block|,
comment|/* 0111 0101 ssN0 dddd 0000 xxxx 0000 0000 *** ldl rrd,rs(rx) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldl rrd,rs(rx)"
block|,
literal|32
block|,
literal|17
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldl"
block|,
name|OPC_ldl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BX
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|86
block|}
block|,
comment|/* 0001 1100 ddN0 1001 0000 ssss 0000 imm4m1 *** ldm @rd,rs,n */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldm @rd,rs,n"
block|,
literal|16
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldm"
block|,
name|OPC_ldm
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|87
block|}
block|,
comment|/* 0101 1100 ddN0 1001 0000 ssss 0000 imm4m1 address_dst *** ldm address_dst(rd),rs,n */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldm address_dst(rd),rs,n"
block|,
literal|16
block|,
literal|15
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldm"
block|,
name|OPC_ldm
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
literal|3
block|,
literal|6
block|,
literal|87
block|}
block|,
comment|/* 0101 1100 0000 1001 0000 ssss 0000 imm4m1 address_dst *** ldm address_dst,rs,n */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldm address_dst,rs,n"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldm"
block|,
name|OPC_ldm
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
literal|3
block|,
literal|6
block|,
literal|87
block|}
block|,
comment|/* 0001 1100 ssN0 0001 0000 dddd 0000 imm4m1 *** ldm rd,@rs,n */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldm rd,@rs,n"
block|,
literal|16
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldm"
block|,
name|OPC_ldm
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|87
block|}
block|,
comment|/* 0101 1100 ssN0 0001 0000 dddd 0000 imm4m1 address_src *** ldm rd,address_src(rs),n */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldm rd,address_src(rs),n"
block|,
literal|16
block|,
literal|15
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldm"
block|,
name|OPC_ldm
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
literal|3
block|,
literal|6
block|,
literal|87
block|}
block|,
comment|/* 0101 1100 0000 0001 0000 dddd 0000 imm4m1 address_src *** ldm rd,address_src,n */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldm rd,address_src,n"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldm"
block|,
name|OPC_ldm
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4M1
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
literal|3
block|,
literal|6
block|,
literal|87
block|}
block|,
comment|/* 0011 1001 ssN0 0000 *** ldps @rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldps @rs"
block|,
literal|16
block|,
literal|12
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"ldps"
block|,
name|OPC_ldps
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|88
block|}
block|,
comment|/* 0111 1001 0000 0000 address_src *** ldps address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldps address_src"
block|,
literal|16
block|,
literal|16
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"ldps"
block|,
name|OPC_ldps
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|88
block|}
block|,
comment|/* 0111 1001 ssN0 0000 address_src *** ldps address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldps address_src(rs)"
block|,
literal|16
block|,
literal|17
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"ldps"
block|,
name|OPC_ldps
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|88
block|}
block|,
comment|/* 0011 0011 0000 ssss disp16 *** ldr disp16,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldr disp16,rs"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldr"
block|,
name|OPC_ldr
block|,
literal|0
block|,
block|{
name|CLASS_DISP
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|89
block|}
block|,
comment|/* 0011 0001 0000 dddd disp16 *** ldr rd,disp16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldr rd,disp16"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldr"
block|,
name|OPC_ldr
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|89
block|}
block|,
comment|/* 0011 0010 0000 ssss disp16 *** ldrb disp16,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldrb disp16,rbs"
block|,
literal|8
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldrb"
block|,
name|OPC_ldrb
block|,
literal|0
block|,
block|{
name|CLASS_DISP
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|90
block|}
block|,
comment|/* 0011 0000 0000 dddd disp16 *** ldrb rbd,disp16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldrb rbd,disp16"
block|,
literal|8
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldrb"
block|,
name|OPC_ldrb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|90
block|}
block|,
comment|/* 0011 0111 0000 ssss disp16 *** ldrl disp16,rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldrl disp16,rrs"
block|,
literal|32
block|,
literal|17
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldrl"
block|,
name|OPC_ldrl
block|,
literal|0
block|,
block|{
name|CLASS_DISP
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|91
block|}
block|,
comment|/* 0011 0101 0000 dddd disp16 *** ldrl rrd,disp16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ldrl rrd,disp16"
block|,
literal|32
block|,
literal|17
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ldrl"
block|,
name|OPC_ldrl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|91
block|}
block|,
comment|/* 0111 1011 0000 1010 *** mbit */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"mbit"
block|,
literal|16
block|,
literal|7
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"mbit"
block|,
name|OPC_mbit
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|92
block|}
block|,
comment|/* 0111 1011 dddd 1101 *** mreq rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"mreq rd"
block|,
literal|16
block|,
literal|12
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"mreq"
block|,
name|OPC_mreq
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|93
block|}
block|,
comment|/* 0111 1011 0000 1001 *** mres */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"mres"
block|,
literal|16
block|,
literal|5
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"mres"
block|,
name|OPC_mres
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|94
block|}
block|,
comment|/* 0111 1011 0000 1000 *** mset */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"mset"
block|,
literal|16
block|,
literal|5
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"mset"
block|,
name|OPC_mset
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|95
block|}
block|,
comment|/* 0001 1001 ssN0 dddd *** mult rrd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"mult rrd,@rs"
block|,
literal|16
block|,
literal|70
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"mult"
block|,
name|OPC_mult
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|96
block|}
block|,
comment|/* 0101 1001 0000 dddd address_src *** mult rrd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"mult rrd,address_src"
block|,
literal|16
block|,
literal|70
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"mult"
block|,
name|OPC_mult
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|96
block|}
block|,
comment|/* 0101 1001 ssN0 dddd address_src *** mult rrd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"mult rrd,address_src(rs)"
block|,
literal|16
block|,
literal|70
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"mult"
block|,
name|OPC_mult
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|96
block|}
block|,
comment|/* 0001 1001 0000 dddd imm16 *** mult rrd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"mult rrd,imm16"
block|,
literal|16
block|,
literal|70
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"mult"
block|,
name|OPC_mult
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|96
block|}
block|,
comment|/* 1001 1001 ssss dddd *** mult rrd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"mult rrd,rs"
block|,
literal|16
block|,
literal|70
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"mult"
block|,
name|OPC_mult
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|96
block|}
block|,
comment|/* 0001 1000 ssN0 dddd *** multl rqd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"multl rqd,@rs"
block|,
literal|32
block|,
literal|282
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"multl"
block|,
name|OPC_multl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|97
block|}
block|,
comment|/* 0101 1000 0000 dddd address_src *** multl rqd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"multl rqd,address_src"
block|,
literal|32
block|,
literal|282
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"multl"
block|,
name|OPC_multl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|97
block|}
block|,
comment|/* 0101 1000 ssN0 dddd address_src *** multl rqd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"multl rqd,address_src(rs)"
block|,
literal|32
block|,
literal|282
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"multl"
block|,
name|OPC_multl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|97
block|}
block|,
comment|/* 0001 1000 0000 dddd imm32 *** multl rqd,imm32 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"multl rqd,imm32"
block|,
literal|32
block|,
literal|282
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"multl"
block|,
name|OPC_multl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|97
block|}
block|,
comment|/* 1001 1000 ssss dddd *** multl rqd,rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"multl rqd,rrs"
block|,
literal|32
block|,
literal|282
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"multl"
block|,
name|OPC_multl
block|,
literal|0
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|97
block|}
block|,
comment|/* 0000 1101 ddN0 0010 *** neg @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"neg @rd"
block|,
literal|16
block|,
literal|12
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"neg"
block|,
name|OPC_neg
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|98
block|}
block|,
comment|/* 0100 1101 0000 0010 address_dst *** neg address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"neg address_dst"
block|,
literal|16
block|,
literal|15
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"neg"
block|,
name|OPC_neg
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|98
block|}
block|,
comment|/* 0100 1101 ddN0 0010 address_dst *** neg address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"neg address_dst(rd)"
block|,
literal|16
block|,
literal|16
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"neg"
block|,
name|OPC_neg
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|98
block|}
block|,
comment|/* 1000 1101 dddd 0010 *** neg rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"neg rd"
block|,
literal|16
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"neg"
block|,
name|OPC_neg
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|98
block|}
block|,
comment|/* 0000 1100 ddN0 0010 *** negb @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"negb @rd"
block|,
literal|8
block|,
literal|12
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"negb"
block|,
name|OPC_negb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|99
block|}
block|,
comment|/* 0100 1100 0000 0010 address_dst *** negb address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"negb address_dst"
block|,
literal|8
block|,
literal|15
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"negb"
block|,
name|OPC_negb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|99
block|}
block|,
comment|/* 0100 1100 ddN0 0010 address_dst *** negb address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"negb address_dst(rd)"
block|,
literal|8
block|,
literal|16
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"negb"
block|,
name|OPC_negb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|99
block|}
block|,
comment|/* 1000 1100 dddd 0010 *** negb rbd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"negb rbd"
block|,
literal|8
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"negb"
block|,
name|OPC_negb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|99
block|}
block|,
comment|/* 1000 1101 0000 0111 *** nop */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"nop"
block|,
literal|16
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"nop"
block|,
name|OPC_nop
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|100
block|}
block|,
comment|/* 0000 0101 ssN0 dddd *** or rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"or rd,@rs"
block|,
literal|16
block|,
literal|7
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"or"
block|,
name|OPC_or
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|101
block|}
block|,
comment|/* 0100 0101 0000 dddd address_src *** or rd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"or rd,address_src"
block|,
literal|16
block|,
literal|9
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"or"
block|,
name|OPC_or
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|101
block|}
block|,
comment|/* 0100 0101 ssN0 dddd address_src *** or rd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"or rd,address_src(rs)"
block|,
literal|16
block|,
literal|10
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"or"
block|,
name|OPC_or
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|101
block|}
block|,
comment|/* 0000 0101 0000 dddd imm16 *** or rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"or rd,imm16"
block|,
literal|16
block|,
literal|7
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"or"
block|,
name|OPC_or
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|101
block|}
block|,
comment|/* 1000 0101 ssss dddd *** or rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"or rd,rs"
block|,
literal|16
block|,
literal|4
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"or"
block|,
name|OPC_or
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|101
block|}
block|,
comment|/* 0000 0100 ssN0 dddd *** orb rbd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"orb rbd,@rs"
block|,
literal|8
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"orb"
block|,
name|OPC_orb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|102
block|}
block|,
comment|/* 0100 0100 0000 dddd address_src *** orb rbd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"orb rbd,address_src"
block|,
literal|8
block|,
literal|9
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"orb"
block|,
name|OPC_orb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|102
block|}
block|,
comment|/* 0100 0100 ssN0 dddd address_src *** orb rbd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"orb rbd,address_src(rs)"
block|,
literal|8
block|,
literal|10
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"orb"
block|,
name|OPC_orb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|102
block|}
block|,
comment|/* 0000 0100 0000 dddd imm8 imm8 *** orb rbd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"orb rbd,imm8"
block|,
literal|8
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"orb"
block|,
name|OPC_orb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|102
block|}
block|,
comment|/* 1000 0100 ssss dddd *** orb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"orb rbd,rbs"
block|,
literal|8
block|,
literal|4
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"orb"
block|,
name|OPC_orb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|102
block|}
block|,
comment|/* 0011 1011 ssN0 1010 0000 aaaa dddd 0000 *** otdr @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"otdr @ro,@rs,ra"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"otdr"
block|,
name|OPC_otdr
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|103
block|}
block|,
comment|/* 0011 1010 ssN0 1010 0000 aaaa dddd 0000 *** otdrb @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"otdrb @ro,@rs,ra"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"otdrb"
block|,
name|OPC_otdrb
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|104
block|}
block|,
comment|/* 0011 1011 ssN0 0010 0000 aaaa dddd 0000 *** otir @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"otir @ro,@rs,ra"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"otir"
block|,
name|OPC_otir
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|105
block|}
block|,
comment|/* 0011 1010 ssN0 0010 0000 aaaa dddd 0000 *** otirb @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"otirb @ro,@rs,ra"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"otirb"
block|,
name|OPC_otirb
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|106
block|}
block|,
comment|/* 0011 1111 dddd ssss *** out @ro,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"out @ro,rs"
block|,
literal|16
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"out"
block|,
name|OPC_out
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|107
block|}
block|,
comment|/* 0011 1011 ssss 0110 imm16 *** out imm16,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"out imm16,rs"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"out"
block|,
name|OPC_out
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|107
block|}
block|,
comment|/* 0011 1110 dddd ssss *** outb @ro,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"outb @ro,rbs"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"outb"
block|,
name|OPC_outb
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|108
block|}
block|,
comment|/* 0011 1010 ssss 0110 imm16 *** outb imm16,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"outb imm16,rbs"
block|,
literal|8
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"outb"
block|,
name|OPC_outb
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|108
block|}
block|,
comment|/* 0011 1011 ssN0 1010 0000 aaaa dddd 1000 *** outd @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"outd @ro,@rs,ra"
block|,
literal|16
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"outd"
block|,
name|OPC_outd
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|109
block|}
block|,
comment|/* 0011 1010 ssN0 1010 0000 aaaa dddd 1000 *** outdb @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"outdb @ro,@rs,ra"
block|,
literal|8
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"outdb"
block|,
name|OPC_outdb
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|110
block|}
block|,
comment|/* 0011 1011 ssN0 0010 0000 aaaa dddd 1000 *** outi @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"outi @ro,@rs,ra"
block|,
literal|16
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"outi"
block|,
name|OPC_outi
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|111
block|}
block|,
comment|/* 0011 1010 ssN0 0010 0000 aaaa dddd 1000 *** outib @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"outib @ro,@rs,ra"
block|,
literal|8
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"outib"
block|,
name|OPC_outib
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|112
block|}
block|,
comment|/* 0001 0111 ssN0 ddN0 *** pop @rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"pop @rd,@rs"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"pop"
block|,
name|OPC_pop
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|113
block|}
block|,
comment|/* 0101 0111 ssN0 ddN0 address_dst *** pop address_dst(rd),@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"pop address_dst(rd),@rs"
block|,
literal|16
block|,
literal|16
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"pop"
block|,
name|OPC_pop
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|113
block|}
block|,
comment|/* 0101 0111 ssN0 0000 address_dst *** pop address_dst,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"pop address_dst,@rs"
block|,
literal|16
block|,
literal|16
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"pop"
block|,
name|OPC_pop
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|113
block|}
block|,
comment|/* 1001 0111 ssN0 dddd *** pop rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"pop rd,@rs"
block|,
literal|16
block|,
literal|8
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"pop"
block|,
name|OPC_pop
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|113
block|}
block|,
comment|/* 0001 0101 ssN0 ddN0 *** popl @rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"popl @rd,@rs"
block|,
literal|32
block|,
literal|19
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"popl"
block|,
name|OPC_popl
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|114
block|}
block|,
comment|/* 0101 0101 ssN0 ddN0 address_dst *** popl address_dst(rd),@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"popl address_dst(rd),@rs"
block|,
literal|32
block|,
literal|23
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"popl"
block|,
name|OPC_popl
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|114
block|}
block|,
comment|/* 0101 0101 ssN0 0000 address_dst *** popl address_dst,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"popl address_dst,@rs"
block|,
literal|32
block|,
literal|23
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"popl"
block|,
name|OPC_popl
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|114
block|}
block|,
comment|/* 1001 0101 ssN0 dddd *** popl rrd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"popl rrd,@rs"
block|,
literal|32
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"popl"
block|,
name|OPC_popl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|114
block|}
block|,
comment|/* 0001 0011 ddN0 ssN0 *** push @rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"push @rd,@rs"
block|,
literal|16
block|,
literal|13
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"push"
block|,
name|OPC_push
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|115
block|}
block|,
comment|/* 0101 0011 ddN0 0000 address_src *** push @rd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"push @rd,address_src"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"push"
block|,
name|OPC_push
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|115
block|}
block|,
comment|/* 0101 0011 ddN0 ssN0 address_src *** push @rd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"push @rd,address_src(rs)"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"push"
block|,
name|OPC_push
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|115
block|}
block|,
comment|/* 0000 1101 ddN0 1001 imm16 *** push @rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"push @rd,imm16"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"push"
block|,
name|OPC_push
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|115
block|}
block|,
comment|/* 1001 0011 ddN0 ssss *** push @rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"push @rd,rs"
block|,
literal|16
block|,
literal|9
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"push"
block|,
name|OPC_push
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|115
block|}
block|,
comment|/* 0001 0001 ddN0 ssN0 *** pushl @rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"pushl @rd,@rs"
block|,
literal|32
block|,
literal|20
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"pushl"
block|,
name|OPC_pushl
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|116
block|}
block|,
comment|/* 0101 0001 ddN0 0000 address_src *** pushl @rd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"pushl @rd,address_src"
block|,
literal|32
block|,
literal|21
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"pushl"
block|,
name|OPC_pushl
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|116
block|}
block|,
comment|/* 0101 0001 ddN0 ssN0 address_src *** pushl @rd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"pushl @rd,address_src(rs)"
block|,
literal|32
block|,
literal|21
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"pushl"
block|,
name|OPC_pushl
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|116
block|}
block|,
comment|/* 1001 0001 ddN0 ssss *** pushl @rd,rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"pushl @rd,rrs"
block|,
literal|32
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"pushl"
block|,
name|OPC_pushl
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|116
block|}
block|,
comment|/* 0010 0011 ddN0 imm4 *** res @rd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"res @rd,imm4"
block|,
literal|16
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"res"
block|,
name|OPC_res
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|117
block|}
block|,
comment|/* 0110 0011 ddN0 imm4 address_dst *** res address_dst(rd),imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"res address_dst(rd),imm4"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"res"
block|,
name|OPC_res
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|117
block|}
block|,
comment|/* 0110 0011 0000 imm4 address_dst *** res address_dst,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"res address_dst,imm4"
block|,
literal|16
block|,
literal|13
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"res"
block|,
name|OPC_res
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|117
block|}
block|,
comment|/* 1010 0011 dddd imm4 *** res rd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"res rd,imm4"
block|,
literal|16
block|,
literal|4
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"res"
block|,
name|OPC_res
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|117
block|}
block|,
comment|/* 0010 0011 0000 ssss 0000 dddd 0000 0000 *** res rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"res rd,rs"
block|,
literal|16
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"res"
block|,
name|OPC_res
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|117
block|}
block|,
comment|/* 0010 0010 ddN0 imm4 *** resb @rd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"resb @rd,imm4"
block|,
literal|8
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"resb"
block|,
name|OPC_resb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|118
block|}
block|,
comment|/* 0110 0010 ddN0 imm4 address_dst *** resb address_dst(rd),imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"resb address_dst(rd),imm4"
block|,
literal|8
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"resb"
block|,
name|OPC_resb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|118
block|}
block|,
comment|/* 0110 0010 0000 imm4 address_dst *** resb address_dst,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"resb address_dst,imm4"
block|,
literal|8
block|,
literal|13
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"resb"
block|,
name|OPC_resb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|118
block|}
block|,
comment|/* 1010 0010 dddd imm4 *** resb rbd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"resb rbd,imm4"
block|,
literal|8
block|,
literal|4
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"resb"
block|,
name|OPC_resb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|118
block|}
block|,
comment|/* 0010 0010 0000 ssss 0000 dddd 0000 0000 *** resb rbd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"resb rbd,rs"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"resb"
block|,
name|OPC_resb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|118
block|}
block|,
comment|/* 1000 1101 flags 0011 *** resflg flags */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"resflg flags"
block|,
literal|16
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"resflg"
block|,
name|OPC_resflg
block|,
literal|0
block|,
block|{
name|CLASS_FLAGS
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_FLAGS
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|119
block|}
block|,
comment|/* 1001 1110 0000 cccc *** ret cc */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"ret cc"
block|,
literal|16
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"ret"
block|,
name|OPC_ret
block|,
literal|0
block|,
block|{
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_CC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|120
block|}
block|,
comment|/* 1011 0011 dddd 00I0 *** rl rd,imm1or2 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rl rd,imm1or2"
block|,
literal|16
block|,
literal|6
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"rl"
block|,
name|OPC_rl
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM1OR2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT_1OR2
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|121
block|}
block|,
comment|/* 1011 0010 dddd 00I0 *** rlb rbd,imm1or2 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rlb rbd,imm1or2"
block|,
literal|8
block|,
literal|6
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"rlb"
block|,
name|OPC_rlb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM1OR2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT_1OR2
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|122
block|}
block|,
comment|/* 1011 0011 dddd 10I0 *** rlc rd,imm1or2 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rlc rd,imm1or2"
block|,
literal|16
block|,
literal|6
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"rlc"
block|,
name|OPC_rlc
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM1OR2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT_1OR2
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|123
block|}
block|,
comment|/* 1011 0010 dddd 10I0 *** rlcb rbd,imm1or2 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rlcb rbd,imm1or2"
block|,
literal|8
block|,
literal|9
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"rlcb"
block|,
name|OPC_rlcb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM1OR2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT_1OR2
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|124
block|}
block|,
comment|/* 1011 1110 aaaa bbbb *** rldb rbb,rba */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rldb rbb,rba"
block|,
literal|8
block|,
literal|9
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"rldb"
block|,
name|OPC_rldb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RB
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|125
block|}
block|,
comment|/* 1011 0011 dddd 01I0 *** rr rd,imm1or2 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rr rd,imm1or2"
block|,
literal|16
block|,
literal|6
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"rr"
block|,
name|OPC_rr
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM1OR2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT_1OR2
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|126
block|}
block|,
comment|/* 1011 0010 dddd 01I0 *** rrb rbd,imm1or2 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rrb rbd,imm1or2"
block|,
literal|8
block|,
literal|6
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"rrb"
block|,
name|OPC_rrb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM1OR2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT_1OR2
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|127
block|}
block|,
comment|/* 1011 0011 dddd 11I0 *** rrc rd,imm1or2 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rrc rd,imm1or2"
block|,
literal|16
block|,
literal|6
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"rrc"
block|,
name|OPC_rrc
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM1OR2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT_1OR2
operator|+
literal|0xc
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|128
block|}
block|,
comment|/* 1011 0010 dddd 11I0 *** rrcb rbd,imm1or2 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rrcb rbd,imm1or2"
block|,
literal|8
block|,
literal|9
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"rrcb"
block|,
name|OPC_rrcb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM1OR2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT_1OR2
operator|+
literal|0xc
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|129
block|}
block|,
comment|/* 1011 1100 aaaa bbbb *** rrdb rbb,rba */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rrdb rbb,rba"
block|,
literal|8
block|,
literal|9
block|,
literal|0x10
block|,
endif|#
directive|endif
literal|"rrdb"
block|,
name|OPC_rrdb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RB
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|130
block|}
block|,
comment|/* 0011 0110 imm8 *** rsvd36 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rsvd36"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"rsvd36"
block|,
name|OPC_rsvd36
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|131
block|}
block|,
comment|/* 0011 1000 imm8 *** rsvd38 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rsvd38"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"rsvd38"
block|,
name|OPC_rsvd38
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|132
block|}
block|,
comment|/* 0111 1000 imm8 *** rsvd78 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rsvd78"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"rsvd78"
block|,
name|OPC_rsvd78
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|133
block|}
block|,
comment|/* 0111 1110 imm8 *** rsvd7e */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rsvd7e"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"rsvd7e"
block|,
name|OPC_rsvd7e
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|134
block|}
block|,
comment|/* 1001 1101 imm8 *** rsvd9d */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rsvd9d"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"rsvd9d"
block|,
name|OPC_rsvd9d
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|135
block|}
block|,
comment|/* 1001 1111 imm8 *** rsvd9f */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rsvd9f"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"rsvd9f"
block|,
name|OPC_rsvd9f
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|136
block|}
block|,
comment|/* 1011 1001 imm8 *** rsvdb9 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rsvdb9"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"rsvdb9"
block|,
name|OPC_rsvdb9
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|137
block|}
block|,
comment|/* 1011 1111 imm8 *** rsvdbf */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"rsvdbf"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"rsvdbf"
block|,
name|OPC_rsvdbf
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|138
block|}
block|,
comment|/* 1011 0111 ssss dddd *** sbc rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sbc rd,rs"
block|,
literal|16
block|,
literal|5
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sbc"
block|,
name|OPC_sbc
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|139
block|}
block|,
comment|/* 1011 0110 ssss dddd *** sbcb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sbcb rbd,rbs"
block|,
literal|8
block|,
literal|5
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"sbcb"
block|,
name|OPC_sbcb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|140
block|}
block|,
comment|/* 0111 1111 imm8 *** sc imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sc imm8"
block|,
literal|8
block|,
literal|33
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"sc"
block|,
name|OPC_sc
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|141
block|}
block|,
comment|/* 1011 0011 dddd 1011 0000 ssss 0000 0000 *** sda rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sda rd,rs"
block|,
literal|16
block|,
literal|15
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sda"
block|,
name|OPC_sda
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|142
block|}
block|,
comment|/* 1011 0010 dddd 1011 0000 ssss 0000 0000 *** sdab rbd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sdab rbd,rs"
block|,
literal|8
block|,
literal|15
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sdab"
block|,
name|OPC_sdab
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|143
block|}
block|,
comment|/* 1011 0011 dddd 1111 0000 ssss 0000 0000 *** sdal rrd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sdal rrd,rs"
block|,
literal|32
block|,
literal|15
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sdal"
block|,
name|OPC_sdal
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|144
block|}
block|,
comment|/* 1011 0011 dddd 0011 0000 ssss 0000 0000 *** sdl rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sdl rd,rs"
block|,
literal|16
block|,
literal|15
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"sdl"
block|,
name|OPC_sdl
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|145
block|}
block|,
comment|/* 1011 0010 dddd 0011 0000 ssss 0000 0000 *** sdlb rbd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sdlb rbd,rs"
block|,
literal|8
block|,
literal|15
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"sdlb"
block|,
name|OPC_sdlb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|146
block|}
block|,
comment|/* 1011 0011 dddd 0111 0000 ssss 0000 0000 *** sdll rrd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sdll rrd,rs"
block|,
literal|32
block|,
literal|15
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"sdll"
block|,
name|OPC_sdll
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|147
block|}
block|,
comment|/* 0010 0101 ddN0 imm4 *** set @rd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"set @rd,imm4"
block|,
literal|16
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"set"
block|,
name|OPC_set
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|148
block|}
block|,
comment|/* 0110 0101 ddN0 imm4 address_dst *** set address_dst(rd),imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"set address_dst(rd),imm4"
block|,
literal|16
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"set"
block|,
name|OPC_set
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|148
block|}
block|,
comment|/* 0110 0101 0000 imm4 address_dst *** set address_dst,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"set address_dst,imm4"
block|,
literal|16
block|,
literal|13
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"set"
block|,
name|OPC_set
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|148
block|}
block|,
comment|/* 1010 0101 dddd imm4 *** set rd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"set rd,imm4"
block|,
literal|16
block|,
literal|4
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"set"
block|,
name|OPC_set
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|148
block|}
block|,
comment|/* 0010 0101 0000 ssss 0000 dddd 0000 0000 *** set rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"set rd,rs"
block|,
literal|16
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"set"
block|,
name|OPC_set
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|148
block|}
block|,
comment|/* 0010 0100 ddN0 imm4 *** setb @rd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"setb @rd,imm4"
block|,
literal|8
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"setb"
block|,
name|OPC_setb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|149
block|}
block|,
comment|/* 0110 0100 ddN0 imm4 address_dst *** setb address_dst(rd),imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"setb address_dst(rd),imm4"
block|,
literal|8
block|,
literal|14
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"setb"
block|,
name|OPC_setb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|149
block|}
block|,
comment|/* 0110 0100 0000 imm4 address_dst *** setb address_dst,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"setb address_dst,imm4"
block|,
literal|8
block|,
literal|13
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"setb"
block|,
name|OPC_setb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|149
block|}
block|,
comment|/* 1010 0100 dddd imm4 *** setb rbd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"setb rbd,imm4"
block|,
literal|8
block|,
literal|4
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"setb"
block|,
name|OPC_setb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|149
block|}
block|,
comment|/* 0010 0100 0000 ssss 0000 dddd 0000 0000 *** setb rbd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"setb rbd,rs"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"setb"
block|,
name|OPC_setb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|149
block|}
block|,
comment|/* 1000 1101 flags 0001 *** setflg flags */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"setflg flags"
block|,
literal|16
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"setflg"
block|,
name|OPC_setflg
block|,
literal|0
block|,
block|{
name|CLASS_FLAGS
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_FLAGS
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|150
block|}
block|,
comment|/* 0011 1011 dddd 0101 imm16 *** sin rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sin rd,imm16"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"sin"
block|,
name|OPC_sin
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|151
block|}
block|,
comment|/* 0011 1010 dddd 0101 imm16 *** sinb rbd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sinb rbd,imm16"
block|,
literal|8
block|,
literal|10
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"sinb"
block|,
name|OPC_sinb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|152
block|}
block|,
comment|/* 0011 1011 ssss 1001 0000 aaaa ddN0 1000 *** sind @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sind @rd,@ri,ra"
block|,
literal|16
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sind"
block|,
name|OPC_sind
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|153
block|}
block|,
comment|/* 0011 1010 ssss 1001 0000 aaaa ddN0 1000 *** sindb @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sindb @rd,@ri,ra"
block|,
literal|8
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sindb"
block|,
name|OPC_sindb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|154
block|}
block|,
comment|/* 0011 1011 ssss 1001 0000 aaaa ddN0 0000 *** sindr @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sindr @rd,@ri,ra"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sindr"
block|,
name|OPC_sindr
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|155
block|}
block|,
comment|/* 0011 1010 ssss 1001 0000 aaaa ddN0 0000 *** sindrb @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sindrb @rd,@ri,ra"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sindrb"
block|,
name|OPC_sindrb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|156
block|}
block|,
comment|/* 0011 1011 ssss 0001 0000 aaaa ddN0 1000 *** sini @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sini @rd,@ri,ra"
block|,
literal|16
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sini"
block|,
name|OPC_sini
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|157
block|}
block|,
comment|/* 0011 1010 ssss 0001 0000 aaaa ddN0 1000 *** sinib @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sinib @rd,@ri,ra"
block|,
literal|8
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sinib"
block|,
name|OPC_sinib
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|158
block|}
block|,
comment|/* 0011 1011 ssss 0001 0000 aaaa ddN0 0000 *** sinir @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sinir @rd,@ri,ra"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sinir"
block|,
name|OPC_sinir
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|159
block|}
block|,
comment|/* 0011 1010 ssss 0001 0000 aaaa ddN0 0000 *** sinirb @rd,@ri,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sinirb @rd,@ri,ra"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sinirb"
block|,
name|OPC_sinirb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IRO
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|160
block|}
block|,
comment|/* 1011 0011 dddd 1001 0000 0000 imm8 *** sla rd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sla rd,imm8"
block|,
literal|16
block|,
literal|13
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sla"
block|,
name|OPC_sla
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|161
block|}
block|,
comment|/* 1011 0010 dddd 1001 iiii iiii 0000 imm4 *** slab rbd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"slab rbd,imm4"
block|,
literal|8
block|,
literal|13
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"slab"
block|,
name|OPC_slab
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_IGNORE
block|,
name|CLASS_IGNORE
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|162
block|}
block|,
comment|/* 1011 0011 dddd 1101 0000 0000 imm8 *** slal rrd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"slal rrd,imm8"
block|,
literal|32
block|,
literal|13
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"slal"
block|,
name|OPC_slal
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|163
block|}
block|,
comment|/* 1011 0011 dddd 0001 0000 0000 imm8 *** sll rd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sll rd,imm8"
block|,
literal|16
block|,
literal|13
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"sll"
block|,
name|OPC_sll
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|164
block|}
block|,
comment|/* 1011 0010 dddd 0001 iiii iiii 0000 imm4 *** sllb rbd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sllb rbd,imm4"
block|,
literal|8
block|,
literal|13
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"sllb"
block|,
name|OPC_sllb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_IGNORE
block|,
name|CLASS_IGNORE
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|165
block|}
block|,
comment|/* 1011 0011 dddd 0101 0000 0000 imm8 *** slll rrd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"slll rrd,imm8"
block|,
literal|32
block|,
literal|13
block|,
literal|0x38
block|,
endif|#
directive|endif
literal|"slll"
block|,
name|OPC_slll
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|166
block|}
block|,
comment|/* 0011 1011 ssN0 1011 0000 aaaa dddd 0000 *** sotdr @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sotdr @ro,@rs,ra"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sotdr"
block|,
name|OPC_sotdr
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|167
block|}
block|,
comment|/* 0011 1010 ssN0 1011 0000 aaaa dddd 0000 *** sotdrb @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sotdrb @ro,@rs,ra"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sotdrb"
block|,
name|OPC_sotdrb
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|168
block|}
block|,
comment|/* 0011 1011 ssN0 0011 0000 aaaa dddd 0000 *** sotir @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sotir @ro,@rs,ra"
block|,
literal|16
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sotir"
block|,
name|OPC_sotir
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|169
block|}
block|,
comment|/* 0011 1010 ssN0 0011 0000 aaaa dddd 0000 *** sotirb @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sotirb @ro,@rs,ra"
block|,
literal|8
block|,
literal|11
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"sotirb"
block|,
name|OPC_sotirb
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|170
block|}
block|,
comment|/* 0011 1011 ssss 0110 imm16 *** sout imm16,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sout imm16,rs"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"sout"
block|,
name|OPC_sout
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|171
block|}
block|,
comment|/* 0011 1010 ssss 0110 imm16 *** soutb imm16,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"soutb imm16,rbs"
block|,
literal|8
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"soutb"
block|,
name|OPC_soutb
block|,
literal|0
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|172
block|}
block|,
comment|/* 0011 1011 ssN0 1011 0000 aaaa dddd 1000 *** soutd @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"soutd @ro,@rs,ra"
block|,
literal|16
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"soutd"
block|,
name|OPC_soutd
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|173
block|}
block|,
comment|/* 0011 1010 ssN0 1011 0000 aaaa dddd 1000 *** soutdb @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"soutdb @ro,@rs,ra"
block|,
literal|8
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"soutdb"
block|,
name|OPC_soutdb
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|174
block|}
block|,
comment|/* 0011 1011 ssN0 0011 0000 aaaa dddd 1000 *** souti @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"souti @ro,@rs,ra"
block|,
literal|16
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"souti"
block|,
name|OPC_souti
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|175
block|}
block|,
comment|/* 0011 1010 ssN0 0011 0000 aaaa dddd 1000 *** soutib @ro,@rs,ra */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"soutib @ro,@rs,ra"
block|,
literal|8
block|,
literal|21
block|,
literal|0x04
block|,
endif|#
directive|endif
literal|"soutib"
block|,
name|OPC_soutib
block|,
literal|0
block|,
block|{
name|CLASS_IRO
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|176
block|}
block|,
comment|/* 1011 0011 dddd 1001 1111 1111 nim8 *** sra rd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sra rd,imm8"
block|,
literal|16
block|,
literal|13
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sra"
block|,
name|OPC_sra
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|177
block|}
block|,
comment|/* 1011 0010 dddd 1001 iiii iiii 1111 nim4 *** srab rbd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"srab rbd,imm4"
block|,
literal|8
block|,
literal|13
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"srab"
block|,
name|OPC_srab
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_IGNORE
block|,
name|CLASS_IGNORE
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM4
operator|)
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|178
block|}
block|,
comment|/* 1011 0011 dddd 1101 1111 1111 nim8 *** sral rrd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sral rrd,imm8"
block|,
literal|32
block|,
literal|13
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sral"
block|,
name|OPC_sral
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|179
block|}
block|,
comment|/* 1011 0011 dddd 0001 1111 1111 nim8 *** srl rd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"srl rd,imm8"
block|,
literal|16
block|,
literal|13
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"srl"
block|,
name|OPC_srl
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|180
block|}
block|,
comment|/* 1011 0010 dddd 0001 iiii iiii 1111 nim4 *** srlb rbd,imm4 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"srlb rbd,imm4"
block|,
literal|8
block|,
literal|13
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"srlb"
block|,
name|OPC_srlb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_IGNORE
block|,
name|CLASS_IGNORE
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM4
operator|)
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|181
block|}
block|,
comment|/* 1011 0011 dddd 0101 1111 1111 nim8 *** srll rrd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"srll rrd,imm8"
block|,
literal|32
block|,
literal|13
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"srll"
block|,
name|OPC_srll
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|182
block|}
block|,
comment|/* 0000 0011 ssN0 dddd *** sub rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sub rd,@rs"
block|,
literal|16
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sub"
block|,
name|OPC_sub
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|183
block|}
block|,
comment|/* 0100 0011 0000 dddd address_src *** sub rd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sub rd,address_src"
block|,
literal|16
block|,
literal|9
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sub"
block|,
name|OPC_sub
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|183
block|}
block|,
comment|/* 0100 0011 ssN0 dddd address_src *** sub rd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sub rd,address_src(rs)"
block|,
literal|16
block|,
literal|10
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sub"
block|,
name|OPC_sub
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|183
block|}
block|,
comment|/* 0000 0011 0000 dddd imm16 *** sub rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sub rd,imm16"
block|,
literal|16
block|,
literal|7
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sub"
block|,
name|OPC_sub
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|183
block|}
block|,
comment|/* 1000 0011 ssss dddd *** sub rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"sub rd,rs"
block|,
literal|16
block|,
literal|4
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"sub"
block|,
name|OPC_sub
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|183
block|}
block|,
comment|/* 0000 0010 ssN0 dddd *** subb rbd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"subb rbd,@rs"
block|,
literal|8
block|,
literal|7
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"subb"
block|,
name|OPC_subb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|184
block|}
block|,
comment|/* 0100 0010 0000 dddd address_src *** subb rbd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"subb rbd,address_src"
block|,
literal|8
block|,
literal|9
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"subb"
block|,
name|OPC_subb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|184
block|}
block|,
comment|/* 0100 0010 ssN0 dddd address_src *** subb rbd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"subb rbd,address_src(rs)"
block|,
literal|8
block|,
literal|10
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"subb"
block|,
name|OPC_subb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|184
block|}
block|,
comment|/* 0000 0010 0000 dddd imm8 imm8 *** subb rbd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"subb rbd,imm8"
block|,
literal|8
block|,
literal|7
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"subb"
block|,
name|OPC_subb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|184
block|}
block|,
comment|/* 1000 0010 ssss dddd *** subb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"subb rbd,rbs"
block|,
literal|8
block|,
literal|4
block|,
literal|0x3f
block|,
endif|#
directive|endif
literal|"subb"
block|,
name|OPC_subb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|184
block|}
block|,
comment|/* 0001 0010 ssN0 dddd *** subl rrd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"subl rrd,@rs"
block|,
literal|32
block|,
literal|14
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"subl"
block|,
name|OPC_subl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|185
block|}
block|,
comment|/* 0101 0010 0000 dddd address_src *** subl rrd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"subl rrd,address_src"
block|,
literal|32
block|,
literal|15
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"subl"
block|,
name|OPC_subl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|185
block|}
block|,
comment|/* 0101 0010 ssN0 dddd address_src *** subl rrd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"subl rrd,address_src(rs)"
block|,
literal|32
block|,
literal|16
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"subl"
block|,
name|OPC_subl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|185
block|}
block|,
comment|/* 0001 0010 0000 dddd imm32 *** subl rrd,imm32 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"subl rrd,imm32"
block|,
literal|32
block|,
literal|14
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"subl"
block|,
name|OPC_subl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|185
block|}
block|,
comment|/* 1001 0010 ssss dddd *** subl rrd,rrs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"subl rrd,rrs"
block|,
literal|32
block|,
literal|8
block|,
literal|0x3c
block|,
endif|#
directive|endif
literal|"subl"
block|,
name|OPC_subl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|185
block|}
block|,
comment|/* 1010 1111 dddd cccc *** tcc cc,rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"tcc cc,rd"
block|,
literal|16
block|,
literal|5
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"tcc"
block|,
name|OPC_tcc
block|,
literal|0
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0xf
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|186
block|}
block|,
comment|/* 1010 1110 dddd cccc *** tccb cc,rbd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"tccb cc,rbd"
block|,
literal|8
block|,
literal|5
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"tccb"
block|,
name|OPC_tccb
block|,
literal|0
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|187
block|}
block|,
comment|/* 0000 1101 ddN0 0100 *** test @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"test @rd"
block|,
literal|16
block|,
literal|8
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"test"
block|,
name|OPC_test
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|188
block|}
block|,
comment|/* 0100 1101 0000 0100 address_dst *** test address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"test address_dst"
block|,
literal|16
block|,
literal|11
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"test"
block|,
name|OPC_test
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|188
block|}
block|,
comment|/* 0100 1101 ddN0 0100 address_dst *** test address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"test address_dst(rd)"
block|,
literal|16
block|,
literal|12
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"test"
block|,
name|OPC_test
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|188
block|}
block|,
comment|/* 1000 1101 dddd 0100 *** test rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"test rd"
block|,
literal|16
block|,
literal|7
block|,
literal|0x00
block|,
endif|#
directive|endif
literal|"test"
block|,
name|OPC_test
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|188
block|}
block|,
comment|/* 0000 1100 ddN0 0100 *** testb @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"testb @rd"
block|,
literal|8
block|,
literal|8
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"testb"
block|,
name|OPC_testb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|189
block|}
block|,
comment|/* 0100 1100 0000 0100 address_dst *** testb address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"testb address_dst"
block|,
literal|8
block|,
literal|11
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"testb"
block|,
name|OPC_testb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|189
block|}
block|,
comment|/* 0100 1100 ddN0 0100 address_dst *** testb address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"testb address_dst(rd)"
block|,
literal|8
block|,
literal|12
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"testb"
block|,
name|OPC_testb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|189
block|}
block|,
comment|/* 1000 1100 dddd 0100 *** testb rbd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"testb rbd"
block|,
literal|8
block|,
literal|7
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"testb"
block|,
name|OPC_testb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|189
block|}
block|,
comment|/* 0001 1100 ddN0 1000 *** testl @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"testl @rd"
block|,
literal|32
block|,
literal|13
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"testl"
block|,
name|OPC_testl
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|190
block|}
block|,
comment|/* 0101 1100 0000 1000 address_dst *** testl address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"testl address_dst"
block|,
literal|32
block|,
literal|16
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"testl"
block|,
name|OPC_testl
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|190
block|}
block|,
comment|/* 0101 1100 ddN0 1000 address_dst *** testl address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"testl address_dst(rd)"
block|,
literal|32
block|,
literal|17
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"testl"
block|,
name|OPC_testl
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|190
block|}
block|,
comment|/* 1001 1100 dddd 1000 *** testl rrd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"testl rrd"
block|,
literal|32
block|,
literal|13
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"testl"
block|,
name|OPC_testl
block|,
literal|0
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|190
block|}
block|,
comment|/* 1011 1000 ddN0 1000 0000 aaaa ssN0 0000 *** trdb @rd,@rs,rba */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"trdb @rd,@rs,rba"
block|,
literal|8
block|,
literal|25
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"trdb"
block|,
name|OPC_trdb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|191
block|}
block|,
comment|/* 1011 1000 ddN0 1100 0000 aaaa ssN0 0000 *** trdrb @rd,@rs,rba */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"trdrb @rd,@rs,rba"
block|,
literal|8
block|,
literal|25
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"trdrb"
block|,
name|OPC_trdrb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|192
block|}
block|,
comment|/* 1011 1000 ddN0 0000 0000 rrrr ssN0 0000 *** trib @rd,@rs,rbr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"trib @rd,@rs,rbr"
block|,
literal|8
block|,
literal|25
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"trib"
block|,
name|OPC_trib
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|193
block|}
block|,
comment|/* 1011 1000 ddN0 0100 0000 rrrr ssN0 0000 *** trirb @rd,@rs,rbr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"trirb @rd,@rs,rbr"
block|,
literal|8
block|,
literal|25
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"trirb"
block|,
name|OPC_trirb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|194
block|}
block|,
comment|/* 1011 1000 aaN0 1010 0000 rrrr bbN0 0000 *** trtdb @ra,@rb,rbr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"trtdb @ra,@rb,rbr"
block|,
literal|8
block|,
literal|25
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"trtdb"
block|,
name|OPC_trtdb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|195
block|}
block|,
comment|/* 1011 1000 aaN0 1110 0000 rrrr bbN0 1110 *** trtdrb @ra,@rb,rbr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"trtdrb @ra,@rb,rbr"
block|,
literal|8
block|,
literal|25
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"trtdrb"
block|,
name|OPC_trtdrb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|196
block|}
block|,
comment|/* 1011 1000 aaN0 0010 0000 rrrr bbN0 0000 *** trtib @ra,@rb,rbr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"trtib @ra,@rb,rbr"
block|,
literal|8
block|,
literal|25
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"trtib"
block|,
name|OPC_trtib
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|197
block|}
block|,
comment|/* 1011 1000 aaN0 0110 0000 rrrr bbN0 1110 *** trtirb @ra,@rb,rbr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"trtirb @ra,@rb,rbr"
block|,
literal|8
block|,
literal|25
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"trtirb"
block|,
name|OPC_trtirb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xe
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|198
block|}
block|,
comment|/* 1011 1000 aaN0 1010 0000 rrrr bbN0 0000 *** trtrb @ra,@rb,rbr */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"trtrb @ra,@rb,rbr"
block|,
literal|8
block|,
literal|25
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"trtrb"
block|,
name|OPC_trtrb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0xb
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0xa
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|199
block|}
block|,
comment|/* 0000 1101 ddN0 0110 *** tset @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"tset @rd"
block|,
literal|16
block|,
literal|11
block|,
literal|0x08
block|,
endif|#
directive|endif
literal|"tset"
block|,
name|OPC_tset
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|200
block|}
block|,
comment|/* 0100 1101 0000 0110 address_dst *** tset address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"tset address_dst"
block|,
literal|16
block|,
literal|14
block|,
literal|0x08
block|,
endif|#
directive|endif
literal|"tset"
block|,
name|OPC_tset
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|200
block|}
block|,
comment|/* 0100 1101 ddN0 0110 address_dst *** tset address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"tset address_dst(rd)"
block|,
literal|16
block|,
literal|15
block|,
literal|0x08
block|,
endif|#
directive|endif
literal|"tset"
block|,
name|OPC_tset
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|200
block|}
block|,
comment|/* 1000 1101 dddd 0110 *** tset rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"tset rd"
block|,
literal|16
block|,
literal|7
block|,
literal|0x08
block|,
endif|#
directive|endif
literal|"tset"
block|,
name|OPC_tset
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xd
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|200
block|}
block|,
comment|/* 0000 1100 ddN0 0110 *** tsetb @rd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"tsetb @rd"
block|,
literal|8
block|,
literal|11
block|,
literal|0x08
block|,
endif|#
directive|endif
literal|"tsetb"
block|,
name|OPC_tsetb
block|,
literal|0
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|201
block|}
block|,
comment|/* 0100 1100 0000 0110 address_dst *** tsetb address_dst */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"tsetb address_dst"
block|,
literal|8
block|,
literal|14
block|,
literal|0x08
block|,
endif|#
directive|endif
literal|"tsetb"
block|,
name|OPC_tsetb
block|,
literal|0
block|,
block|{
name|CLASS_DA
operator|+
operator|(
name|ARG_DST
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|201
block|}
block|,
comment|/* 0100 1100 ddN0 0110 address_dst *** tsetb address_dst(rd) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"tsetb address_dst(rd)"
block|,
literal|8
block|,
literal|15
block|,
literal|0x08
block|,
endif|#
directive|endif
literal|"tsetb"
block|,
name|OPC_tsetb
block|,
literal|0
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_DST
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|201
block|}
block|,
comment|/* 1000 1100 dddd 0110 *** tsetb rbd */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"tsetb rbd"
block|,
literal|8
block|,
literal|7
block|,
literal|0x08
block|,
endif|#
directive|endif
literal|"tsetb"
block|,
name|OPC_tsetb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0xc
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|201
block|}
block|,
comment|/* 0000 1001 ssN0 dddd *** xor rd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xor rd,@rs"
block|,
literal|16
block|,
literal|7
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"xor"
block|,
name|OPC_xor
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|202
block|}
block|,
comment|/* 0100 1001 0000 dddd address_src *** xor rd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xor rd,address_src"
block|,
literal|16
block|,
literal|9
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"xor"
block|,
name|OPC_xor
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|202
block|}
block|,
comment|/* 0100 1001 ssN0 dddd address_src *** xor rd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xor rd,address_src(rs)"
block|,
literal|16
block|,
literal|10
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"xor"
block|,
name|OPC_xor
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|202
block|}
block|,
comment|/* 0000 1001 0000 dddd imm16 *** xor rd,imm16 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xor rd,imm16"
block|,
literal|16
block|,
literal|7
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"xor"
block|,
name|OPC_xor
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|202
block|}
block|,
comment|/* 1000 1001 ssss dddd *** xor rd,rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xor rd,rs"
block|,
literal|16
block|,
literal|4
block|,
literal|0x18
block|,
endif|#
directive|endif
literal|"xor"
block|,
name|OPC_xor
block|,
literal|0
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|202
block|}
block|,
comment|/* 0000 1000 ssN0 dddd *** xorb rbd,@rs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xorb rbd,@rs"
block|,
literal|8
block|,
literal|7
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"xorb"
block|,
name|OPC_xorb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|203
block|}
block|,
comment|/* 0100 1000 0000 dddd address_src *** xorb rbd,address_src */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xorb rbd,address_src"
block|,
literal|8
block|,
literal|9
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"xorb"
block|,
name|OPC_xorb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
operator|+
operator|(
name|ARG_SRC
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|203
block|}
block|,
comment|/* 0100 1000 ssN0 dddd address_src *** xorb rbd,address_src(rs) */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xorb rbd,address_src(rs)"
block|,
literal|8
block|,
literal|10
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"xorb"
block|,
name|OPC_xorb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
operator|+
operator|(
name|ARG_SRC
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|203
block|}
block|,
comment|/* 0000 1000 0000 dddd imm8 imm8 *** xorb rbd,imm8 */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xorb rbd,imm8"
block|,
literal|8
block|,
literal|7
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"xorb"
block|,
name|OPC_xorb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|203
block|}
block|,
comment|/* 1000 1000 ssss dddd *** xorb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xorb rbd,rbs"
block|,
literal|8
block|,
literal|4
block|,
literal|0x1c
block|,
endif|#
directive|endif
literal|"xorb"
block|,
name|OPC_xorb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|203
block|}
block|,
comment|/* 1000 1000 ssss dddd *** xorb rbd,rbs */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
literal|"xorb rbd,rbs"
block|,
literal|8
block|,
literal|4
block|,
literal|0x01
block|,
endif|#
directive|endif
literal|"xorb"
block|,
name|OPC_xorb
block|,
literal|0
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|203
block|}
block|,
comment|/* end marker */
block|{
ifdef|#
directive|ifdef
name|NICENAMES
name|NULL
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
endif|#
directive|endif
name|NULL
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

end_unit

