<brICk>
    <projectName>FG miniasic</projectName>
    <projectShortName>fg_miniasic</projectShortName>
    <libraries>
        <library name="UMC_18_CMOS" path="$BRICK_DIR/resources/u18/artist6.1/UMC_18_CMOS"></library>
        <library name="UMC_18_CMOS_FAR" path="$BRICK_DIR/resources/u18/artist6.1/UMC_18_CMOS_FAR"></library>
        <library name="analogLib" path="$CDSDIR/tools/dfII/etc/cdslib/artist/analogLib"></library>
        <library name="basic" path="$CDSDIR/tools/dfII/etc/cdslib/basic"></library>
        <library name="cdsDefTechLib" path="$CDSDIR/tools/dfII/etc/cdsDefTechLib"></library>
        <library name="connectLib" path="$IUS_DIR/tools/affirma_ams/etc/connect_lib/connectLib"></library>
        <library name="ieee" path="$IUS_DIR/tools/inca/files/IEEE"></library>
        <library name="std" path="$IUS_DIR/tools/inca/files/STD"></library>
        <library name="synopsys" path="$IUS_DIR/tools/inca/files/SYNOPSYS"></library>
        <library name="fsa0a_c_t33_analogesd_io" path="$BRICK_DIR/resources/fsa0a_c_t33_analogesd_io/BackEnd/OA/fsa0a_c_t33_analogesd_io"></library>
        <library name="fsa0a_c_io" path="$BRICK_DIR/resources/fsa0a_c_io/BackEnd/OA/fsa0a_c_io"></library>
        <library name="global" path="$BRICK_DIR/components/mccfc/units/global/cdslib/global"></library>
        <library name="fc_iopads" path="$BRICK_DIR/components/mccfc/units/fc_iopads/cdslib/fc_iopads"></library>
        <library name="fc_serial_l1" path="$BRICK_DIR/components/mccfc/units/fc_serial_l1/cdslib/fc_serial_l1"></library>
        <library name="fc_floating_gate" path="$BRICK_DIR/components/mccfc/units/fc_floating_gate/cdslib/fc_floating_gate"></library>
        <library name="tb_fc_floating_gate" path="$BRICK_DIR/components/mccfc/units/fc_floating_gate/cdslib/tb_fc_floating_gate"></library>
        <library name="fc_anncore" path="$BRICK_DIR/components/mccfc/units/fc_anncore/cdslib/fc_anncore"></library>
        <library name="fc_denmem" path="$BRICK_DIR/components/mccfc/units/fc_denmem/cdslib/fc_denmem"></library>
        <library name="fc_opamp" path="$BRICK_DIR/components/mccfc/units/fc_opamp/cdslib/fc_opamp"></library>
        <library name="tb_fc_opamp" path="$BRICK_DIR/components/mccfc/units/fc_opamp/cdslib/tb_fc_opamp"></library>
        <library name="fc_bond_pads" path="$BRICK_DIR/components/mccfc/units/fc_bond_pads/cdslib/fc_bond_pads"></library>
        <library name="miniasic_esd" path="$BRICK_DIR/components/ncf-hicann-fc/units/miniasic_esd/cdslib/miniasic_esd"></library>
        <library name="fc_diffclk_in" path="$BRICK_DIR/components/ncf-hicann/units/fc_diffclk_in/cdslib/fc_diffclk_in"></library>
        <library name="Top_pins_signoff" path="$BRICK_DIR/components/mccfc/units/top/signoff/cdslib/Top_pins_signoff"></library>
        <library name="Top_pins_streamin" path="$BRICK_DIR/components/mccfc/units/top/signoff/cdslib/Top_pins_streamin"></library>
    </libraries>
    <tasks>
        <step class="abstract">
            <analib>UMC_18_CMOS</analib>
            <techlib>UMC_18_CMOS_FAR</techlib>
            <cell name="fc_anncore_pins" lib="fc_anncore">
                <cellBaseDir>components/mccfc/units/fc_anncore/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_anncore.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="hicann_outamp_top" lib="fc_opamp">
                <cellBaseDir>components/ncf-hicann-fc/units/fc_opamp/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_opamp.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="fc_repeater_block_left" lib="fc_serial_l1">
                <cellBaseDir>components/ncf-hicann-fc/units/fc_serial_l1/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_serial_l1.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="pad_corner" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genGDS">
                </subStep>
            </cell>
            <cell name="analog_IO" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="vpp1_pad" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="vpp2_pad" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="vdd_esd" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="vdda_pad" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="vdd25_pad" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="gnd_pad_2" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="gnd_pad_noclamp" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="gnda_pad_noclamp" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="digital_pad" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="digital_out" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
            <cell name="diff_clk_pad" lib="fc_bond_pads">
                <cellBaseDir>components/mccfc/units/fc_bond_pads/abstract</cellBaseDir>
                <subStep name="genLEF">
                    <skillScript>scripts/fc_bond_pads.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                    <pincapFile>timing/diff_clk_pad_pincap.txt</pincapFile>
                </subStep>
                <subStep name="genDB">
                </subStep>
                <subStep name="genGDS">
                </subStep>
                <subStep name="genCDL">
                </subStep>
            </cell>
        </step>
        <!--
        <step class="rc">
            <stepBaseDir>components/mccfc/units/top/rtl2gds/rtl_compiler</stepBaseDir>
            <subStep name="compile">
                <TCLscript>scripts/Top_pins.rtl.tcl</TCLscript>
                <outputFile>Top_pins.v</outputFile>
                <after>genLIB</after>
            </subStep>
        </step>
        -->
        <step class="dc">
            <stepBaseDir>components/mccfc/units/top/rtl2gds/dc_shell</stepBaseDir>
            <subStep name="compile">
                <TCLscript>scripts/Top_pins.dc.tcl</TCLscript>
                <outputFile>Top_pins.v,Top_pins.sdf</outputFile>
                <after>genLIB</after>
            </subStep>
        </step>
        <step class="encounter">
            <stepBaseDir>components/mccfc/units/top/rtl2gds/encounter</stepBaseDir>
            <subStep name="bind">
                <TCLscript>scripts/bind.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_bind.enc</outputFile>
            </subStep>
            <subStep name="floorplan">
                <TCLscript>scripts/floorplan.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_floorplan.enc</outputFile>
                <after>bind</after>
            </subStep>
            <subStep name="place">
                <TCLscript>scripts/place.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_place.enc</outputFile>
                <after>floorplan</after>
            </subStep>
            <subStep name="preCTS">
                <TCLscript>scripts/prects.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_prects.enc</outputFile>
                <after>place</after>
            </subStep>
            <subStep name="CTS">
                <TCLscript>scripts/cts.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_cts.enc</outputFile>
                <after>preCTS</after>
            </subStep>
            <subStep name="postCTS">
                <TCLscript>scripts/postcts.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_postcts.enc</outputFile>
                <after>CTS</after>
            </subStep>
            <subStep name="route">
                <TCLscript>scripts/route.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_route.enc</outputFile>
                <after>postCTS</after>
            </subStep>
            <subStep name="postroute">
                <TCLscript>scripts/postroute.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_postroute.enc</outputFile>
                <after>route</after>
            </subStep>
            <subStep name="final">
                <TCLscript>scripts/final.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_final.enc</outputFile>
                <after>postroute</after>
            </subStep>
            <subStep name="prepare_export">
                <TCLscript>scripts/prepare_export.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins.gds,
                    results/encounter/Top_pins.phys.v,
                    results/encounter/Top_pins.v,
                    results/encounter/Top_pins.sdc,
                    results/encounter/Top_pins_RCTYP.spef.gz,
                    results/encounter/Top_pins_RCBEST.spef.gz,
                    results/encounter/Top_pins_RCWORST.spef.gz,
                </outputFile>
                <after>final</after>
            </subStep>
        </step>
        <step class="signoff">
            <stepBaseDir>components/mccfc/units/top/signoff</stepBaseDir>
            <subStep name="streamin">
                <inputFile>results/encounter/Top_pins.gds</inputFile>
                <layermap>resources/u18/artist6.1/UMC_18_CMOS/UMC_18_CMOS.layermap</layermap>
                <streamIn lib="Top_pins_streamin" cell="Top_pins"></streamIn>
            </subStep>
            <subStep name="streamout">
                <outputFile>results/signoff/Top_pins_signoff.gds</outputFile>
                <layermap>components/ncf-hicann-fc/units/fc_bond_pads/df2/output/UMC_18_CMOS.layermap.modified</layermap>
                <streamOut lib="Top_pins_signoff" cell="Top_pins"></streamOut>
            </subStep>
            <subStep name="drc">
                <rulefile>calibre/rules/drc.rules</rulefile>
                <outputFile>drc/Top_pins.drc.results</outputFile>
            </subStep>
            <subStep name="lvs_netlist">
                <sourceNetlist>results/encounter/Top_pins.phys.v</sourceNetlist>
                <verilogPrimlib>
                     $CURRENT_RUNDIR/results/abstract/fc_serial_l1/fc_repeater_block_left_functional.v,
                     $CURRENT_RUNDIR/results/abstract/fc_opamp/hicann_outamp_top_functional.v,
                     $CURRENT_RUNDIR/results/abstract/fc_anncore/fc_anncore_pins_functional.v
                </verilogPrimlib>
                <includeNetlists>
                     $BRICK_DIR/resources/fsa0m_a_sc/BackEnd/lvs/fsa0m_a_generic_core_mpg.spi,
                     $BRICK_DIR/resources/fsa0a_c_io/BackEnd/lvs/fsa0a_c_io_mpg.spi,
                     $BRICK_DIR/resources/fsa0a_c_t33_analogesd_io/BackEnd/lvs/fsa0a_c_t33_analogesd_io_mpg.spi,
                     $BRICK_DIR/resources/sram_lib/SY180_16X49X1CM4/SY180_16X49X1CM4.siz,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/diff_clk_pad.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_anncore/fc_anncore_pins.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/digital_out.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/digital_pad.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/analog_IO.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/vdd_esd.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/vdda_pad.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/vdd25_pad.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/vpp1_pad.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/vpp2_pad.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/gnd_pad_2.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/gnd_pad_noclamp.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_bond_pads/gnda_pad_noclamp.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_opamp/hicann_outamp_top.cdl,
                     $CURRENT_RUNDIR/results/abstract/fc_serial_l1/fc_repeater_block_left.cdl,
                </includeNetlists>
                <includeVNetlists>
                </includeVNetlists>
                <outputFile>lvs_netlist/Top_pins.src.net</outputFile>
            </subStep>
            <subStep name="lvs">
                <rulefile>calibre/rules/lvs.rules</rulefile>
                <hcellsFile>calibre/rules/hcells.lst</hcellsFile>
                <netlist>lvs_netlist/Top_pins.layout.net</netlist>
                <outputFile>lvs/svdb</outputFile>
            </subStep>
            <subStep name="primetime">
                <corners>typ,max,min</corners>
                <spefFile>results/encounter/Top_pins_RCTYP.spef.gz,
                    results/encounter/Top_pins_RCWORST.spef.gz,
                    results/encounter/Top_pins_RCBEST.spef.gz
                </spefFile>
                <TCLscript>primetime/scripts/run_single.tcl</TCLscript>
                <outputFile>
                    results/signoff/primetime/Top_pins.typ.sdf.gz,
                    results/signoff/primetime/Top_pins.max.sdf.gz,
                    results/signoff/primetime/Top_pins.min.sdf.gz,
                </outputFile>
            </subStep>
        </step>
    </tasks>
    <tests>
        <sources>
            <group name="testbench">
                components/mccfc/units/top/source/tb/tb_top.sv,
                components/mccfc/units/top/source/tb/tb_spl1.sv,
                components/ncf-hicann/units/verification_control/source/behavioral/systemc/verification_control.v,
                components/ncf-hicann/units/hicann_top/source/tb/verilog/dnc_model.v,
                components/ncf-hicann/units/hicann_top/source/tb/verilog/dnc_control.v,
            </group>
            <group name="tud_ipdev">
                resources/tud_ipdev/hicann_tx1rx1_ddr_lvds_if/source/rtl/verilog/hicann_tx1rx1_ddr_lvds_if.v,
                resources/tud_ipdev/tx1rx1_ddr_lvds_if/source/rtl/verilog/tx1rx1_ddr_lvds_if.v,
                resources/tud_ipdev/current_bias_tx1rx1/source/rtl/verilog/current_bias_tx1rx1.v,
                resources/tud_ipdev/fc_ghzpll/source/behavioral/verilog/*.v,
                resources/tud_ipdev/ddr_lvds_if/source/rtl/verilog/*.v,
                resources/tud_ipdev/tx1rx1_ddr_lvds_if/source/rtl/verilog/clk_speed_detect.v,
                resources/tud_ipdev/tx1rx1_ddr_lvds_if/source/rtl/verilog/tx1rx1_bondpads.v,
                resources/tud_ipdev/fc_faradaypads/source/behavioral/verilog/fc_faradaypads.v,
                resources/tud_ipdev/fc_bondpads/source/behavioral/verilog/BONDPAD.v,
                resources/tud_ipdev/reset_syn_rx/source/rtl/verilog/reset_syn_rx.v,
                resources/tud_ipdev/current_bias_ctrl/source/rtl/verilog/current_bias_ctrl.v,
                resources/tud_ipdev/shift_reg/source/rtl/verilog/shift_reg.v,
                resources/tud_ipdev/fc_current_bias/source/behavioral/verilog/fc_current_bias_tx1rx1.v,
                resources/tud_ipdev/fc_current_bias/source/behavioral/verilog/Cal_Current_Ref.v,
                resources/tud_ipdev/supply_ddr_lvds_if/source/rtl/verilog/supply_ddr_lvds_if.v,
                resources/tud_ipdev/delay_switch/source/rtl/verilog/delay_switch.v,
                resources/tud_ipdev/fc_clkmux/source/behavioral/verilog/*.v,
                resources/tud_ipdev/fc_lvdspads/source/behavioral/verilog/*.v,
                resources/tud_ipdev/fc_serdes/source/behavioral/verilog/*.v,
                resources/tud_ipdev/sample_register/source/rtl/verilog/sample_register.v,
                resources/tud_ipdev/des_mux_sync/source/rtl/verilog/*.v

            </group>
            <!--
            $CURRENT_RUNDIR/results/abstract/fc_opamp/hicann_outamp_top_functional.v,
            -->
            <group name="testbenchC">
                components/hicann-system/units/stage2_hal/source/s2_types.cpp,
                components/hicann-system/units/stage2_hal/source/s2comm.cpp,
                components/hicann-system/units/stage2_hal/source/s2c_tcpip.cpp,
                components/hicann-system/units/stage2_hal/source/s2c_jtagphys.cpp,
                components/hicann-system/units/stage2_hal/source/s2c_jtagphys_fpga.cpp,
                components/hicann-system/units/stage2_hal/source/s2c_jtagphys_full.cpp,
                components/hicann-system/units/stage2_hal/source/s2c_jtagphys_2fpga.cpp,
                components/hicann-system/units/stage2_hal/source/ctrlmod.cpp,
                components/hicann-system/units/stage2_hal/source/synapse_control.cpp,
                components/hicann-system/units/stage2_hal/source/l1switch_control.cpp,
                components/hicann-system/units/stage2_hal/source/spl1_control.cpp,
                components/hicann-system/units/stage2_hal/source/fg_control.cpp,
                components/hicann-system/units/stage2_hal/source/s2ctrl.cpp,
                components/hicann-system/units/stage2_hal/source/hicann_ctrl.cpp,
                components/hicann-system/units/stage2_hal/source/neuronbuilder_control.cpp,
                components/hicann-system/units/stage2_hal/source/neuron_control.cpp,
                components/hicann-system/units/stage2_hal/source/fpga_control.cpp,
                components/hicann-system/units/stage2_hal/source/dnc_control.cpp,
                components/hicann-system/units/stage2_hal/source/syn_trans.cpp,
                components/hicann-system/units/jtag_lib/source/jtag_cmdbase.cpp,
                components/hicann-system/units/stage2_conf/source/stage2_conf_noXerces.cpp,
                components/hicann-system/units/stage2_hal/source/repeater_control.cpp,
                components/hicann-system/units/hicann_test/source/tmag_fpga_i2c.cpp,
                components/hicann-system/units/hicann_test/source/tmag_p_plltest_multi.cpp,
                components/hicann-system/units/hicann_test/source/tmag_switchramtest.cpp,
                components/hicann-system/units/hicann_test/source/tmjs_repeater.cpp,
                components/hicann-system/units/hicann_test/source/tmsubmcc_repeater.cpp,
                components/hicann-system/units/hicann_test/source/tmjs_stdpctrl.cpp,
                components/hicann-system/units/hicann_test/source/tmsm_stdpctrl.cpp,
                components/hicann-system/units/hicann_test/source/tmjs_neuronmem.cpp,
                components/hicann-system/units/hicann_test/source/tmsubmcc_neuronmem.cpp,
                components/hicann-system/units/hicann_test/source/tmsubm2_stdpctrl.cpp,
                components/hicann-system/units/hicann_test/source/tm_fgzero.cpp,
                components/hicann-system/units/hicann_test/source/tm_singleneuron.cpp,
                components/hicann-system/units/hicann_test/source/tm_fgkeithley.cpp,
                components/hicann-system/units/hicann_test/source/tm_fgrowinc.cpp,
                components/hicann-system/units/hicann_test/source/tmsm_neuronout.cpp,
                components/hicann-system/units/hicann_test/source/tmsm_fg.cpp,
                components/hicann-system/units/hicann_test/source/tmsm_fgfunctional.cpp,
                components/hicann-system/units/hicann_test/source/tmsm_neuronsynin.cpp,
                components/hicann-system/units/hicann_test/source/tmah_spl1.cpp,
                components/hicann-system/units/hicann_test/source/tmag_hcinit.cpp,
                components/hicann-system/units/hicann_test/source/tm_fgkeithleymean.cpp,
                components/hicann-system/units/hicann_test/source/tm_l2init.cpp,
                components/hicann-system/units/hicann_test/source/tm_iboardv2.cpp,
                components/hicann-system/units/hicann_test/source/tmag_l2onrep.cpp,
                components/hicann-system/units/hicann_test/source/tm_neuron.cpp,
                components/hicann-system/units/hicann_test/source/tm_neuronctrl.cpp,
                components/hicann-system/units/hicann_test/source/tm_neuronctrlv2.cpp,
                components/hicann-system/units/hicann_test/source/tm_empty.cpp,
                components/hicann-system/units/hicann_test/source/tmsf_stdpctrl.cpp,
                components/symap2ic/src/logging/logger.cpp,
                components/ncf-hicann/units/verification_control/source/behavioral/systemc/verification_control.cpp,
                components/hicann-system/units/stage2_hal/source/s2c_dncif.cpp,
                components/hicann-system/units/stage2_hal/source/s2c_jtag.cpp,
                components/hicann-system/units/arq/source/timer.cpp,
                components/hicann-system/units/arq/source/nullstream.cpp,
                components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/testcase.cpp
            </group>
            <group name="toplevel_syn">
                netlist_tmp/Top_pins.v,
                netlist_tmp/Top_pins.sdf,
            </group>
            <group name="toplevel_enc">
                netlist_tmp/encounter/Top_pins.v,
                netlist_tmp/encounter/Top_pins.typ.sdf.gz,
            </group>
            <group name="toplevel">
                components/mccfc/units/top/source/rtl/Top.sv,
                components/mccfc/units/top/source/rtl/Top_pins.sv,
                components/mccfc/units/top/source/rtl/padring.sv,
                components/mccfc/units/top/source/rtl/l1_if.sv,
                components/mccfc/units/top/source/rtl/top_pin_analog_if.sv,
                components/mccfc/units/top/source/rtl/top_pin_digital_if.sv,
                components/mccfc/units/top/source/rtl/dnc_if_mcc.sv,
            </group>
            <group name="verilog_sources_simonly">
                 resources/sram_lib/SY180_16X49X1CM4/SY180_16X49X1CM4.v,
                 components/ncf-hicann/units/hicann_top/source/tb/verilog/passt_gnd_model.v,
                 components/ncf-hicann/units/fc_ws_iopads/source/behavioral/verilog/fc_ws_iopads.v,
                 components/ncf-hicann/units/dnc_if/source/rtl/verilog/no_x_gen_sim.v,
                 resources/fsa0a_c_io/FrontEnd/verilog/fsa0a_c_io_supply.v,
                 resources/fsa0a_c_io/FrontEnd/verilog/fsa0a_c_io.lib.src,
                 resources/fsa0m_a_sc/FrontEnd/verilog/fsa0m_a_generic_core_30.lib.src,
                 resources/fsa0a_c_t33_analogesd_io/FrontEnd/verilog/fsa0a_c_t33_analogesd_io_30.lib.src,
                 resources/fsa0a_c_t33_analogesd_io/FrontEnd/verilog/fsa0a_c_t33_analogesd_io_supply.v,
            </group>
            <group name="verilog_lib_files">
                 $SYNOPSYS/dw/sim_ver/DW_fifo_s1_sf.v,
                 $SYNOPSYS/dw/sim_ver/DW_fifo_s2_sf.v,
                 $SYNOPSYS/dw/sim_ver/DW_fifoctl_s1_sf.v,
                 $SYNOPSYS/dw/sim_ver/DW_fifoctl_s2_sf.v,
                 $SYNOPSYS/dw/sim_ver/DW_ram_r_w_s_dff.v,
                 $SYNOPSYS/dw/sim_ver/DW01_cmp6.v,
                 $SYNOPSYS/dw/sim_ver/DW_ram_2r_w_a_lat.v
            </group>
            <group name="packages">
                components/ncf-hicann/units/hicann_top/source/hicann_pkg.sv,
            </group>
            <group name="hicannCtrl">
                components/ncf-hicann/units/hicann_top/source/ocp.svh,
                components/ncf-hicann/units/hicann_top/source/chipctrl.sv,
                components/ncf-hicann/units/hicann_top/source/clockgen.sv,
                components/ncf-hicann/units/hicann_top/source/linktagid.sv,
                components/ncf-hicann/units/hicann_top/source/linktagid_pipe.sv,
                components/ncf-hicann/units/hicann_top/source/tagidfifo.sv,
                components/ncf-hicann/units/hicann_top/source/smfifoadapter.sv,
                components/ncf-hicann/units/hicann_top/source/fifoadaptermux.sv,
                components/ncf-hicann/units/hicann_top/source/hicannbus.sv,
                components/ncf-hicann/units/hicann_top/source/busmux1.sv,
                components/ncf-hicann/units/hicann_top/source/busmux2.sv,
                components/ncf-hicann/units/hicann_top/source/busmux4.sv,
                components/ncf-hicann/units/hicann_top/source/busmux8.sv,
                components/ncf-hicann/units/hicann_top/source/l1switchctrl.sv,
                components/ncf-hicann/units/hicann_top/source/repeaterctrl.sv,
                components/ncf-hicann/units/hicann_top/source/neuronctrl.sv,
                components/ncf-hicann/units/hicann_top/source/neuronbuilder.sv,
                components/ncf-hicann/units/hicann_top/source/sramctrl.sv,
                components/ncf-hicann/units/hicann_top/source/sramctrl_blmux.sv,
                components/ncf-hicann/units/hicann_top/source/wsl1_repeater_wrap.v,
                components/ncf-hicann/units/hicann_top/source/wsl1_repeater_spl1_wrap.v,
                components/ncf-hicann/units/jtag_top/source/rtl/systemverilog/jtag_hicann.sv,
                components/ncf-hicann/units/jtag_top/source/rtl/verilog/jtag_to_hicann_sync.v,
                components/ncf-hicann/units/jtag_top/source/rtl/verilog/hicann_to_jtag_sync.v,
                components/ncf-hicann/units/jtag_top/source/rtl/verilog/feedback_sync2.v,
                components/ncf-hicann/units/jtag_top/source/rtl/verilog/hold_reg_clk_fast.v,
                components/ncf-hicann/units/jtag_top/source/rtl/verilog/data_reg_clk_slow.v,
                components/ncf-hicann/units/jtag_top/source/rtl/verilog/jtag_tap_fsm.v,
                components/ncf-hicann/units/jtag_top/source/rtl/verilog/tdo_switch.v,
                components/ncf-hicann/units/jtag_top/source/rtl/verilog/custom_test_logic_hicann.v,
                components/ncf-hicann/units/dnc_if/source/rtl/systemverilog/dncif_cfg_ctrl.sv,
                components/ncf-hicann/units/dnc_if/source/rtl/systemverilog/dnc_if_config.sv,
                components/ncf-hicann/units/dnc_if/source/rtl/systemverilog/dnc_rx_ocp_gen.sv,
                components/ncf-hicann/units/dnc_if/source/rtl/systemverilog/dnc_tx_ocp_gen.sv,
                components/ncf-hicann/units/stdp_v2/source/stdp_v2_pkg.sv,
                components/ncf-hicann/units/stdp_v2/source/slice_ctrl.sv,
                components/ncf-hicann/units/stdp_v2/source/weight_update.sv,
                components/ncf-hicann/units/stdp_v2/source/auto_update.sv,
                components/ncf-hicann/units/stdp_v2/source/syndrv_trans.sv,
                components/ncf-hicann/units/stdp_v2/source/stdpctrl2.sv,
                components/ncf-hicann/units/fgateCtrl/source/FG_RAM.sv,
                components/ncf-hicann/units/fgateCtrl/source/fgateCtrlSlave.sv,
                components/ncf-hicann/units/fgateCtrl/source/fgateCtrl.sv,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_rx_data.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/dc_bal_mux.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/dec_lut_6b5b.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/link_sts_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/dec_10_8_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/dec_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_tx_data.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_rst_set.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_reset_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/data_test_mux.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/crc_unit.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/decoder_10_8.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/enc_lut_5b6b.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_rx_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_sts.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/link_init.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/enc_lut_3b4b.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/proto_link_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_data.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/link_control.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/enc_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/enc_10_8_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/coding_10_8_unit.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/link_rx_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/dec_lut_4b3b.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/hicann_link_ctrl_top.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/crc_vector.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/link_tx_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_rst_tx.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/hicann_link_channel.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/crc_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_rx_cmd.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_ctrl.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/encoder_10_8.v,
                components/ncf-hicann/units/link_ctrl_top/source/rtl/verilog/protocol_tx_ctrl.v,
                components/ncf-hicann/units/async_fifo/source/rtl/verilog/async_fifo.v,
                components/ncf-hicann/units/async_fifo/source/rtl/verilog/fifomem.v,
                components/ncf-hicann/units/async_fifo/source/rtl/verilog/rptr_empty_ctrl.v,
                components/ncf-hicann/units/async_fifo/source/rtl/verilog/sync_r2w.v,
                components/ncf-hicann/units/async_fifo/source/rtl/verilog/sync_w2r.v,
                components/ncf-hicann/units/async_fifo/source/rtl/verilog/wptr_full_ctrl.v,
                components/ncf-hicann/units/l1tol2_if/source/rtl/verilog/l1tol2_if.v,
                components/ncf-hicann/units/l1tol2_if/source/rtl/verilog/fifomem_sync.v,
                components/ncf-hicann/units/l1tol2_if/source/rtl/verilog/l1ev_ctrl.v,
                components/ncf-hicann/units/l1tol2_if/source/rtl/verilog/l1ev_gen.v,
                components/ncf-hicann/units/l1tol2_if/source/rtl/verilog/l2ev_tx_ctrl.v,
                components/ncf-hicann/units/l1tol2_if/source/rtl/verilog/rptr_empty_ctrl_sync.v,
                components/ncf-hicann/units/l1tol2_if/source/rtl/verilog/sync_fifo_l1.v,
                components/ncf-hicann/units/l1tol2_if/source/rtl/verilog/wptr_full_ctrl_sync.v,
                components/ncf-hicann/units/l2tol1_if/source/rtl/verilog/l2tol1_if.v,
                components/ncf-hicann/units/l2tol1_if/source/rtl/verilog/l1event_ctrl.v,
                components/ncf-hicann/units/l2tol1_if/source/rtl/verilog/l2packet_ctrl.v,
                components/ncf-hicann/units/dnc_if/source/rtl/verilog/hicann_reset_syn.v,
                components/ncf-hicann/units/dnc_if/source/rtl/verilog/feedback_sync_2ocp.v,
            </group>
            <!--
                components/ncf-hicann/units/dnc_if/source/rtl/systemverilog/spl1_config.sv,
                components/ncf-hicann/units/dnc_if/source/rtl/systemverilog/spl1.sv,
                components/ncf-hicann/units/dnc_if/source/rtl/verilog/no_x_gen.v,
                components/ncf-hicann/units/dnc_if/source/rtl/verilog/dnc_if_control.v,
                components/ncf-hicann/units/dnc_if/source/rtl/verilog/dnc_tx_packet_control.v,
                components/ncf-hicann/units/dnc_if/source/rtl/verilog/feedback_sync_2ocp.v,
                components/ncf-hicann/units/dnc_if/source/rtl/verilog/hicann_half_speed_sync.v,
                components/ncf-hicann/units/dnc_if/source/rtl/verilog/test_ctrl_top.v,
                components/ncf-hicann/units/dnc_if/source/rtl/verilog/hicann_systime_count.v,
                components/ncf-hicann/units/dnc_if/source/rtl/verilog/linkclk2fclk_sync.v,
                -->
            <group name="macros">
                components/mccfc/units/top/source/tb/digital_pad_functional.v,
                components/mccfc/units/top/source/tb/digital_out_functional.v,
                components/mccfc/units/top/source/tb/analog_IO_functional.v,
                components/mccfc/units/top/source/tb/vdd_esd_functional.v,
                components/mccfc/units/top/source/tb/gnd_pad_2_functional.v,
                components/ncf-hicann/units/hicann_top/source/tb/fc_repeater_blocks.v,
                components/mccfc/units/top/source/tb/fc_anncore.sv,
                components/ncf-hicann/units/hicann_top/source/tb/fc_sram.sv,
                components/ncf-hicann/units/hicann_top/source/tb/fc_synarray.sv,
                components/ncf-hicann/units/hicann_top/source/tb/fg_behav.sv,
                components/ncf-hicann/resources/fc_verilog/hicann_outamp_top.v,
                components/mccfc/units/top/source/tb/diff_clk_pad_behav.v,
            </group>
            <!--
            components/ncf-hicann/units/arq/source/rtl/vhdl/SY180_16X49X1CM4.vhd,
            -->
            <group name="arq">
                components/ncf-hicann/units/arq/source/rtl/vhdl/toolkit.vhd,
                components/ncf-hicann/units/arq/source/rtl/vhdl/packet_tinypacket.vhd,
                components/ncf-hicann/units/arq/source/rtl/vhdl/arq.vhd,
                components/ncf-hicann/units/arq/source/rtl/vhdl/packet_buffer_vlsi.vhd,
                components/ncf-hicann/units/arq/source/rtl/vhdl/duplex_tinypacket.vhd,
                components/ncf-hicann/units/arq/source/rtl/vhdl/arqtop.vhd,
            </group>
        </sources>
        <searchpaths>
            components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/,
            components/ncf-hicann/units/dnc_if/source/rtl/systemverilog/,
            components/ncf-hicann/units/dnc_if/source/rtl/verilog/,
            components/ncf-hicann/units/arq/source/rtl/vhdl/,
            components/ncf-hicann/units/hicann_top/source/,
            components/mccfc/units/top/source/tb/,
            components/mccfc/units/top/source/rtl/,
            components/ncf-hicann/units/fgateCtrl/source/,
            components/ncf-hicann/units/verification_control/source/behavioral/systemc,
            components/ncf-hicann/units/hicann_top/genheader,
            components/symap2ic/src/logging/,
            components/hicann-system/global_src/systemc,
            components/hicann-system/units/stage2_hal/source,
            components/hicann-system/units/stage2_conf/source/,
            components/hicann-system/units/hicann_test/source/,
            components/hicann-system/units/measure/source/,
            components/hicann-system/units/jtag_lib/source/,
            components/hicann-system/units/arq/source,
        </searchpaths>
        <!--
            /usr/local/boost_1.40/include/,
            /usr/local/xerces_310/include/
            -->
        <testcases>
            <testcase name="top_rtl_tc0">
                <sources name="rtl">packages,hicannCtrl,testbench,toplevel,arq,macros,verilog_lib_files,verilog_sources_simonly</sources>
                <sources name="systemC">testbenchC</sources>
                <option tool="NCVLOG" mode="rtl">-use5x,-errormax,1,-64bit,-DEFINE,NCSIM</option>
                <option tool="NCVLOG" mode="mixed-signal">-use5x,-errormax,1,-64bit,-DEFINE,NCSIM_MIXED</option>
                <option tool="NCVHDL" mode="rtl">-v93,-smartorder</option>
                <option tool="NCVHDL" mode="mixed-signal">-v93,-smartorder</option>
                <option tool="NCVLOG_SV" mode="rtl">-use5x,-errormax,1,-64bit,-linedebug,-sv,-DEFINE,NCSIM</option>
                <option tool="NCVLOG_SV" mode="mixed-signal">-use5x,-errormax,1,-64bit,-linedebug,-sv,-DEFINE,NCSIM_MIXED</option>
                <option tool="NCVLOG_VAMS" mode="rtl">-use5x,-errormax,1,-64bit,-ams,-DEFINE,NCSIM</option>
                <option tool="NCVLOG_VAMS" mode="mixed-signal">-use5x,-errormax,1,-64bit,-ams,-DEFINE,NCSIM_MIXED</option>
                <option tool="NCELAB" mode="rtl">
                    tb_top,
                    -NO_TCHK_XGEN, -notimingchecks,
                    -access, +rwc,
                    -timescale, 1ns/10ps,
                    -loadsc, ./libncsc_model.so,
                    -maxdelays,-64bit,
                </option>
                <option tool="NCELAB" mode="mixed-signal">
                    tb_top,
                    -NO_TCHK_XGEN, -notimingchecks,
                    -access, +rwc,
                    -timescale, 1ns/10ps,
                    -loadsc, libncsc_model.so,
                    -maxdelays,-64bit,
                    cds_globals,
                    -modelpath,"/cad/libs/tsmc/oa/models/include.scs(ttall)",
                    -discipline,logic,
                    -amsconnrules, ConnRules_12V_full_fast, ConnRules_12V_full_fast, -iereport,
                    -amsfastspice,
                    <!--
        #            '-disres', 'detailed',
        #        '-libverbose',
        -->
                </option>
                <option tool="NCSIM" mode="rtl">
                    tb_top,
                    -licqueue, -gui, -MESSAGES, -64bit,
                    -input, ../components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/scripts/runGUI.tcl
                </option>
                <option tool="NCSIM" mode="mixed-signal">
                    tb_top,
                    -licqueue, -gui, -MESSAGES, -64bit,
                    -analogControl, ../components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/amsControl.scs,
                    -input, ../components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/scripts/runGUI.tcl
                </option>
                <option tool="USELIB_NCSIM" type="CXXFLAGS">-DNCSIM,-DUSE_SCTYPES,-DHICANN_V=2,-DNO_XERCES</option>
                <option tool="USELIB_XERCES" type="LIBPATH">/usr/local/xerces_310/lib/</option>
                <option tool="USELIB_XERCES" type="LIB">xerces-c</option>
                <option tool="USELIB_BOOST" type="INCLUDES">/usr/local/boost_1.40/include</option>
                <option tool="USELIB_BOOST" type="LIBPATH">/usr/local/boost_1.40/lib/</option>
                <option tool="USELIB_BOOST" type="LIB">rt,boost_thread</option>
             </testcase>
             <testcase name="top_netlist_syn">
                <sources name="rtl">packages,testbench,toplevel_syn,macros,verilog_lib_files,verilog_sources_simonly</sources>
                <sources name="systemC">testbenchC</sources>
                <option tool="NCSDFC" mode="rtl">-output,./worklib/Top_pins.sdf.compiled</option>
                <option tool="NCVLOG" mode="rtl">-use5x,-errormax,1,-64bit,-DEFINE,NCSIM,-DEFINE,BACKANNO</option>
                <option tool="NCVLOG" mode="mixed-signal">-use5x,-errormax,1,-64bit,-DEFINE,NCSIM_MIXED</option>
                <option tool="NCVHDL" mode="rtl">-v93,-smartorder</option>
                <option tool="NCVHDL" mode="mixed-signal">-v93,-smartorder</option>
                <option tool="NCVLOG_SV" mode="rtl">-use5x,-errormax,1,-64bit,-linedebug,-sv,-DEFINE,NCSIM</option>
                <option tool="NCVLOG_SV" mode="mixed-signal">-use5x,-errormax,1,-64bit,-linedebug,-sv,-DEFINE,NCSIM_MIXED</option>
                <option tool="NCVLOG_VAMS" mode="rtl">-use5x,-errormax,1,-64bit,-ams,-DEFINE,NCSIM</option>
                <option tool="NCVLOG_VAMS" mode="mixed-signal">-use5x,-errormax,1,-64bit,-ams,-DEFINE,NCSIM_MIXED</option>
                <option tool="NCELAB" mode="rtl">
                    tb_top,
                    -NO_TCHK_XGEN,
                    -access, +rwc,
                    -timescale, 1ns/10ps,
                    -loadsc, ./libncsc_model.so,
                    -maxdelays,-64bit,
                    -sdf_cmd_file,../components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/Top_pins.sdf_cmd,
                </option>
                <option tool="NCELAB" mode="mixed-signal">
                    tb_top,
                    -NO_TCHK_XGEN,
                    -access, +rwc,
                    -timescale, 1ns/10ps,
                    -loadsc, libncsc_model.so,
                    -maxdelays,-64bit,
                    cds_globals,
                    -modelpath,"/cad/libs/tsmc/oa/models/include.scs(ttall)",
                    -discipline,logic,
                    -amsconnrules, ConnRules_12V_full_fast, ConnRules_12V_full_fast, -iereport,
                    -amsfastspice,
                    <!--
        #            '-disres', 'detailed',
        #        '-libverbose',
        -->
                </option>
                <option tool="NCSIM" mode="rtl">
                    tb_top,
                    -licqueue, -gui, -MESSAGES, -64bit,
                    -input, ../components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/scripts/runNetlistSyn.tcl
                </option>
                <option tool="NCSIM" mode="mixed-signal">
                    tb_top,
                    -licqueue, -gui, -MESSAGES, -64bit,
                    -analogControl, ../components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/amsControl.scs,
                    -input, components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/scripts/runGUI.tcl
                </option>
                <option tool="USELIB_NCSIM" type="CXXFLAGS">-DNCSIM,-DUSE_SCTYPES,-DHICANN_V=2,-DNO_XERCES</option>
                <option tool="USELIB_XERCES" type="LIBPATH">/usr/local/xerces_310/lib/</option>
                <option tool="USELIB_XERCES" type="LIB">xerces-c</option>
                <option tool="USELIB_BOOST" type="INCLUDES">/usr/local/boost_1.40/include</option>
                <option tool="USELIB_BOOST" type="LIBPATH">/usr/local/boost_1.40/lib/</option>
                <option tool="USELIB_BOOST" type="LIB">rt,boost_thread</option>
             </testcase>
             <testcase name="top_netlist_enc">
                <sources name="rtl">packages,testbench,toplevel_enc,macros,verilog_lib_files,verilog_sources_simonly</sources>
                <sources name="systemC">testbenchC</sources>
                <option tool="NCSDFC" mode="rtl">-output,./worklib/Top_pins.sdf.compiled</option>
                <option tool="NCVLOG" mode="rtl">-use5x,-errormax,1,-64bit,-DEFINE,NCSIM,-DEFINE,BACKANNO</option>
                <option tool="NCVLOG" mode="mixed-signal">-use5x,-errormax,1,-64bit,-DEFINE,NCSIM_MIXED</option>
                <option tool="NCVHDL" mode="rtl">-v93,-smartorder</option>
                <option tool="NCVHDL" mode="mixed-signal">-v93,-smartorder</option>
                <option tool="NCVLOG_SV" mode="rtl">-use5x,-errormax,1,-64bit,-linedebug,-sv,-DEFINE,NCSIM</option>
                <option tool="NCVLOG_SV" mode="mixed-signal">-use5x,-errormax,1,-64bit,-linedebug,-sv,-DEFINE,NCSIM_MIXED</option>
                <option tool="NCVLOG_VAMS" mode="rtl">-use5x,-errormax,1,-64bit,-ams,-DEFINE,NCSIM</option>
                <option tool="NCVLOG_VAMS" mode="mixed-signal">-use5x,-errormax,1,-64bit,-ams,-DEFINE,NCSIM_MIXED</option>
                <option tool="NCELAB" mode="rtl">
                    tb_top,
                    -NO_TCHK_XGEN,
                    -access, +rwc,
                    -timescale, 1ns/10ps,
                    -loadsc, ./libncsc_model.so,
                    -maxdelays,-64bit,
                    -sdf_cmd_file,../components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/Top_pins.sdf_cmd,
                </option>
                <option tool="NCELAB" mode="mixed-signal">
                    tb_top,
                    -NO_TCHK_XGEN,
                    -access, +rwc,
                    -timescale, 1ns/10ps,
                    -loadsc, libncsc_model.so,
                    -maxdelays,-64bit,
                    cds_globals,
                    -modelpath,"/cad/libs/tsmc/oa/models/include.scs(ttall)",
                    -discipline,logic,
                    -amsconnrules, ConnRules_12V_full_fast, ConnRules_12V_full_fast, -iereport,
                    -amsfastspice,
                    <!--
        #            '-disres', 'detailed',
        #        '-libverbose',
        -->
                </option>
                <option tool="NCSIM" mode="rtl">
                    tb_top,
                    -licqueue, -gui, -MESSAGES, -64bit,
                    -input, ../components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/scripts/runNetlistSyn.tcl
                </option>
                <option tool="NCSIM" mode="mixed-signal">
                    tb_top,
                    -licqueue, -gui, -MESSAGES, -64bit,
                    -analogControl, ../components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/amsControl.scs,
                    -input, components/mccfc/units/top/simulation/ncsim/top_rtl_tc0/scripts/runGUI.tcl
                </option>
                <option tool="USELIB_NCSIM" type="CXXFLAGS">-DNCSIM,-DUSE_SCTYPES,-DHICANN_V=2,-DNO_XERCES</option>
                <option tool="USELIB_XERCES" type="LIBPATH">/usr/local/xerces_310/lib/</option>
                <option tool="USELIB_XERCES" type="LIB">xerces-c</option>
                <option tool="USELIB_BOOST" type="INCLUDES">/usr/local/boost_1.40/include</option>
                <option tool="USELIB_BOOST" type="LIBPATH">/usr/local/boost_1.40/lib/</option>
                <option tool="USELIB_BOOST" type="LIB">rt,boost_thread</option>
             </testcase>

        </testcases>
    </tests>
</brICk>

