

================================================================
== Vivado HLS Report for 'aes'
================================================================
* Date:           Fri May  8 12:34:28 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        aes_runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|       487|          -|          -|     ?|    no    |
        | + Loop 1.1      |  416|  416|        26|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1  |   24|   24|         3|          -|          -|     8|    no    |
        | + Loop 1.2      |   48|   48|         3|          -|          -|    16|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+--------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object| C Type |
+------------------------+-----+-----+---------+--------------+--------+
|s_axi_AXILiteS_AWVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWADDR   |  in |    7|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WVALID   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WREADY   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WDATA    |  in |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WSTRB    |  in |    4|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARADDR   |  in |    7|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RDATA    | out |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
+------------------------+-----+-----+---------+--------------+--------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 30
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond8)
4 --> 
	8  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	4  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / (!exitcond)
	3  / (exitcond)
29 --> 
	30  / true
30 --> 
	28  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: length_read [1/1] 0.00ns
:7  %length_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %length_r)

ST_1: destinationAddress_read [1/1] 0.00ns
:8  %destinationAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %destinationAddress)

ST_1: sourceAddress_read [1/1] 0.00ns
:9  %sourceAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %sourceAddress)

ST_1: sourceAddress_assign [1/1] 0.00ns
:10  %sourceAddress_assign = alloca i32, align 4

ST_1: destinationAddress_assign [1/1] 0.00ns
:11  %destinationAddress_assign = alloca i32, align 4

ST_1: stg_36 [1/1] 0.00ns
:12  store volatile i32 %sourceAddress_read, i32* %sourceAddress_assign, align 4

ST_1: stg_37 [1/1] 0.00ns
:13  store volatile i32 %destinationAddress_read, i32* %destinationAddress_assign, align 4

ST_1: key_local_V [1/1] 0.00ns
:27  %key_local_V = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %key_in_V)


 <State 2>: 1.57ns
ST_2: stg_39 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ddr), !map !7

ST_2: stg_40 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %sourceAddress), !map !13

ST_2: stg_41 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i128* %key_in_V), !map !19

ST_2: stg_42 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %destinationAddress), !map !25

ST_2: stg_43 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_r), !map !29

ST_2: stg_44 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !33

ST_2: stg_45 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_2: stg_46 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecWire(i8* %ddr, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_47 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_48 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_49 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i128* %key_in_V, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_50 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_51 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_52 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_53 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_54 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_55 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i128* %key_in_V, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_56 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: sourceAddressLocal [1/1] 0.00ns
:25  %sourceAddressLocal = load volatile i32* %sourceAddress_assign, align 4

ST_2: destinationAddressLocal [1/1] 0.00ns
:26  %destinationAddressLocal = load volatile i32* %destinationAddress_assign, align 4

ST_2: stg_59 [1/1] 1.57ns
:28  br label %1


 <State 3>: 4.08ns
ST_3: iterations [1/1] 0.00ns
:0  %iterations = phi i32 [ 0, %0 ], [ %iterations_1, %5 ]

ST_3: sourceAddressLocal1 [1/1] 0.00ns
:1  %sourceAddressLocal1 = phi i32 [ %sourceAddressLocal, %0 ], [ %sourceAddressLocal_1, %5 ]

ST_3: destinationAddressLocal1 [1/1] 0.00ns
:2  %destinationAddressLocal1 = phi i32 [ %destinationAddressLocal, %0 ], [ %destinationAddressLocal_1, %5 ]

ST_3: exitcond8 [1/1] 2.52ns
:3  %exitcond8 = icmp eq i32 %iterations, %length_read

ST_3: iterations_1 [1/1] 2.44ns
:4  %iterations_1 = add nsw i32 %iterations, 1

ST_3: stg_65 [1/1] 1.56ns
:5  br i1 %exitcond8, label %6, label %.preheader2

ST_3: stg_66 [1/1] 0.00ns
:0  ret i1 true


 <State 4>: 2.44ns
ST_4: data_V [1/1] 0.00ns
.preheader2:0  %data_V = phi i128 [ 0, %1 ], [ %p_Val2_1, %.preheader ]

ST_4: i [1/1] 0.00ns
.preheader2:1  %i = phi i5 [ 0, %1 ], [ %i_3, %.preheader ]

ST_4: i_cast5 [1/1] 0.00ns
.preheader2:2  %i_cast5 = zext i5 %i to i32

ST_4: exitcond1 [1/1] 1.91ns
.preheader2:3  %exitcond1 = icmp eq i5 %i, -16

ST_4: empty [1/1] 0.00ns
.preheader2:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: i_3 [1/1] 1.72ns
.preheader2:5  %i_3 = add i5 %i, 1

ST_4: stg_73 [1/1] 0.00ns
.preheader2:6  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_4: tmp_1 [1/1] 2.44ns
.preheader.preheader:0  %tmp_1 = add i32 %i_cast5, %sourceAddressLocal1

ST_4: tmp_2 [1/1] 0.00ns
.preheader.preheader:1  %tmp_2 = zext i32 %tmp_1 to i64

ST_4: ddr_addr [1/1] 0.00ns
.preheader.preheader:2  %ddr_addr = getelementptr i8* %ddr, i64 %tmp_2

ST_4: tmp [1/1] 0.00ns
.preheader.preheader:3  %tmp = trunc i5 %i to i4

ST_4: tmp_3 [1/1] 0.00ns
.preheader.preheader:4  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp, i3 0)

ST_4: tmp_4 [1/1] 1.37ns
.preheader.preheader:5  %tmp_4 = xor i7 %tmp_3, -1

ST_4: stg_80 [1/1] 1.56ns
.preheader.preheader:6  br label %.preheader


 <State 5>: 8.75ns
ST_5: p_Val2_1 [1/1] 0.00ns
.preheader:0  %p_Val2_1 = phi i128 [ %data_V, %.preheader.preheader ], [ %data_V_2, %_ifconv ]

ST_5: j [1/1] 0.00ns
.preheader:1  %j = phi i4 [ 0, %.preheader.preheader ], [ %j_1, %_ifconv ]

ST_5: mask [1/1] 0.00ns
.preheader:2  %mask = phi i8 [ -128, %.preheader.preheader ], [ %mask_2, %_ifconv ]

ST_5: j_cast3 [1/1] 0.00ns
.preheader:3  %j_cast3 = zext i4 %j to i7

ST_5: exitcond2 [1/1] 1.88ns
.preheader:4  %exitcond2 = icmp eq i4 %j, -8

ST_5: empty_88 [1/1] 0.00ns
.preheader:5  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_5: j_1 [1/1] 0.80ns
.preheader:6  %j_1 = add i4 %j, 1

ST_5: stg_88 [1/1] 0.00ns
.preheader:7  br i1 %exitcond2, label %.preheader2, label %_ifconv

ST_5: ddr_load_req [2/2] 8.75ns
_ifconv:0  %ddr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %ddr_addr, i32 1)

ST_5: i_assign [1/1] 1.72ns
_ifconv:4  %i_assign = sub i7 %tmp_4, %j_cast3


 <State 6>: 8.75ns
ST_6: ddr_load_req [1/2] 8.75ns
_ifconv:0  %ddr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %ddr_addr, i32 1)

ST_6: ddr_addr_read [1/1] 8.75ns
_ifconv:1  %ddr_addr_read = call i8 @_ssdm_op_Read.m_axi.volatile.i8P(i8* %ddr_addr)


 <State 7>: 4.74ns
ST_7: tmp_6 [1/1] 1.37ns
_ifconv:2  %tmp_6 = and i8 %ddr_addr_read, %mask

ST_7: tmp_7 [1/1] 2.00ns
_ifconv:3  %tmp_7 = icmp eq i8 %tmp_6, 0

ST_7: i_assign_cast [1/1] 0.00ns
_ifconv:5  %i_assign_cast = zext i7 %i_assign to i32

ST_7: p_Result_2 [1/1] 0.00ns
_ifconv:6  %p_Result_2 = call i128 @llvm.part.set.i128.i32(i128 %p_Val2_1, i32 1, i32 %i_assign_cast, i32 %i_assign_cast) nounwind

ST_7: data_V_2 [1/1] 1.37ns
_ifconv:7  %data_V_2 = select i1 %tmp_7, i128 %p_Val2_1, i128 %p_Result_2

ST_7: mask_1 [1/1] 0.00ns
_ifconv:8  %mask_1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %mask, i32 1, i32 7)

ST_7: mask_2 [1/1] 0.00ns
_ifconv:9  %mask_2 = zext i7 %mask_1 to i8

ST_7: stg_100 [1/1] 0.00ns
_ifconv:10  br label %.preheader


 <State 8>: 1.37ns
ST_8: encrypted_data_V [20/20] 1.37ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 9>: 7.87ns
ST_9: encrypted_data_V [19/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 10>: 7.87ns
ST_10: encrypted_data_V [18/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 11>: 7.87ns
ST_11: encrypted_data_V [17/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 12>: 7.87ns
ST_12: encrypted_data_V [16/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 13>: 7.87ns
ST_13: encrypted_data_V [15/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 14>: 7.87ns
ST_14: encrypted_data_V [14/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 15>: 7.87ns
ST_15: encrypted_data_V [13/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 16>: 7.87ns
ST_16: encrypted_data_V [12/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 17>: 7.87ns
ST_17: encrypted_data_V [11/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 18>: 7.87ns
ST_18: encrypted_data_V [10/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 19>: 7.87ns
ST_19: encrypted_data_V [9/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 20>: 7.87ns
ST_20: encrypted_data_V [8/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 21>: 7.87ns
ST_21: encrypted_data_V [7/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 22>: 7.87ns
ST_22: encrypted_data_V [6/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 23>: 7.87ns
ST_23: encrypted_data_V [5/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 24>: 7.87ns
ST_24: encrypted_data_V [4/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 25>: 7.87ns
ST_25: encrypted_data_V [3/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 26>: 7.87ns
ST_26: encrypted_data_V [2/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)


 <State 27>: 7.87ns
ST_27: encrypted_data_V [1/20] 7.87ns
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

ST_27: stg_121 [1/1] 1.26ns
:1  br label %3


 <State 28>: 2.44ns
ST_28: i_1 [1/1] 0.00ns
:0  %i_1 = phi i5 [ 0, %2 ], [ %i_2, %4 ]

ST_28: i_1_cast2 [1/1] 0.00ns
:1  %i_1_cast2 = zext i5 %i_1 to i32

ST_28: exitcond [1/1] 1.91ns
:2  %exitcond = icmp eq i5 %i_1, -16

ST_28: empty_89 [1/1] 0.00ns
:3  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_28: i_2 [1/1] 1.72ns
:4  %i_2 = add i5 %i_1, 1

ST_28: stg_127 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %4

ST_28: tmp_325 [1/1] 0.00ns
:0  %tmp_325 = trunc i5 %i_1 to i4

ST_28: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_325, i3 0)

ST_28: Hi_assign [1/1] 1.37ns
:2  %Hi_assign = xor i7 %tmp_8, -1

ST_28: Hi_assign_cast [1/1] 0.00ns
:3  %Hi_assign_cast = zext i7 %Hi_assign to i32

ST_28: Lo_assign [1/1] 1.72ns
:4  %Lo_assign = sub i7 -8, %tmp_8

ST_28: Lo_assign_cast [1/1] 0.00ns
:5  %Lo_assign_cast = zext i7 %Lo_assign to i32

ST_28: p_Result_s [1/1] 0.00ns
:6  %p_Result_s = call i128 @llvm.part.select.i128(i128 %encrypted_data_V, i32 %Lo_assign_cast, i32 %Hi_assign_cast) nounwind

ST_28: current [1/1] 0.00ns
:7  %current = trunc i128 %p_Result_s to i8

ST_28: tmp_s [1/1] 2.44ns
:8  %tmp_s = add i32 %i_1_cast2, %destinationAddressLocal1

ST_28: tmp_5 [1/1] 0.00ns
:9  %tmp_5 = zext i32 %tmp_s to i64

ST_28: ddr_addr_1 [1/1] 0.00ns
:10  %ddr_addr_1 = getelementptr i8* %ddr, i64 %tmp_5

ST_28: sourceAddressLocal_1 [1/1] 2.44ns
:0  %sourceAddressLocal_1 = add i32 %sourceAddressLocal1, 16

ST_28: destinationAddressLocal_1 [1/1] 2.44ns
:1  %destinationAddressLocal_1 = add i32 %destinationAddressLocal1, 16

ST_28: stg_141 [1/1] 0.00ns
:2  br label %1


 <State 29>: 8.75ns
ST_29: ddr_addr_1_req [1/1] 8.75ns
:11  %ddr_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %ddr_addr_1, i32 1)

ST_29: stg_143 [1/1] 8.75ns
:12  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %ddr_addr_1, i8 %current)

ST_29: ddr_addr_1_resp [2/2] 8.75ns
:13  %ddr_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ddr_addr_1)


 <State 30>: 8.75ns
ST_30: ddr_addr_1_resp [1/2] 8.75ns
:13  %ddr_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ddr_addr_1)

ST_30: stg_146 [1/1] 0.00ns
:14  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
