Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec 31 01:10:35 2021
| Host         : glomet-fixe running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   436 |
|    Minimum number of control sets                        |   436 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1355 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   436 |
| >= 0 to < 4        |    71 |
| >= 4 to < 6        |    66 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    30 |
| >= 14 to < 16      |     3 |
| >= 16              |   190 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             839 |          344 |
| No           | No                    | Yes                    |             213 |           69 |
| No           | Yes                   | No                     |             688 |          274 |
| Yes          | No                    | No                     |            2423 |          627 |
| Yes          | No                    | Yes                    |             126 |           26 |
| Yes          | Yes                   | No                     |            3564 |         1096 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                                                 Enable Signal                                                                                                                                 |                                                                                                                    Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/comp_32_0/U0/res_s_i_2_n_0                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_0                                                                                                                                                                                                | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                        | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_reg_0[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq32_out                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                                                                       |                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                              | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                              | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                              | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                              | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                             | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_29_in                                                                                                                                                                                      | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                             | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                                             | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                             | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_0                                                                                                                                                                                          | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                              | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                                                                                                | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                                               | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                                               | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                         |                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                           |                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                        |                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                      |                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__6_n_0                                                                                                                                                                       | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/control_s_axi_U/ar_hs                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                            | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                            | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/comp_32_0/U0/comp3                                                                                                                                                                                                                                                 | design_1_i/comp_32_0/U0/res_s_i_2_n_0                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/control_s_axi_U/waddr                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq32_out                                                                                                                                                                                  | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/fmul_32ns_32ns_32_4_max_dsp_1_U2/test_scalaire_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                             | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/fmul_32ns_32ns_32_4_max_dsp_1_U2/test_scalaire_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                       | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_29_in                                                                                                                                                                                      | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[6][0]                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                    |                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt[8]_i_1_n_0                                                                                                                                                                            | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/flow_control_loop_pipe_sequential_init_U/i_fu_58                                                                                                                                              |                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                     | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                        | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_0                                                                                                                                                                                             | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                        | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/comp_32_0/U0/comp1[9]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/comp_32_0/U0/res_s_i_2_n_0                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/comp_32_0/U0/comp2                                                                                                                                                                                                                                                 | design_1_i/comp_32_0/U0/res_s_i_2_n_0                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                                                                     | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                     | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                           |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                                | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                                                    | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rdata/full_n_i_1__2_n_0                                                                                                                                                                                             | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                     | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                           |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                     | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                           |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                     | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                           |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                    |                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |                8 |             12 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                        | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                    |                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                          | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                          | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                          | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                          | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                          | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                  | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                  | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                                                   | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                                         | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                            |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                        | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                6 |             19 |         3.17 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                        | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                            | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                3 |             19 |         6.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                            | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                3 |             19 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |               10 |             19 |         1.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                       |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                           | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_reg_2[0]                                                                                                                                                                                        | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                           | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                    |                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                    |                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                    |                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                       |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                                | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                       |                4 |             21 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                       |                4 |             21 |         5.25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                       |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/fmul_32ns_32ns_32_4_max_dsp_1_U2/ce_r                                                                                                                                                         | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/fmul_32ns_32ns_32_4_max_dsp_1_U2/test_scalaire_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                       |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                       |                9 |             22 |         2.44 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq32_out                                                                                                                                                                                  | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                   | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                       |               10 |             26 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                       |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                6 |             26 |         4.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/control_s_axi_U/ar_hs                                                                                                                                                                                                                           | design_1_i/test_scalaire_0/U0/control_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                                  |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                       |                6 |             30 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                        | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                5 |             30 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |               15 |             31 |         2.07 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                5 |             31 |         6.20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |               14 |             31 |         2.21 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                5 |             31 |         6.20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |               16 |             31 |         1.94 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |               17 |             31 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_i_1__3_n_0                                                                                                                                                                                      | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1_n_0                                                                                                                                                                                            | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                           | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                           | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1__1_n_0                                                                                                                                                                                         | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                           | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/ap_CS_fsm_pp0_stage4                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/tmp1_fu_540                                                                                                                                                                                   | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/tmp2_reg_218[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                           | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                         | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                              |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_29_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                   | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                           | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                              |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                         | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                            |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/control_s_axi_U/int_res                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/control_s_axi_U/int_A                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/control_s_axi_U/int_B                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                       |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                       |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rdata/pop9_out                                                                                                                                                                                                      | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                       |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rdata/pop9_out                                                                                                                                                                                                      | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                       |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                       |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                       |               12 |             35 |         2.92 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/pop9_out                                                                                                                                                                                                   | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                5 |             36 |         7.20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                9 |             41 |         4.56 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                                          | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                7 |             41 |         5.86 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                9 |             41 |         4.56 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                       | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                9 |             41 |         4.56 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                                          | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |                7 |             41 |         5.86 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               11 |             43 |         3.91 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/fmul_32ns_32ns_32_4_max_dsp_1_U2/ce_r                                                                                                                                                         |                                                                                                                                                                                                                                                       |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                       |                7 |             50 |         7.14 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |               19 |             56 |         2.95 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             60 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_B_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                      | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |               17 |             62 |         3.65 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_A_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                      | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |               14 |             62 |         4.43 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/fmul_32ns_32ns_32_4_max_dsp_1_U2/ce                                                                                                                                                           |                                                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/fadd_32ns_32ns_32_5_full_dsp_1_U1/ce2_out                                                                                                                                                     |                                                                                                                                                                                                                                                       |               20 |             64 |         3.20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/bus_A_addr_read_reg_1980                                                                                                                                                                      |                                                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/bus_equal_gen.fifo_burst/rdreq                                                                                                                                                                                        | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |               16 |             65 |         4.06 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/ap_CS_fsm_state1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                       |               15 |             90 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                            |               23 |            115 |         5.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/test_scalaire_0/U0/grp_test_scalaire_Pipeline_VITIS_LOOP_14_1_fu_126/fadd_32ns_32ns_32_5_full_dsp_1_U1/ce_r                                                                                                                                                        |                                                                                                                                                                                                                                                       |               39 |            141 |         3.62 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | design_1_i/test_scalaire_0/U0/bus_res_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                              |               54 |            146 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               56 |            153 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |              155 |            409 |         2.64 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |              194 |            441 |         2.27 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


