

================================================================
== Vitis HLS Report for 'buf2stream'
================================================================
* Date:           Thu Oct 15 23:47:00 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PING_PONG
* Solution:       original (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.969 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       22| 10.000 ns | 0.220 us |    1|   22|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_WRITE  |       20|       20|         2|          1|          1|    20|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_35 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_36 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_37 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_38 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_4_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%enable_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable" [../srcs/ping_pong.cpp:8]   --->   Operation 10 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %enable_read, void %.loopexit, void %.preheader.preheader" [../srcs/ping_pong.cpp:10]   --->   Operation 11 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "%br_ln13 = br void %.preheader" [../srcs/ping_pong.cpp:13]   --->   Operation 12 'br' 'br_ln13' <Predicate = (enable_read)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i5 %i_1, void %.split23, i5, void %.preheader.preheader"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.75ns)   --->   "%icmp_ln13 = icmp_eq  i5 %i, i5" [../srcs/ping_pong.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 15 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.78ns)   --->   "%i_1 = add i5 %i, i5" [../srcs/ping_pong.cpp:13]   --->   Operation 16 'add' 'i_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split, void %.loopexit.loopexit" [../srcs/ping_pong.cpp:13]   --->   Operation 17 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty" [../srcs/ping_pong.cpp:13]   --->   Operation 18 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../srcs/ping_pong.cpp:13]   --->   Operation 19 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%div_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %i, i32, i32" [../srcs/ping_pong.cpp:13]   --->   Operation 20 'partselect' 'div_udiv' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%idxprom21 = zext i4 %div_udiv" [../srcs/ping_pong.cpp:13]   --->   Operation 21 'zext' 'idxprom21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_40 = trunc i5 %i" [../srcs/ping_pong.cpp:13]   --->   Operation 22 'trunc' 'empty_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_0_addr = getelementptr i32 %buffer_0, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 23 'getelementptr' 'buffer_0_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_1_addr = getelementptr i32 %buffer_1, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 24 'getelementptr' 'buffer_1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_4_addr = getelementptr i32 %buffer_4, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 25 'getelementptr' 'buffer_4_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buffer_5_addr = getelementptr i32 %buffer_5, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 26 'getelementptr' 'buffer_5_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_7_addr = getelementptr i32 %buffer_7, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 27 'getelementptr' 'buffer_7_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %empty_40, void %branch40, void %branch45" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 28 'br' 'br_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.67ns)   --->   "%buffer_0_load = load i4 %buffer_0_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 29 'load' 'buffer_0_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 30 [2/2] (0.67ns)   --->   "%buffer_5_load = load i4 %buffer_5_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 30 'load' 'buffer_5_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_2_addr = getelementptr i32 %buffer_2, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 31 'getelementptr' 'buffer_2_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_6_addr = getelementptr i32 %buffer_6, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 32 'getelementptr' 'buffer_6_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_8_addr = getelementptr i32 %buffer_8, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 33 'getelementptr' 'buffer_8_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %empty_40, void %branch31, void %branch36" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 34 'br' 'br_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.67ns)   --->   "%buffer_1_load = load i4 %buffer_1_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 35 'load' 'buffer_1_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 36 [2/2] (0.67ns)   --->   "%buffer_6_load = load i4 %buffer_6_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 36 'load' 'buffer_6_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_3_addr = getelementptr i32 %buffer_3, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 37 'getelementptr' 'buffer_3_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %empty_40, void %branch22, void %branch27" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 38 'br' 'br_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.67ns)   --->   "%buffer_2_load = load i4 %buffer_2_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 39 'load' 'buffer_2_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 40 [2/2] (0.67ns)   --->   "%buffer_7_load = load i4 %buffer_7_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 40 'load' 'buffer_7_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%buffer_9_addr = getelementptr i32 %buffer_9, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 41 'getelementptr' 'buffer_9_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %empty_40, void %branch13, void %branch18" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 42 'br' 'br_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.67ns)   --->   "%buffer_3_load = load i4 %buffer_3_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 43 'load' 'buffer_3_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 44 [2/2] (0.67ns)   --->   "%buffer_8_load = load i4 %buffer_8_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 44 'load' 'buffer_8_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %empty_40, void %branch4, void %branch9" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 45 'br' 'br_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.67ns)   --->   "%buffer_4_load = load i4 %buffer_4_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 46 'load' 'buffer_4_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 47 [2/2] (0.67ns)   --->   "%buffer_9_load = load i4 %buffer_9_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 47 'load' 'buffer_9_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 48 [1/2] (0.67ns)   --->   "%buffer_0_load = load i4 %buffer_0_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 48 'load' 'buffer_0_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 49 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split107" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 49 'br' 'br_ln167' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.65>
ST_3 : Operation 50 [1/2] (0.67ns)   --->   "%buffer_5_load = load i4 %buffer_5_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 50 'load' 'buffer_5_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 51 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split107" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 51 'br' 'br_ln167' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.65>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%phi_ln167 = phi i32 %buffer_0_load, void %branch40, i32 %buffer_5_load, void %branch45" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 52 'phi' 'phi_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.63ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %dst_V, i32 %phi_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 53 'write' 'write_ln167' <Predicate = (!icmp_ln13)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 54 [1/2] (0.67ns)   --->   "%buffer_1_load = load i4 %buffer_1_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 54 'load' 'buffer_1_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 55 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split86" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 55 'br' 'br_ln167' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.65>
ST_3 : Operation 56 [1/2] (0.67ns)   --->   "%buffer_6_load = load i4 %buffer_6_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 56 'load' 'buffer_6_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 57 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split86" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 57 'br' 'br_ln167' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.65>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%phi_ln167_1 = phi i32 %buffer_1_load, void %branch31, i32 %buffer_6_load, void %branch36" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 58 'phi' 'phi_ln167_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.63ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %dst_1_V, i32 %phi_ln167_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 59 'write' 'write_ln167' <Predicate = (!icmp_ln13)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 60 [1/2] (0.67ns)   --->   "%buffer_2_load = load i4 %buffer_2_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 60 'load' 'buffer_2_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 61 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split65" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 61 'br' 'br_ln167' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.65>
ST_3 : Operation 62 [1/2] (0.67ns)   --->   "%buffer_7_load = load i4 %buffer_7_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 62 'load' 'buffer_7_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 63 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split65" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 63 'br' 'br_ln167' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.65>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%phi_ln167_2 = phi i32 %buffer_2_load, void %branch22, i32 %buffer_7_load, void %branch27" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 64 'phi' 'phi_ln167_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.63ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %dst_2_V, i32 %phi_ln167_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 65 'write' 'write_ln167' <Predicate = (!icmp_ln13)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 66 [1/2] (0.67ns)   --->   "%buffer_3_load = load i4 %buffer_3_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 66 'load' 'buffer_3_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 67 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split44" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 67 'br' 'br_ln167' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.65>
ST_3 : Operation 68 [1/2] (0.67ns)   --->   "%buffer_8_load = load i4 %buffer_8_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 68 'load' 'buffer_8_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 69 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split44" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 69 'br' 'br_ln167' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.65>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%phi_ln167_3 = phi i32 %buffer_3_load, void %branch13, i32 %buffer_8_load, void %branch18" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 70 'phi' 'phi_ln167_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.63ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %dst_3_V, i32 %phi_ln167_3" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 71 'write' 'write_ln167' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 72 [1/2] (0.67ns)   --->   "%buffer_4_load = load i4 %buffer_4_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 72 'load' 'buffer_4_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 73 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split23" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 73 'br' 'br_ln167' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.65>
ST_3 : Operation 74 [1/2] (0.67ns)   --->   "%buffer_9_load = load i4 %buffer_9_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 74 'load' 'buffer_9_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 75 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split23" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 75 'br' 'br_ln167' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.65>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%phi_ln167_4 = phi i32 %buffer_4_load, void %branch4, i32 %buffer_9_load, void %branch9" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 76 'phi' 'phi_ln167_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.63ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %dst_4_V, i32 %phi_ln167_4" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 77 'write' 'write_ln167' <Predicate = (!icmp_ln13)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 79 'br' 'br_ln0' <Predicate = (enable_read)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [../srcs/ping_pong.cpp:22]   --->   Operation 80 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dst_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface    ) [ 00000]
empty_35          (specinterface    ) [ 00000]
empty_36          (specinterface    ) [ 00000]
empty_37          (specinterface    ) [ 00000]
empty_38          (specinterface    ) [ 00000]
enable_read       (read             ) [ 01111]
br_ln10           (br               ) [ 00000]
br_ln13           (br               ) [ 01110]
i                 (phi              ) [ 00100]
icmp_ln13         (icmp             ) [ 00110]
empty_39          (speclooptripcount) [ 00000]
i_1               (add              ) [ 01110]
br_ln13           (br               ) [ 00000]
specpipeline_ln13 (specpipeline     ) [ 00000]
specloopname_ln13 (specloopname     ) [ 00000]
div_udiv          (partselect       ) [ 00000]
idxprom21         (zext             ) [ 00000]
empty_40          (trunc            ) [ 00110]
buffer_0_addr     (getelementptr    ) [ 00110]
buffer_1_addr     (getelementptr    ) [ 00110]
buffer_4_addr     (getelementptr    ) [ 00110]
buffer_5_addr     (getelementptr    ) [ 00110]
buffer_7_addr     (getelementptr    ) [ 00110]
br_ln167          (br               ) [ 00000]
buffer_2_addr     (getelementptr    ) [ 00110]
buffer_6_addr     (getelementptr    ) [ 00110]
buffer_8_addr     (getelementptr    ) [ 00110]
br_ln167          (br               ) [ 00000]
buffer_3_addr     (getelementptr    ) [ 00110]
br_ln167          (br               ) [ 00000]
buffer_9_addr     (getelementptr    ) [ 00110]
br_ln167          (br               ) [ 00000]
br_ln167          (br               ) [ 00000]
buffer_0_load     (load             ) [ 00000]
br_ln167          (br               ) [ 00000]
buffer_5_load     (load             ) [ 00000]
br_ln167          (br               ) [ 00000]
phi_ln167         (phi              ) [ 00000]
write_ln167       (write            ) [ 00000]
buffer_1_load     (load             ) [ 00000]
br_ln167          (br               ) [ 00000]
buffer_6_load     (load             ) [ 00000]
br_ln167          (br               ) [ 00000]
phi_ln167_1       (phi              ) [ 00000]
write_ln167       (write            ) [ 00000]
buffer_2_load     (load             ) [ 00000]
br_ln167          (br               ) [ 00000]
buffer_7_load     (load             ) [ 00000]
br_ln167          (br               ) [ 00000]
phi_ln167_2       (phi              ) [ 00000]
write_ln167       (write            ) [ 00000]
buffer_3_load     (load             ) [ 00000]
br_ln167          (br               ) [ 00000]
buffer_8_load     (load             ) [ 00000]
br_ln167          (br               ) [ 00000]
phi_ln167_3       (phi              ) [ 00000]
write_ln167       (write            ) [ 00000]
buffer_4_load     (load             ) [ 00000]
br_ln167          (br               ) [ 00000]
buffer_9_load     (load             ) [ 00000]
br_ln167          (br               ) [ 00000]
phi_ln167_4       (phi              ) [ 00000]
write_ln167       (write            ) [ 00000]
br_ln0            (br               ) [ 01110]
br_ln0            (br               ) [ 00000]
ret_ln22          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_3_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_3_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dst_4_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_4_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="enable">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="enable_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln167_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln167_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln167_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln167_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln167_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="buffer_0_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_0_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buffer_1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="buffer_4_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_4_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buffer_5_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_5_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="buffer_7_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_7_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_0_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_5_load/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buffer_2_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_2_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="buffer_6_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_6_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="buffer_8_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_8_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_1_load/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_6_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="buffer_3_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_3_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_2_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_7_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="buffer_9_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_9_addr/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_3_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_8_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_4_load/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_9_load/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="phi_ln167_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln167 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="phi_ln167_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln167/3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="phi_ln167_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln167_1 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="phi_ln167_1_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln167_1/3 "/>
</bind>
</comp>

<comp id="280" class="1005" name="phi_ln167_2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln167_2 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="phi_ln167_2_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln167_2/3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="phi_ln167_3_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln167_3 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="phi_ln167_3_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln167_3/3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="phi_ln167_4_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln167_4 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="phi_ln167_4_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="32" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln167_4/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln13_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="div_udiv_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="4" slack="0"/>
<pin id="333" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_udiv/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="idxprom21_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom21/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_40_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="enable_read_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_ln13_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="364" class="1005" name="i_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="empty_40_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="373" class="1005" name="buffer_0_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="buffer_1_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="buffer_4_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_4_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="buffer_5_addr_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_5_addr "/>
</bind>
</comp>

<comp id="393" class="1005" name="buffer_7_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_7_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="buffer_2_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_2_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="buffer_6_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_6_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="buffer_8_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="1"/>
<pin id="410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_8_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="buffer_3_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_3_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="buffer_9_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buffer_9_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="72" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="72" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="72" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="72" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="70" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="115" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="136" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="70" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="70" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="122" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="169" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="162" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="143" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="195" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="176" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="129" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="214" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="265"><net_src comp="150" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="156" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="259" pin="4"/><net_sink comp="80" pin=2"/></net>

<net id="277"><net_src comp="183" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="189" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="271" pin="4"/><net_sink comp="87" pin=2"/></net>

<net id="289"><net_src comp="202" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="208" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="291"><net_src comp="283" pin="4"/><net_sink comp="94" pin=2"/></net>

<net id="301"><net_src comp="221" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="227" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="295" pin="4"/><net_sink comp="101" pin=2"/></net>

<net id="313"><net_src comp="233" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="239" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="315"><net_src comp="307" pin="4"/><net_sink comp="108" pin=2"/></net>

<net id="320"><net_src comp="249" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="249" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="249" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="328" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="349"><net_src comp="338" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="350"><net_src comp="338" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="355"><net_src comp="249" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="74" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="316" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="322" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="372"><net_src comp="352" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="115" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="381"><net_src comp="122" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="386"><net_src comp="129" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="391"><net_src comp="136" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="396"><net_src comp="143" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="401"><net_src comp="162" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="406"><net_src comp="169" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="411"><net_src comp="176" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="416"><net_src comp="195" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="421"><net_src comp="214" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="239" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V | {3 }
	Port: dst_1_V | {3 }
	Port: dst_2_V | {3 }
	Port: dst_3_V | {3 }
	Port: dst_4_V | {3 }
 - Input state : 
	Port: buf2stream : buffer_0 | {2 3 }
	Port: buf2stream : buffer_1 | {2 3 }
	Port: buf2stream : buffer_2 | {2 3 }
	Port: buf2stream : buffer_3 | {2 3 }
	Port: buf2stream : buffer_4 | {2 3 }
	Port: buf2stream : buffer_5 | {2 3 }
	Port: buf2stream : buffer_6 | {2 3 }
	Port: buf2stream : buffer_7 | {2 3 }
	Port: buf2stream : buffer_8 | {2 3 }
	Port: buf2stream : buffer_9 | {2 3 }
	Port: buf2stream : enable | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		i_1 : 1
		br_ln13 : 2
		div_udiv : 1
		idxprom21 : 2
		empty_40 : 1
		buffer_0_addr : 3
		buffer_1_addr : 3
		buffer_4_addr : 3
		buffer_5_addr : 3
		buffer_7_addr : 3
		br_ln167 : 2
		buffer_0_load : 4
		buffer_5_load : 4
		buffer_2_addr : 3
		buffer_6_addr : 3
		buffer_8_addr : 3
		br_ln167 : 2
		buffer_1_load : 4
		buffer_6_load : 4
		buffer_3_addr : 3
		br_ln167 : 2
		buffer_2_load : 4
		buffer_7_load : 4
		buffer_9_addr : 3
		br_ln167 : 2
		buffer_3_load : 4
		buffer_8_load : 4
		br_ln167 : 2
		buffer_4_load : 4
		buffer_9_load : 4
	State 3
		phi_ln167 : 1
		write_ln167 : 2
		phi_ln167_1 : 1
		write_ln167 : 2
		phi_ln167_2 : 1
		write_ln167 : 2
		phi_ln167_3 : 1
		write_ln167 : 2
		phi_ln167_4 : 1
		write_ln167 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        i_1_fu_322        |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln13_fu_316     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |  enable_read_read_fu_74  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  write_ln167_write_fu_80 |    0    |    0    |
|          |  write_ln167_write_fu_87 |    0    |    0    |
|   write  |  write_ln167_write_fu_94 |    0    |    0    |
|          | write_ln167_write_fu_101 |    0    |    0    |
|          | write_ln167_write_fu_108 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|      div_udiv_fu_328     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     idxprom21_fu_338     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |      empty_40_fu_352     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    26   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|buffer_0_addr_reg_373|    4   |
|buffer_1_addr_reg_378|    4   |
|buffer_2_addr_reg_398|    4   |
|buffer_3_addr_reg_413|    4   |
|buffer_4_addr_reg_383|    4   |
|buffer_5_addr_reg_388|    4   |
|buffer_6_addr_reg_403|    4   |
|buffer_7_addr_reg_393|    4   |
|buffer_8_addr_reg_408|    4   |
|buffer_9_addr_reg_418|    4   |
|   empty_40_reg_369  |    1   |
| enable_read_reg_356 |    1   |
|     i_1_reg_364     |    5   |
|      i_reg_245      |    5   |
|  icmp_ln13_reg_360  |    1   |
| phi_ln167_1_reg_268 |   32   |
| phi_ln167_2_reg_280 |   32   |
| phi_ln167_3_reg_292 |   32   |
| phi_ln167_4_reg_304 |   32   |
|  phi_ln167_reg_256  |   32   |
+---------------------+--------+
|        Total        |   213  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_150 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_227 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_233 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_239 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||   6.56  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   90   |
|  Register |    -   |   213  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   213  |   116  |
+-----------+--------+--------+--------+
