

================================================================
== Vitis HLS Report for 'matprod'
================================================================
* Date:           Tue Apr  2 20:24:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189  |matprod_Pipeline_VITIS_LOOP_23_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198  |matprod_Pipeline_VITIS_LOOP_24_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207  |matprod_Pipeline_VITIS_LOOP_28_5  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219  |matprod_Pipeline_VITIS_LOOP_37_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_3_VITIS_LOOP_27_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    403|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   17|    1827|   2796|    -|
|Memory           |        6|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    431|    -|
|Register         |        -|    -|     704|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|   18|    2531|   3630|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    7|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |BUS1_s_axi_U                                 |BUS1_s_axi                        |        0|   0|  264|   424|    0|
    |gmem_m_axi_U                                 |gmem_m_axi                        |        0|   0|  718|  1282|    0|
    |grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189  |matprod_Pipeline_VITIS_LOOP_23_1  |        0|   0|   89|   107|    0|
    |grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198  |matprod_Pipeline_VITIS_LOOP_24_2  |        0|   0|   89|   107|    0|
    |grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207  |matprod_Pipeline_VITIS_LOOP_28_5  |        0|   5|  598|   624|    0|
    |grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219  |matprod_Pipeline_VITIS_LOOP_37_6  |        0|   0|   69|   105|    0|
    |mul_10s_10s_10_1_1_U27                       |mul_10s_10s_10_1_1                |        0|   0|    0|    63|    0|
    |mul_32ns_32ns_64_1_1_U26                     |mul_32ns_32ns_64_1_1              |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U24                       |mul_32s_32s_32_1_1                |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U25                       |mul_32s_32s_32_1_1                |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U28                       |mul_32s_32s_32_1_1                |        0|   3|    0|    21|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                        |                                  |        0|  17| 1827|  2796|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_10s_10ns_10_4_1_U29  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |m1_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |m2_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |m3_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_394_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln26_fu_377_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln27_fu_423_p2       |         +|   0|  0|  38|          31|           1|
    |icmp_ln23_fu_238_p2      |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln24_fu_317_p2      |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln26_fu_372_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln27_fu_367_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln37_fu_452_p2      |      icmp|   0|  0|  18|          32|           1|
    |empty_25_fu_323_p3       |    select|   0|  0|  31|           1|          31|
    |empty_27_fu_467_p3       |    select|   0|  0|  31|           1|          31|
    |empty_fu_254_p3          |    select|   0|  0|  31|           1|          31|
    |select_ln26_1_fu_400_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln26_fu_386_p3    |    select|   0|  0|  31|           1|          31|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 403|         323|         257|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  148|         32|    1|         32|
    |gmem_ARADDR            |   21|          5|   32|        160|
    |gmem_ARLEN             |   21|          5|   32|        160|
    |gmem_ARVALID           |   17|          4|    1|          4|
    |gmem_AWADDR            |   13|          3|   32|         96|
    |gmem_AWLEN             |   13|          3|   32|         96|
    |gmem_AWVALID           |   13|          3|    1|          3|
    |gmem_BREADY            |   13|          3|    1|          3|
    |gmem_RREADY            |   13|          3|    1|          3|
    |gmem_WVALID            |    9|          2|    1|          2|
    |gmem_blk_n_AR          |    9|          2|    1|          2|
    |gmem_blk_n_AW          |    9|          2|    1|          2|
    |gmem_blk_n_B           |    9|          2|    1|          2|
    |i_2_fu_102             |    9|          2|   31|         62|
    |indvar_flatten_fu_106  |    9|          2|   64|        128|
    |j_fu_98                |    9|          2|   31|         62|
    |m1_buffer_address0     |   13|          3|   10|         30|
    |m1_buffer_ce0          |   13|          3|    1|          3|
    |m1_buffer_we0          |    9|          2|    1|          2|
    |m2_buffer_address0     |   13|          3|   10|         30|
    |m2_buffer_ce0          |   13|          3|    1|          3|
    |m2_buffer_we0          |    9|          2|    1|          2|
    |m3_buffer_address0     |   13|          3|   10|         30|
    |m3_buffer_ce0          |   13|          3|    1|          3|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  431|         97|  298|        920|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |N1_read_reg_540                                           |  32|   0|   32|          0|
    |N2_read_reg_534                                           |  32|   0|   32|          0|
    |N3_read_reg_526                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                 |  31|   0|   31|          0|
    |empty_25_reg_599                                          |  31|   0|   31|          0|
    |empty_27_reg_649                                          |  31|   0|   31|          0|
    |empty_reg_562                                             |  31|   0|   31|          0|
    |grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start_reg  |   1|   0|    1|          0|
    |grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start_reg  |   1|   0|    1|          0|
    |grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start_reg  |   1|   0|    1|          0|
    |i_2_fu_102                                                |  31|   0|   31|          0|
    |indvar_flatten_fu_106                                     |  64|   0|   64|          0|
    |j_fu_98                                                   |  31|   0|   31|          0|
    |m3_read_reg_546                                           |  32|   0|   32|          0|
    |mul58_reg_638                                             |  32|   0|   32|          0|
    |mul6_reg_594                                              |  32|   0|   32|          0|
    |mul_ln26_1_reg_627                                        |  10|   0|   10|          0|
    |mul_ln26_reg_614                                          |  64|   0|   64|          0|
    |mul_reg_551                                               |  32|   0|   32|          0|
    |regc                                                      |  32|   0|   32|          0|
    |trunc_ln23_1_reg_556                                      |  30|   0|   30|          0|
    |trunc_ln24_1_reg_567                                      |  30|   0|   30|          0|
    |trunc_ln26_1_reg_579                                      |  10|   0|   10|          0|
    |trunc_ln26_reg_573                                        |  10|   0|   10|          0|
    |trunc_ln27_reg_632                                        |  10|   0|   10|          0|
    |trunc_ln37_1_reg_643                                      |  30|   0|   30|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 704|   0|  704|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWREADY   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWADDR    |   in|    6|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WVALID    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WREADY    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WDATA     |   in|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WSTRB     |   in|    4|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARVALID   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARREADY   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARADDR    |   in|    6|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RVALID    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RREADY    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RDATA     |  out|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RRESP     |  out|    2|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BVALID    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BREADY    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BRESP     |  out|    2|       s_axi|          BUS1|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|       matprod|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       matprod|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       matprod|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

