-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111101100001100011010110011000", 
    1 => "10111111001011010101110110101010", 
    2 => "10111101010010110110010100100000", 
    3 => "00111110111100101110010000101110", 
    4 => "10111111100100110100011110111100", 
    5 => "10111111001011100111000011111111", 
    6 => "10111111000000100101101111101001", 
    7 => "10111111101101000110010111001011", 
    8 => "00111111010100110101110100111011", 
    9 => "00111111101100110111001000110001", 
    10 => "10111110000010110100100000011001", 
    11 => "10111111100110011010111001011000", 
    12 => "10111110001100001100111010101110", 
    13 => "10111111010011110110101111110110", 
    14 => "10111110100100010101110011101101", 
    15 => "10111110000010101000010001011100", 
    16 => "10111110101011101010100000101001", 
    17 => "10111101110010000100111111100011", 
    18 => "10111110111101110000010000011111", 
    19 => "01000000000111110111011000000110", 
    20 => "10111110110111111101100001101100", 
    21 => "10111111010101100111010110011010", 
    22 => "00111101111001010100110111011011", 
    23 => "10111100001110111111111011100110", 
    24 => "10111110010011101111101100101001", 
    25 => "00111110000011001001101011110000", 
    26 => "00111110101101111000001010010110", 
    27 => "00111100111111100000000011001111", 
    28 => "10111101100000100001001011001111", 
    29 => "10111110100111100111101010001110", 
    30 => "01000000000111000000111010010011", 
    31 => "00111110101111010111100100101101", 
    32 => "10111110101110110001110111110011", 
    33 => "00111101001011110110110101000101", 
    34 => "00111101101001110100110101101001", 
    35 => "10111110010010010110011000011110", 
    36 => "10111110100011111100101111000111", 
    37 => "10111101010010010000010001010100", 
    38 => "10111111100100101110111001100110", 
    39 => "10111111100110101111001000011101", 
    40 => "01000000001111010101100000011111", 
    41 => "10111110010000010111001101100101", 
    42 => "10111111000001010110110100000100", 
    43 => "10111110001011111001111100000110", 
    44 => "10111101011011100101100110101111", 
    45 => "10111100101100010100011101111111", 
    46 => "00111101101001011111100000000101", 
    47 => "10111111000111001010011100010111", 
    48 => "10111111001111011110001000111110", 
    49 => "00111100000111010110010010100101", 
    50 => "00111111111001100011011110100100", 
    51 => "00111101111010011101110011101001", 
    52 => "00111110001101101001001111101011", 
    53 => "00111110001101110101110000110101", 
    54 => "00111101110010001101111001100100", 
    55 => "00111101110111011010111001001000", 
    56 => "00111110111010000000110011111100", 
    57 => "00111101111010101111101110010001", 
    58 => "00111110010110100110101001100100", 
    59 => "00111111100001010111111110001111", 
    60 => "10111111000011101010011001010100", 
    61 => "00111111100100111100110010011110", 
    62 => "00111111011011110010010010101111", 
    63 => "00111111100011011101011000100011", 
    64 => "00111111010001101101010001010111", 
    65 => "00111111001001011100110010010110", 
    66 => "00111101110101110100110001011110", 
    67 => "00111101111001110001000101101101", 
    68 => "00111110101111010001010000011110", 
    69 => "10111110100011101001010101010101", 
    70 => "10111111100101101101001010000111", 
    71 => "00111100111111000110001110110101", 
    72 => "10111111010111101000100110111000", 
    73 => "10111111011000110000001110001100", 
    74 => "10111110100101010110001001110111", 
    75 => "10111110101001110001011110010110", 
    76 => "00111110001011111011000100101000", 
    77 => "00111110111010001100111011001011", 
    78 => "00111110001111100011111101011111", 
    79 => "10111111000010111110011111110111", 
    80 => "00111111001111001011011010001000", 
    81 => "10111111010101110100110000101110", 
    82 => "00111110010101101011011010110100", 
    83 => "10111110001100111111000110000110", 
    84 => "10111110100011000100101101001111", 
    85 => "10111110110111000011001011101011", 
    86 => "10111111001100111110001001011101", 
    87 => "10111101100111100111001101110000", 
    88 => "10111110010000100001110010100010", 
    89 => "00111111100110101110111100010110", 
    90 => "01000000001000101000011011111111", 
    91 => "10111110110111010101001000010101", 
    92 => "00111110110010100000111000111011", 
    93 => "00111111000111001101010111110101", 
    94 => "00111111001001001010010000101011", 
    95 => "00111110110000000011011011010011", 
    96 => "10111110100111101101001101011011", 
    97 => "00111111001101000110101100001011", 
    98 => "00111111010100010110110110111100", 
    99 => "01000000000100111010010100011011" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

