RISCV 2+2W+fence.rw.rwss
"Fence.rw.rwsWW Wse Fence.rw.rwsWW Wse"
Cycle=Wse Fence.rw.rwsWW Wse Fence.rw.rwsWW
Relax=
Safe=Wse Fence.rw.rwsWW
Generator=diy7 (version 7.55)
Com=Ws Ws
Orig=Fence.rw.rwsWW Wse Fence.rw.rwsWW Wse
{
uint64_t x;

0:x5=1; 0:x6=x; 0:x7=2;
1:x5=3; 1:x6=x; 1:x7=4;
}
 P0          | P1          ;
 sd x5,0(x6) | sd x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sd x7,0(x6) | sd x7,0(x6) ;
exists (not (x=2 \/ x=4))
