
AP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012d4c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c0  08012f0c  08012f0c  00022f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080130cc  080130cc  00030194  2**0
                  CONTENTS
  4 .ARM          00000008  080130cc  080130cc  000230cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080130d4  080130d4  00030194  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080130d4  080130d4  000230d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080130d8  080130d8  000230d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000194  20000000  080130dc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004588  20000194  08013270  00030194  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000471c  08013270  0003471c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030194  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004b780  00000000  00000000  000301c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007f1e  00000000  00000000  0007b944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000030b8  00000000  00000000  00083868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002d90  00000000  00000000  00086920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000bd5c  00000000  00000000  000896b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003c928  00000000  00000000  0009540c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015d01f  00000000  00000000  000d1d34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0022ed53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ce84  00000000  00000000  0022eda8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000194 	.word	0x20000194
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08012ef4 	.word	0x08012ef4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000198 	.word	0x20000198
 80001fc:	08012ef4 	.word	0x08012ef4

08000200 <__aeabi_uldivmod>:
 8000200:	b953      	cbnz	r3, 8000218 <__aeabi_uldivmod+0x18>
 8000202:	b94a      	cbnz	r2, 8000218 <__aeabi_uldivmod+0x18>
 8000204:	2900      	cmp	r1, #0
 8000206:	bf08      	it	eq
 8000208:	2800      	cmpeq	r0, #0
 800020a:	bf1c      	itt	ne
 800020c:	f04f 31ff 	movne.w	r1, #4294967295
 8000210:	f04f 30ff 	movne.w	r0, #4294967295
 8000214:	f000 b96e 	b.w	80004f4 <__aeabi_idiv0>
 8000218:	f1ad 0c08 	sub.w	ip, sp, #8
 800021c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000220:	f000 f806 	bl	8000230 <__udivmoddi4>
 8000224:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800022c:	b004      	add	sp, #16
 800022e:	4770      	bx	lr

08000230 <__udivmoddi4>:
 8000230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000234:	9d08      	ldr	r5, [sp, #32]
 8000236:	4604      	mov	r4, r0
 8000238:	468c      	mov	ip, r1
 800023a:	2b00      	cmp	r3, #0
 800023c:	f040 8083 	bne.w	8000346 <__udivmoddi4+0x116>
 8000240:	428a      	cmp	r2, r1
 8000242:	4617      	mov	r7, r2
 8000244:	d947      	bls.n	80002d6 <__udivmoddi4+0xa6>
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	b142      	cbz	r2, 800025e <__udivmoddi4+0x2e>
 800024c:	f1c2 0020 	rsb	r0, r2, #32
 8000250:	fa24 f000 	lsr.w	r0, r4, r0
 8000254:	4091      	lsls	r1, r2
 8000256:	4097      	lsls	r7, r2
 8000258:	ea40 0c01 	orr.w	ip, r0, r1
 800025c:	4094      	lsls	r4, r2
 800025e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000262:	0c23      	lsrs	r3, r4, #16
 8000264:	fbbc f6f8 	udiv	r6, ip, r8
 8000268:	fa1f fe87 	uxth.w	lr, r7
 800026c:	fb08 c116 	mls	r1, r8, r6, ip
 8000270:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000274:	fb06 f10e 	mul.w	r1, r6, lr
 8000278:	4299      	cmp	r1, r3
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x60>
 800027c:	18fb      	adds	r3, r7, r3
 800027e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000282:	f080 8119 	bcs.w	80004b8 <__udivmoddi4+0x288>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 8116 	bls.w	80004b8 <__udivmoddi4+0x288>
 800028c:	3e02      	subs	r6, #2
 800028e:	443b      	add	r3, r7
 8000290:	1a5b      	subs	r3, r3, r1
 8000292:	b2a4      	uxth	r4, r4
 8000294:	fbb3 f0f8 	udiv	r0, r3, r8
 8000298:	fb08 3310 	mls	r3, r8, r0, r3
 800029c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002a4:	45a6      	cmp	lr, r4
 80002a6:	d909      	bls.n	80002bc <__udivmoddi4+0x8c>
 80002a8:	193c      	adds	r4, r7, r4
 80002aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ae:	f080 8105 	bcs.w	80004bc <__udivmoddi4+0x28c>
 80002b2:	45a6      	cmp	lr, r4
 80002b4:	f240 8102 	bls.w	80004bc <__udivmoddi4+0x28c>
 80002b8:	3802      	subs	r0, #2
 80002ba:	443c      	add	r4, r7
 80002bc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c0:	eba4 040e 	sub.w	r4, r4, lr
 80002c4:	2600      	movs	r6, #0
 80002c6:	b11d      	cbz	r5, 80002d0 <__udivmoddi4+0xa0>
 80002c8:	40d4      	lsrs	r4, r2
 80002ca:	2300      	movs	r3, #0
 80002cc:	e9c5 4300 	strd	r4, r3, [r5]
 80002d0:	4631      	mov	r1, r6
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	b902      	cbnz	r2, 80002da <__udivmoddi4+0xaa>
 80002d8:	deff      	udf	#255	; 0xff
 80002da:	fab2 f282 	clz	r2, r2
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d150      	bne.n	8000384 <__udivmoddi4+0x154>
 80002e2:	1bcb      	subs	r3, r1, r7
 80002e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e8:	fa1f f887 	uxth.w	r8, r7
 80002ec:	2601      	movs	r6, #1
 80002ee:	fbb3 fcfe 	udiv	ip, r3, lr
 80002f2:	0c21      	lsrs	r1, r4, #16
 80002f4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002f8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002fc:	fb08 f30c 	mul.w	r3, r8, ip
 8000300:	428b      	cmp	r3, r1
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0xe4>
 8000304:	1879      	adds	r1, r7, r1
 8000306:	f10c 30ff 	add.w	r0, ip, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0xe2>
 800030c:	428b      	cmp	r3, r1
 800030e:	f200 80e9 	bhi.w	80004e4 <__udivmoddi4+0x2b4>
 8000312:	4684      	mov	ip, r0
 8000314:	1ac9      	subs	r1, r1, r3
 8000316:	b2a3      	uxth	r3, r4
 8000318:	fbb1 f0fe 	udiv	r0, r1, lr
 800031c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000320:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000324:	fb08 f800 	mul.w	r8, r8, r0
 8000328:	45a0      	cmp	r8, r4
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x10c>
 800032c:	193c      	adds	r4, r7, r4
 800032e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x10a>
 8000334:	45a0      	cmp	r8, r4
 8000336:	f200 80d9 	bhi.w	80004ec <__udivmoddi4+0x2bc>
 800033a:	4618      	mov	r0, r3
 800033c:	eba4 0408 	sub.w	r4, r4, r8
 8000340:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000344:	e7bf      	b.n	80002c6 <__udivmoddi4+0x96>
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x12e>
 800034a:	2d00      	cmp	r5, #0
 800034c:	f000 80b1 	beq.w	80004b2 <__udivmoddi4+0x282>
 8000350:	2600      	movs	r6, #0
 8000352:	e9c5 0100 	strd	r0, r1, [r5]
 8000356:	4630      	mov	r0, r6
 8000358:	4631      	mov	r1, r6
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f683 	clz	r6, r3
 8000362:	2e00      	cmp	r6, #0
 8000364:	d14a      	bne.n	80003fc <__udivmoddi4+0x1cc>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0x140>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80b8 	bhi.w	80004e0 <__udivmoddi4+0x2b0>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0103 	sbc.w	r1, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	468c      	mov	ip, r1
 800037a:	2d00      	cmp	r5, #0
 800037c:	d0a8      	beq.n	80002d0 <__udivmoddi4+0xa0>
 800037e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0xa0>
 8000384:	f1c2 0320 	rsb	r3, r2, #32
 8000388:	fa20 f603 	lsr.w	r6, r0, r3
 800038c:	4097      	lsls	r7, r2
 800038e:	fa01 f002 	lsl.w	r0, r1, r2
 8000392:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000396:	40d9      	lsrs	r1, r3
 8000398:	4330      	orrs	r0, r6
 800039a:	0c03      	lsrs	r3, r0, #16
 800039c:	fbb1 f6fe 	udiv	r6, r1, lr
 80003a0:	fa1f f887 	uxth.w	r8, r7
 80003a4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb06 f108 	mul.w	r1, r6, r8
 80003b0:	4299      	cmp	r1, r3
 80003b2:	fa04 f402 	lsl.w	r4, r4, r2
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x19c>
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	f106 3cff 	add.w	ip, r6, #4294967295
 80003be:	f080 808d 	bcs.w	80004dc <__udivmoddi4+0x2ac>
 80003c2:	4299      	cmp	r1, r3
 80003c4:	f240 808a 	bls.w	80004dc <__udivmoddi4+0x2ac>
 80003c8:	3e02      	subs	r6, #2
 80003ca:	443b      	add	r3, r7
 80003cc:	1a5b      	subs	r3, r3, r1
 80003ce:	b281      	uxth	r1, r0
 80003d0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003d4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb00 f308 	mul.w	r3, r0, r8
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x1c4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ea:	d273      	bcs.n	80004d4 <__udivmoddi4+0x2a4>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d971      	bls.n	80004d4 <__udivmoddi4+0x2a4>
 80003f0:	3802      	subs	r0, #2
 80003f2:	4439      	add	r1, r7
 80003f4:	1acb      	subs	r3, r1, r3
 80003f6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003fa:	e778      	b.n	80002ee <__udivmoddi4+0xbe>
 80003fc:	f1c6 0c20 	rsb	ip, r6, #32
 8000400:	fa03 f406 	lsl.w	r4, r3, r6
 8000404:	fa22 f30c 	lsr.w	r3, r2, ip
 8000408:	431c      	orrs	r4, r3
 800040a:	fa20 f70c 	lsr.w	r7, r0, ip
 800040e:	fa01 f306 	lsl.w	r3, r1, r6
 8000412:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000416:	fa21 f10c 	lsr.w	r1, r1, ip
 800041a:	431f      	orrs	r7, r3
 800041c:	0c3b      	lsrs	r3, r7, #16
 800041e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000422:	fa1f f884 	uxth.w	r8, r4
 8000426:	fb0e 1119 	mls	r1, lr, r9, r1
 800042a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800042e:	fb09 fa08 	mul.w	sl, r9, r8
 8000432:	458a      	cmp	sl, r1
 8000434:	fa02 f206 	lsl.w	r2, r2, r6
 8000438:	fa00 f306 	lsl.w	r3, r0, r6
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x220>
 800043e:	1861      	adds	r1, r4, r1
 8000440:	f109 30ff 	add.w	r0, r9, #4294967295
 8000444:	d248      	bcs.n	80004d8 <__udivmoddi4+0x2a8>
 8000446:	458a      	cmp	sl, r1
 8000448:	d946      	bls.n	80004d8 <__udivmoddi4+0x2a8>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4421      	add	r1, r4
 8000450:	eba1 010a 	sub.w	r1, r1, sl
 8000454:	b2bf      	uxth	r7, r7
 8000456:	fbb1 f0fe 	udiv	r0, r1, lr
 800045a:	fb0e 1110 	mls	r1, lr, r0, r1
 800045e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000462:	fb00 f808 	mul.w	r8, r0, r8
 8000466:	45b8      	cmp	r8, r7
 8000468:	d907      	bls.n	800047a <__udivmoddi4+0x24a>
 800046a:	19e7      	adds	r7, r4, r7
 800046c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000470:	d22e      	bcs.n	80004d0 <__udivmoddi4+0x2a0>
 8000472:	45b8      	cmp	r8, r7
 8000474:	d92c      	bls.n	80004d0 <__udivmoddi4+0x2a0>
 8000476:	3802      	subs	r0, #2
 8000478:	4427      	add	r7, r4
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	eba7 0708 	sub.w	r7, r7, r8
 8000482:	fba0 8902 	umull	r8, r9, r0, r2
 8000486:	454f      	cmp	r7, r9
 8000488:	46c6      	mov	lr, r8
 800048a:	4649      	mov	r1, r9
 800048c:	d31a      	bcc.n	80004c4 <__udivmoddi4+0x294>
 800048e:	d017      	beq.n	80004c0 <__udivmoddi4+0x290>
 8000490:	b15d      	cbz	r5, 80004aa <__udivmoddi4+0x27a>
 8000492:	ebb3 020e 	subs.w	r2, r3, lr
 8000496:	eb67 0701 	sbc.w	r7, r7, r1
 800049a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800049e:	40f2      	lsrs	r2, r6
 80004a0:	ea4c 0202 	orr.w	r2, ip, r2
 80004a4:	40f7      	lsrs	r7, r6
 80004a6:	e9c5 2700 	strd	r2, r7, [r5]
 80004aa:	2600      	movs	r6, #0
 80004ac:	4631      	mov	r1, r6
 80004ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b2:	462e      	mov	r6, r5
 80004b4:	4628      	mov	r0, r5
 80004b6:	e70b      	b.n	80002d0 <__udivmoddi4+0xa0>
 80004b8:	4606      	mov	r6, r0
 80004ba:	e6e9      	b.n	8000290 <__udivmoddi4+0x60>
 80004bc:	4618      	mov	r0, r3
 80004be:	e6fd      	b.n	80002bc <__udivmoddi4+0x8c>
 80004c0:	4543      	cmp	r3, r8
 80004c2:	d2e5      	bcs.n	8000490 <__udivmoddi4+0x260>
 80004c4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c8:	eb69 0104 	sbc.w	r1, r9, r4
 80004cc:	3801      	subs	r0, #1
 80004ce:	e7df      	b.n	8000490 <__udivmoddi4+0x260>
 80004d0:	4608      	mov	r0, r1
 80004d2:	e7d2      	b.n	800047a <__udivmoddi4+0x24a>
 80004d4:	4660      	mov	r0, ip
 80004d6:	e78d      	b.n	80003f4 <__udivmoddi4+0x1c4>
 80004d8:	4681      	mov	r9, r0
 80004da:	e7b9      	b.n	8000450 <__udivmoddi4+0x220>
 80004dc:	4666      	mov	r6, ip
 80004de:	e775      	b.n	80003cc <__udivmoddi4+0x19c>
 80004e0:	4630      	mov	r0, r6
 80004e2:	e74a      	b.n	800037a <__udivmoddi4+0x14a>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	4439      	add	r1, r7
 80004ea:	e713      	b.n	8000314 <__udivmoddi4+0xe4>
 80004ec:	3802      	subs	r0, #2
 80004ee:	443c      	add	r4, r7
 80004f0:	e724      	b.n	800033c <__udivmoddi4+0x10c>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fc:	f001 fb1d 	bl	8001b3a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000500:	f000 f876 	bl	80005f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000504:	f000 fcdc 	bl	8000ec0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000508:	f000 fcb0 	bl	8000e6c <MX_DMA_Init>
  MX_ADC1_Init();
 800050c:	f000 f918 	bl	8000740 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 8000510:	f000 f97a 	bl	8000808 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 8000514:	f000 f9dc 	bl	80008d0 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000518:	f000 fa1a 	bl	8000950 <MX_I2C3_Init>
  MX_RTC_Init();
 800051c:	f000 fa58 	bl	80009d0 <MX_RTC_Init>
  MX_SDMMC1_SD_Init();
 8000520:	f000 fab2 	bl	8000a88 <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 8000524:	f000 fad2 	bl	8000acc <MX_SPI1_Init>
  MX_SPI3_Init();
 8000528:	f000 fb0e 	bl	8000b48 <MX_SPI3_Init>
  MX_TIM2_Init();
 800052c:	f000 fb4a 	bl	8000bc4 <MX_TIM2_Init>
  MX_TIM6_Init();
 8000530:	f000 fbe4 	bl	8000cfc <MX_TIM6_Init>
  MX_TIM7_Init();
 8000534:	f000 fc18 	bl	8000d68 <MX_TIM7_Init>
  MX_FATFS_Init();
 8000538:	f00c fa80 	bl	800ca3c <MX_FATFS_Init>
  MX_TIM5_Init();
 800053c:	f000 fb90 	bl	8000c60 <MX_TIM5_Init>
  MX_USART2_UART_Init();
 8000540:	f000 fc48 	bl	8000dd4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000544:	f00e fa04 	bl	800e950 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000548:	4a1a      	ldr	r2, [pc, #104]	; (80005b4 <main+0xbc>)
 800054a:	2100      	movs	r1, #0
 800054c:	481a      	ldr	r0, [pc, #104]	; (80005b8 <main+0xc0>)
 800054e:	f00e fa80 	bl	800ea52 <osThreadNew>
 8000552:	4603      	mov	r3, r0
 8000554:	4a19      	ldr	r2, [pc, #100]	; (80005bc <main+0xc4>)
 8000556:	6013      	str	r3, [r2, #0]

  /* creation of fastTask */
  fastTaskHandle = osThreadNew(StartFastTask, NULL, &fastTask_attributes);
 8000558:	4a19      	ldr	r2, [pc, #100]	; (80005c0 <main+0xc8>)
 800055a:	2100      	movs	r1, #0
 800055c:	4819      	ldr	r0, [pc, #100]	; (80005c4 <main+0xcc>)
 800055e:	f00e fa78 	bl	800ea52 <osThreadNew>
 8000562:	4603      	mov	r3, r0
 8000564:	4a18      	ldr	r2, [pc, #96]	; (80005c8 <main+0xd0>)
 8000566:	6013      	str	r3, [r2, #0]

  /* creation of normalTask */
  normalTaskHandle = osThreadNew(StartNormalTask, NULL, &normalTask_attributes);
 8000568:	4a18      	ldr	r2, [pc, #96]	; (80005cc <main+0xd4>)
 800056a:	2100      	movs	r1, #0
 800056c:	4818      	ldr	r0, [pc, #96]	; (80005d0 <main+0xd8>)
 800056e:	f00e fa70 	bl	800ea52 <osThreadNew>
 8000572:	4603      	mov	r3, r0
 8000574:	4a17      	ldr	r2, [pc, #92]	; (80005d4 <main+0xdc>)
 8000576:	6013      	str	r3, [r2, #0]

  /* creation of slowTask */
  slowTaskHandle = osThreadNew(StartSlowTask, NULL, &slowTask_attributes);
 8000578:	4a17      	ldr	r2, [pc, #92]	; (80005d8 <main+0xe0>)
 800057a:	2100      	movs	r1, #0
 800057c:	4817      	ldr	r0, [pc, #92]	; (80005dc <main+0xe4>)
 800057e:	f00e fa68 	bl	800ea52 <osThreadNew>
 8000582:	4603      	mov	r3, r0
 8000584:	4a16      	ldr	r2, [pc, #88]	; (80005e0 <main+0xe8>)
 8000586:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  HAL_TIM_Base_Start_IT(&htim5);
 8000588:	4816      	ldr	r0, [pc, #88]	; (80005e4 <main+0xec>)
 800058a:	f009 f87b 	bl	8009684 <HAL_TIM_Base_Start_IT>
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of taskEvent */
  taskEventHandle = osEventFlagsNew(&taskEvent_attributes);
 800058e:	4816      	ldr	r0, [pc, #88]	; (80005e8 <main+0xf0>)
 8000590:	f00e fb0c 	bl	800ebac <osEventFlagsNew>
 8000594:	4603      	mov	r3, r0
 8000596:	4a15      	ldr	r2, [pc, #84]	; (80005ec <main+0xf4>)
 8000598:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  InitFastTask(&taskEventHandle);
 800059a:	4814      	ldr	r0, [pc, #80]	; (80005ec <main+0xf4>)
 800059c:	f011 fdbe 	bl	801211c <InitFastTask>
  InitNormalTask(&taskEventHandle);
 80005a0:	4812      	ldr	r0, [pc, #72]	; (80005ec <main+0xf4>)
 80005a2:	f011 fdf7 	bl	8012194 <InitNormalTask>
  InitSlowTask(&taskEventHandle);
 80005a6:	4811      	ldr	r0, [pc, #68]	; (80005ec <main+0xf4>)
 80005a8:	f011 fe30 	bl	801220c <InitSlowTask>

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005ac:	f00e fa16 	bl	800e9dc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005b0:	e7fe      	b.n	80005b0 <main+0xb8>
 80005b2:	bf00      	nop
 80005b4:	08012fa8 	.word	0x08012fa8
 80005b8:	080011cd 	.word	0x080011cd
 80005bc:	20001d04 	.word	0x20001d04
 80005c0:	08012fcc 	.word	0x08012fcc
 80005c4:	0801213d 	.word	0x0801213d
 80005c8:	20002530 	.word	0x20002530
 80005cc:	08012ff0 	.word	0x08012ff0
 80005d0:	080121b5 	.word	0x080121b5
 80005d4:	200022d4 	.word	0x200022d4
 80005d8:	08013014 	.word	0x08013014
 80005dc:	0801222d 	.word	0x0801222d
 80005e0:	200023f0 	.word	0x200023f0
 80005e4:	200022d8 	.word	0x200022d8
 80005e8:	08013038 	.word	0x08013038
 80005ec:	20001f54 	.word	0x20001f54

080005f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b0be      	sub	sp, #248	; 0xf8
 80005f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80005fa:	2244      	movs	r2, #68	; 0x44
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f012 fc70 	bl	8012ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000604:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]
 8000612:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	229c      	movs	r2, #156	; 0x9c
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f012 fc62 	bl	8012ee4 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000620:	2000      	movs	r0, #0
 8000622:	f004 fa69 	bl	8004af8 <HAL_PWREx_ControlVoltageScaling>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <SystemClock_Config+0x40>
  {
    Error_Handler();
 800062c:	f000 fdf2 	bl	8001214 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000630:	f004 fa32 	bl	8004a98 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000634:	4b40      	ldr	r3, [pc, #256]	; (8000738 <SystemClock_Config+0x148>)
 8000636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800063a:	4a3f      	ldr	r2, [pc, #252]	; (8000738 <SystemClock_Config+0x148>)
 800063c:	f023 0318 	bic.w	r3, r3, #24
 8000640:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE
 8000644:	2325      	movs	r3, #37	; 0x25
 8000646:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800064a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800064e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000652:	2301      	movs	r3, #1
 8000654:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000658:	2301      	movs	r3, #1
 800065a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800065e:	2302      	movs	r3, #2
 8000660:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000664:	2303      	movs	r3, #3
 8000666:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLM = 4;
 800066a:	2304      	movs	r3, #4
 800066c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000670:	233c      	movs	r3, #60	; 0x3c
 8000672:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8000676:	2305      	movs	r3, #5
 8000678:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800067c:	2302      	movs	r3, #2
 800067e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000682:	2302      	movs	r3, #2
 8000684:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000688:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800068c:	4618      	mov	r0, r3
 800068e:	f004 faf7 	bl	8004c80 <HAL_RCC_OscConfig>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000698:	f000 fdbc 	bl	8001214 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800069c:	230f      	movs	r3, #15
 800069e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a2:	2303      	movs	r3, #3
 80006a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a8:	2300      	movs	r3, #0
 80006aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006ba:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80006be:	2105      	movs	r1, #5
 80006c0:	4618      	mov	r0, r3
 80006c2:	f004 ff03 	bl	80054cc <HAL_RCC_ClockConfig>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 80006cc:	f000 fda2 	bl	8001214 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 80006d0:	4b1a      	ldr	r3, [pc, #104]	; (800073c <SystemClock_Config+0x14c>)
 80006d2:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C3
                              |RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_USB
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006d8:	2300      	movs	r3, #0
 80006da:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80006dc:	2300      	movs	r3, #0
 80006de:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80006e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80006e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80006e8:	2300      	movs	r3, #0
 80006ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80006ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80006f6:	2300      	movs	r3, #0
 80006f8:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLP;
 80006fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006fe:	67fb      	str	r3, [r7, #124]	; 0x7c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8000700:	2303      	movs	r3, #3
 8000702:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 8000704:	2305      	movs	r3, #5
 8000706:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 96;
 8000708:	2360      	movs	r3, #96	; 0x60
 800070a:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800070c:	2302      	movs	r3, #2
 800070e:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8000710:	2304      	movs	r3, #4
 8000712:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 8000714:	2304      	movs	r3, #4
 8000716:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000718:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800071c:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	4618      	mov	r0, r3
 8000722:	f005 f9b3 	bl	8005a8c <HAL_RCCEx_PeriphCLKConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0x140>
  {
    Error_Handler();
 800072c:	f000 fd72 	bl	8001214 <Error_Handler>
  }
}
 8000730:	bf00      	nop
 8000732:	37f8      	adds	r7, #248	; 0xf8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	40021000 	.word	0x40021000
 800073c:	000b6142 	.word	0x000b6142

08000740 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b086      	sub	sp, #24
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000746:	463b      	mov	r3, r7
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
 800074e:	609a      	str	r2, [r3, #8]
 8000750:	60da      	str	r2, [r3, #12]
 8000752:	611a      	str	r2, [r3, #16]
 8000754:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000756:	4b29      	ldr	r3, [pc, #164]	; (80007fc <MX_ADC1_Init+0xbc>)
 8000758:	4a29      	ldr	r2, [pc, #164]	; (8000800 <MX_ADC1_Init+0xc0>)
 800075a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800075c:	4b27      	ldr	r3, [pc, #156]	; (80007fc <MX_ADC1_Init+0xbc>)
 800075e:	2200      	movs	r2, #0
 8000760:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000762:	4b26      	ldr	r3, [pc, #152]	; (80007fc <MX_ADC1_Init+0xbc>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000768:	4b24      	ldr	r3, [pc, #144]	; (80007fc <MX_ADC1_Init+0xbc>)
 800076a:	2200      	movs	r2, #0
 800076c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800076e:	4b23      	ldr	r3, [pc, #140]	; (80007fc <MX_ADC1_Init+0xbc>)
 8000770:	2200      	movs	r2, #0
 8000772:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000774:	4b21      	ldr	r3, [pc, #132]	; (80007fc <MX_ADC1_Init+0xbc>)
 8000776:	2204      	movs	r2, #4
 8000778:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800077a:	4b20      	ldr	r3, [pc, #128]	; (80007fc <MX_ADC1_Init+0xbc>)
 800077c:	2200      	movs	r2, #0
 800077e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000780:	4b1e      	ldr	r3, [pc, #120]	; (80007fc <MX_ADC1_Init+0xbc>)
 8000782:	2201      	movs	r2, #1
 8000784:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000786:	4b1d      	ldr	r3, [pc, #116]	; (80007fc <MX_ADC1_Init+0xbc>)
 8000788:	2201      	movs	r2, #1
 800078a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800078c:	4b1b      	ldr	r3, [pc, #108]	; (80007fc <MX_ADC1_Init+0xbc>)
 800078e:	2200      	movs	r2, #0
 8000790:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000794:	4b19      	ldr	r3, [pc, #100]	; (80007fc <MX_ADC1_Init+0xbc>)
 8000796:	2200      	movs	r2, #0
 8000798:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800079a:	4b18      	ldr	r3, [pc, #96]	; (80007fc <MX_ADC1_Init+0xbc>)
 800079c:	2200      	movs	r2, #0
 800079e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007a0:	4b16      	ldr	r3, [pc, #88]	; (80007fc <MX_ADC1_Init+0xbc>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80007a8:	4b14      	ldr	r3, [pc, #80]	; (80007fc <MX_ADC1_Init+0xbc>)
 80007aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80007ae:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <MX_ADC1_Init+0xbc>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007b8:	4810      	ldr	r0, [pc, #64]	; (80007fc <MX_ADC1_Init+0xbc>)
 80007ba:	f001 fbbb 	bl	8001f34 <HAL_ADC_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80007c4:	f000 fd26 	bl	8001214 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80007c8:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <MX_ADC1_Init+0xc4>)
 80007ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007cc:	2306      	movs	r3, #6
 80007ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80007d0:	2302      	movs	r3, #2
 80007d2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007d4:	237f      	movs	r3, #127	; 0x7f
 80007d6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007d8:	2304      	movs	r3, #4
 80007da:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e0:	463b      	mov	r3, r7
 80007e2:	4619      	mov	r1, r3
 80007e4:	4805      	ldr	r0, [pc, #20]	; (80007fc <MX_ADC1_Init+0xbc>)
 80007e6:	f001 fcf1 	bl	80021cc <HAL_ADC_ConfigChannel>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80007f0:	f000 fd10 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007f4:	bf00      	nop
 80007f6:	3718      	adds	r7, #24
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20002388 	.word	0x20002388
 8000800:	50040000 	.word	0x50040000
 8000804:	21800100 	.word	0x21800100

08000808 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 800080c:	4b2c      	ldr	r3, [pc, #176]	; (80008c0 <MX_DFSDM1_Init+0xb8>)
 800080e:	4a2d      	ldr	r2, [pc, #180]	; (80008c4 <MX_DFSDM1_Init+0xbc>)
 8000810:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000812:	4b2b      	ldr	r3, [pc, #172]	; (80008c0 <MX_DFSDM1_Init+0xb8>)
 8000814:	2200      	movs	r2, #0
 8000816:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8000818:	4b29      	ldr	r3, [pc, #164]	; (80008c0 <MX_DFSDM1_Init+0xb8>)
 800081a:	2201      	movs	r2, #1
 800081c:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 800081e:	4b28      	ldr	r3, [pc, #160]	; (80008c0 <MX_DFSDM1_Init+0xb8>)
 8000820:	2201      	movs	r2, #1
 8000822:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC2_ORDER;
 8000824:	4b26      	ldr	r3, [pc, #152]	; (80008c0 <MX_DFSDM1_Init+0xb8>)
 8000826:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800082a:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 192;
 800082c:	4b24      	ldr	r3, [pc, #144]	; (80008c0 <MX_DFSDM1_Init+0xb8>)
 800082e:	22c0      	movs	r2, #192	; 0xc0
 8000830:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8000832:	4b23      	ldr	r3, [pc, #140]	; (80008c0 <MX_DFSDM1_Init+0xb8>)
 8000834:	2201      	movs	r2, #1
 8000836:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8000838:	4821      	ldr	r0, [pc, #132]	; (80008c0 <MX_DFSDM1_Init+0xb8>)
 800083a:	f002 fa65 	bl	8002d08 <HAL_DFSDM_FilterInit>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 8000844:	f000 fce6 	bl	8001214 <Error_Handler>
  }
  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 8000848:	4b1f      	ldr	r3, [pc, #124]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 800084a:	4a20      	ldr	r2, [pc, #128]	; (80008cc <MX_DFSDM1_Init+0xc4>)
 800084c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = DISABLE;
 800084e:	4b1e      	ldr	r3, [pc, #120]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 8000850:	2200      	movs	r2, #0
 8000852:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000854:	4b1c      	ldr	r3, [pc, #112]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 800085a:	4b1b      	ldr	r3, [pc, #108]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 800085c:	2202      	movs	r2, #2
 800085e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_ADC_OUTPUT;
 8000860:	4b19      	ldr	r3, [pc, #100]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 8000862:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000866:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000868:	4b17      	ldr	r3, [pc, #92]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 800086a:	2200      	movs	r2, #0
 800086c:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 800086e:	4b16      	ldr	r3, [pc, #88]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000874:	4b14      	ldr	r3, [pc, #80]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 8000876:	2200      	movs	r2, #0
 8000878:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 800087a:	4b13      	ldr	r3, [pc, #76]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 800087c:	2200      	movs	r2, #0
 800087e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000880:	4b11      	ldr	r3, [pc, #68]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 8000882:	2200      	movs	r2, #0
 8000884:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 8000886:	4b10      	ldr	r3, [pc, #64]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 8000888:	2201      	movs	r2, #1
 800088a:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0x00;
 800088c:	4b0e      	ldr	r3, [pc, #56]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 800088e:	2200      	movs	r2, #0
 8000890:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 7;
 8000892:	4b0d      	ldr	r3, [pc, #52]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 8000894:	2207      	movs	r2, #7
 8000896:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 8000898:	480b      	ldr	r0, [pc, #44]	; (80008c8 <MX_DFSDM1_Init+0xc0>)
 800089a:	f002 f975 	bl	8002b88 <HAL_DFSDM_ChannelInit>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_DFSDM1_Init+0xa0>
  {
    Error_Handler();
 80008a4:	f000 fcb6 	bl	8001214 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_0, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80008a8:	2201      	movs	r2, #1
 80008aa:	2101      	movs	r1, #1
 80008ac:	4804      	ldr	r0, [pc, #16]	; (80008c0 <MX_DFSDM1_Init+0xb8>)
 80008ae:	f002 fb05 	bl	8002ebc <HAL_DFSDM_FilterConfigRegChannel>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_DFSDM1_Init+0xb4>
  {
    Error_Handler();
 80008b8:	f000 fcac 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80008bc:	bf00      	nop
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20001fa4 	.word	0x20001fa4
 80008c4:	40016100 	.word	0x40016100
 80008c8:	20002580 	.word	0x20002580
 80008cc:	40016000 	.word	0x40016000

080008d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008d4:	4b1b      	ldr	r3, [pc, #108]	; (8000944 <MX_I2C1_Init+0x74>)
 80008d6:	4a1c      	ldr	r2, [pc, #112]	; (8000948 <MX_I2C1_Init+0x78>)
 80008d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 80008da:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <MX_I2C1_Init+0x74>)
 80008dc:	4a1b      	ldr	r2, [pc, #108]	; (800094c <MX_I2C1_Init+0x7c>)
 80008de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008e0:	4b18      	ldr	r3, [pc, #96]	; (8000944 <MX_I2C1_Init+0x74>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008e6:	4b17      	ldr	r3, [pc, #92]	; (8000944 <MX_I2C1_Init+0x74>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008ec:	4b15      	ldr	r3, [pc, #84]	; (8000944 <MX_I2C1_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008f2:	4b14      	ldr	r3, [pc, #80]	; (8000944 <MX_I2C1_Init+0x74>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008f8:	4b12      	ldr	r3, [pc, #72]	; (8000944 <MX_I2C1_Init+0x74>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <MX_I2C1_Init+0x74>)
 8000900:	2200      	movs	r2, #0
 8000902:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000904:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <MX_I2C1_Init+0x74>)
 8000906:	2200      	movs	r2, #0
 8000908:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800090a:	480e      	ldr	r0, [pc, #56]	; (8000944 <MX_I2C1_Init+0x74>)
 800090c:	f002 fefe 	bl	800370c <HAL_I2C_Init>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000916:	f000 fc7d 	bl	8001214 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800091a:	2100      	movs	r1, #0
 800091c:	4809      	ldr	r0, [pc, #36]	; (8000944 <MX_I2C1_Init+0x74>)
 800091e:	f002 ff84 	bl	800382a <HAL_I2CEx_ConfigAnalogFilter>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000928:	f000 fc74 	bl	8001214 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800092c:	2100      	movs	r1, #0
 800092e:	4805      	ldr	r0, [pc, #20]	; (8000944 <MX_I2C1_Init+0x74>)
 8000930:	f002 ffc6 	bl	80038c0 <HAL_I2CEx_ConfigDigitalFilter>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800093a:	f000 fc6b 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	20001f58 	.word	0x20001f58
 8000948:	40005400 	.word	0x40005400
 800094c:	00b03fdb 	.word	0x00b03fdb

08000950 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000954:	4b1b      	ldr	r3, [pc, #108]	; (80009c4 <MX_I2C3_Init+0x74>)
 8000956:	4a1c      	ldr	r2, [pc, #112]	; (80009c8 <MX_I2C3_Init+0x78>)
 8000958:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00B03FDB;
 800095a:	4b1a      	ldr	r3, [pc, #104]	; (80009c4 <MX_I2C3_Init+0x74>)
 800095c:	4a1b      	ldr	r2, [pc, #108]	; (80009cc <MX_I2C3_Init+0x7c>)
 800095e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000960:	4b18      	ldr	r3, [pc, #96]	; (80009c4 <MX_I2C3_Init+0x74>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000966:	4b17      	ldr	r3, [pc, #92]	; (80009c4 <MX_I2C3_Init+0x74>)
 8000968:	2201      	movs	r2, #1
 800096a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800096c:	4b15      	ldr	r3, [pc, #84]	; (80009c4 <MX_I2C3_Init+0x74>)
 800096e:	2200      	movs	r2, #0
 8000970:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000972:	4b14      	ldr	r3, [pc, #80]	; (80009c4 <MX_I2C3_Init+0x74>)
 8000974:	2200      	movs	r2, #0
 8000976:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000978:	4b12      	ldr	r3, [pc, #72]	; (80009c4 <MX_I2C3_Init+0x74>)
 800097a:	2200      	movs	r2, #0
 800097c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800097e:	4b11      	ldr	r3, [pc, #68]	; (80009c4 <MX_I2C3_Init+0x74>)
 8000980:	2200      	movs	r2, #0
 8000982:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000984:	4b0f      	ldr	r3, [pc, #60]	; (80009c4 <MX_I2C3_Init+0x74>)
 8000986:	2200      	movs	r2, #0
 8000988:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800098a:	480e      	ldr	r0, [pc, #56]	; (80009c4 <MX_I2C3_Init+0x74>)
 800098c:	f002 febe 	bl	800370c <HAL_I2C_Init>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000996:	f000 fc3d 	bl	8001214 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800099a:	2100      	movs	r1, #0
 800099c:	4809      	ldr	r0, [pc, #36]	; (80009c4 <MX_I2C3_Init+0x74>)
 800099e:	f002 ff44 	bl	800382a <HAL_I2CEx_ConfigAnalogFilter>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80009a8:	f000 fc34 	bl	8001214 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80009ac:	2100      	movs	r1, #0
 80009ae:	4805      	ldr	r0, [pc, #20]	; (80009c4 <MX_I2C3_Init+0x74>)
 80009b0:	f002 ff86 	bl	80038c0 <HAL_I2CEx_ConfigDigitalFilter>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80009ba:	f000 fc2b 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20001d08 	.word	0x20001d08
 80009c8:	40005c00 	.word	0x40005c00
 80009cc:	00b03fdb 	.word	0x00b03fdb

080009d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80009d6:	1d3b      	adds	r3, r7, #4
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80009e4:	2300      	movs	r3, #0
 80009e6:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80009e8:	4b25      	ldr	r3, [pc, #148]	; (8000a80 <MX_RTC_Init+0xb0>)
 80009ea:	4a26      	ldr	r2, [pc, #152]	; (8000a84 <MX_RTC_Init+0xb4>)
 80009ec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80009ee:	4b24      	ldr	r3, [pc, #144]	; (8000a80 <MX_RTC_Init+0xb0>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80009f4:	4b22      	ldr	r3, [pc, #136]	; (8000a80 <MX_RTC_Init+0xb0>)
 80009f6:	227f      	movs	r2, #127	; 0x7f
 80009f8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80009fa:	4b21      	ldr	r3, [pc, #132]	; (8000a80 <MX_RTC_Init+0xb0>)
 80009fc:	22ff      	movs	r2, #255	; 0xff
 80009fe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a00:	4b1f      	ldr	r3, [pc, #124]	; (8000a80 <MX_RTC_Init+0xb0>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000a06:	4b1e      	ldr	r3, [pc, #120]	; (8000a80 <MX_RTC_Init+0xb0>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a0c:	4b1c      	ldr	r3, [pc, #112]	; (8000a80 <MX_RTC_Init+0xb0>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a12:	4b1b      	ldr	r3, [pc, #108]	; (8000a80 <MX_RTC_Init+0xb0>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a18:	4819      	ldr	r0, [pc, #100]	; (8000a80 <MX_RTC_Init+0xb0>)
 8000a1a:	f006 fddd 	bl	80075d8 <HAL_RTC_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8000a24:	f000 fbf6 	bl	8001214 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000a34:	2300      	movs	r3, #0
 8000a36:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	2200      	movs	r2, #0
 8000a40:	4619      	mov	r1, r3
 8000a42:	480f      	ldr	r0, [pc, #60]	; (8000a80 <MX_RTC_Init+0xb0>)
 8000a44:	f006 fe43 	bl	80076ce <HAL_RTC_SetTime>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8000a4e:	f000 fbe1 	bl	8001214 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8000a52:	2302      	movs	r3, #2
 8000a54:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_APRIL;
 8000a56:	2304      	movs	r3, #4
 8000a58:	707b      	strb	r3, [r7, #1]
  sDate.Date = 3;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 20;
 8000a5e:	2314      	movs	r3, #20
 8000a60:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000a62:	463b      	mov	r3, r7
 8000a64:	2200      	movs	r2, #0
 8000a66:	4619      	mov	r1, r3
 8000a68:	4805      	ldr	r0, [pc, #20]	; (8000a80 <MX_RTC_Init+0xb0>)
 8000a6a:	f006 fecd 	bl	8007808 <HAL_RTC_SetDate>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8000a74:	f000 fbce 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a78:	bf00      	nop
 8000a7a:	3718      	adds	r7, #24
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	2000250c 	.word	0x2000250c
 8000a84:	40002800 	.word	0x40002800

08000a88 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000a8c:	4b0d      	ldr	r3, [pc, #52]	; (8000ac4 <MX_SDMMC1_SD_Init+0x3c>)
 8000a8e:	4a0e      	ldr	r2, [pc, #56]	; (8000ac8 <MX_SDMMC1_SD_Init+0x40>)
 8000a90:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000a92:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <MX_SDMMC1_SD_Init+0x3c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000a98:	4b0a      	ldr	r3, [pc, #40]	; (8000ac4 <MX_SDMMC1_SD_Init+0x3c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000a9e:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <MX_SDMMC1_SD_Init+0x3c>)
 8000aa0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000aa4:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000aa6:	4b07      	ldr	r3, [pc, #28]	; (8000ac4 <MX_SDMMC1_SD_Init+0x3c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8000aac:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <MX_SDMMC1_SD_Init+0x3c>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	615a      	str	r2, [r3, #20]
  hsd1.Init.Transceiver = SDMMC_TRANSCEIVER_ENABLE;
 8000ab2:	4b04      	ldr	r3, [pc, #16]	; (8000ac4 <MX_SDMMC1_SD_Init+0x3c>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	20001ff8 	.word	0x20001ff8
 8000ac8:	50062400 	.word	0x50062400

08000acc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ad0:	4b1b      	ldr	r3, [pc, #108]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000ad2:	4a1c      	ldr	r2, [pc, #112]	; (8000b44 <MX_SPI1_Init+0x78>)
 8000ad4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ad6:	4b1a      	ldr	r3, [pc, #104]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000ad8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000adc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ade:	4b18      	ldr	r3, [pc, #96]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ae4:	4b16      	ldr	r3, [pc, #88]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000ae6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000aea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000aec:	4b14      	ldr	r3, [pc, #80]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000aee:	2202      	movs	r2, #2
 8000af0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000af2:	4b13      	ldr	r3, [pc, #76]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000af8:	4b11      	ldr	r3, [pc, #68]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000afa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000afe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000b00:	4b0f      	ldr	r3, [pc, #60]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000b02:	2218      	movs	r2, #24
 8000b04:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b06:	4b0e      	ldr	r3, [pc, #56]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b0c:	4b0c      	ldr	r3, [pc, #48]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b12:	4b0b      	ldr	r3, [pc, #44]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000b18:	4b09      	ldr	r3, [pc, #36]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000b1a:	2207      	movs	r2, #7
 8000b1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b1e:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000b24:	4b06      	ldr	r3, [pc, #24]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b2a:	4805      	ldr	r0, [pc, #20]	; (8000b40 <MX_SPI1_Init+0x74>)
 8000b2c:	f008 fcaf 	bl	800948e <HAL_SPI_Init>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000b36:	f000 fb6d 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	200025b8 	.word	0x200025b8
 8000b44:	40013000 	.word	0x40013000

08000b48 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000b4c:	4b1b      	ldr	r3, [pc, #108]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b4e:	4a1c      	ldr	r2, [pc, #112]	; (8000bc0 <MX_SPI3_Init+0x78>)
 8000b50:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b52:	4b1a      	ldr	r3, [pc, #104]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b58:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b5a:	4b18      	ldr	r3, [pc, #96]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b60:	4b16      	ldr	r3, [pc, #88]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b62:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000b66:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000b68:	4b14      	ldr	r3, [pc, #80]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b6a:	2202      	movs	r2, #2
 8000b6c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000b6e:	4b13      	ldr	r3, [pc, #76]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b74:	4b11      	ldr	r3, [pc, #68]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b7a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000b7c:	4b0f      	ldr	r3, [pc, #60]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b7e:	2218      	movs	r2, #24
 8000b80:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b82:	4b0e      	ldr	r3, [pc, #56]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b88:	4b0c      	ldr	r3, [pc, #48]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b8e:	4b0b      	ldr	r3, [pc, #44]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000b94:	4b09      	ldr	r3, [pc, #36]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b96:	2207      	movs	r2, #7
 8000b98:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b9a:	4b08      	ldr	r3, [pc, #32]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000ba0:	4b06      	ldr	r3, [pc, #24]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000ba6:	4805      	ldr	r0, [pc, #20]	; (8000bbc <MX_SPI3_Init+0x74>)
 8000ba8:	f008 fc71 	bl	800948e <HAL_SPI_Init>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000bb2:	f000 fb2f 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	20002324 	.word	0x20002324
 8000bc0:	40003c00 	.word	0x40003c00

08000bc4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b088      	sub	sp, #32
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bca:	f107 0310 	add.w	r3, r7, #16
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	605a      	str	r2, [r3, #4]
 8000bd4:	609a      	str	r2, [r3, #8]
 8000bd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000be2:	4b1e      	ldr	r3, [pc, #120]	; (8000c5c <MX_TIM2_Init+0x98>)
 8000be4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000be8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8000bea:	4b1c      	ldr	r3, [pc, #112]	; (8000c5c <MX_TIM2_Init+0x98>)
 8000bec:	2277      	movs	r2, #119	; 0x77
 8000bee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf0:	4b1a      	ldr	r3, [pc, #104]	; (8000c5c <MX_TIM2_Init+0x98>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 8000bf6:	4b19      	ldr	r3, [pc, #100]	; (8000c5c <MX_TIM2_Init+0x98>)
 8000bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bfc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bfe:	4b17      	ldr	r3, [pc, #92]	; (8000c5c <MX_TIM2_Init+0x98>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c04:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <MX_TIM2_Init+0x98>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c0a:	4814      	ldr	r0, [pc, #80]	; (8000c5c <MX_TIM2_Init+0x98>)
 8000c0c:	f008 fce2 	bl	80095d4 <HAL_TIM_Base_Init>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000c16:	f000 fafd 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c20:	f107 0310 	add.w	r3, r7, #16
 8000c24:	4619      	mov	r1, r3
 8000c26:	480d      	ldr	r0, [pc, #52]	; (8000c5c <MX_TIM2_Init+0x98>)
 8000c28:	f008 febb 	bl	80099a2 <HAL_TIM_ConfigClockSource>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000c32:	f000 faef 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c36:	2300      	movs	r3, #0
 8000c38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c3e:	1d3b      	adds	r3, r7, #4
 8000c40:	4619      	mov	r1, r3
 8000c42:	4806      	ldr	r0, [pc, #24]	; (8000c5c <MX_TIM2_Init+0x98>)
 8000c44:	f009 f8d0 	bl	8009de8 <HAL_TIMEx_MasterConfigSynchronization>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000c4e:	f000 fae1 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c52:	bf00      	nop
 8000c54:	3720      	adds	r7, #32
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	2000261c 	.word	0x2000261c

08000c60 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b088      	sub	sp, #32
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c66:	f107 0310 	add.w	r3, r7, #16
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
 8000c70:	609a      	str	r2, [r3, #8]
 8000c72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000c7e:	4b1d      	ldr	r3, [pc, #116]	; (8000cf4 <MX_TIM5_Init+0x94>)
 8000c80:	4a1d      	ldr	r2, [pc, #116]	; (8000cf8 <MX_TIM5_Init+0x98>)
 8000c82:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 120;
 8000c84:	4b1b      	ldr	r3, [pc, #108]	; (8000cf4 <MX_TIM5_Init+0x94>)
 8000c86:	2278      	movs	r2, #120	; 0x78
 8000c88:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c8a:	4b1a      	ldr	r3, [pc, #104]	; (8000cf4 <MX_TIM5_Init+0x94>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000;
 8000c90:	4b18      	ldr	r3, [pc, #96]	; (8000cf4 <MX_TIM5_Init+0x94>)
 8000c92:	f242 7210 	movw	r2, #10000	; 0x2710
 8000c96:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c98:	4b16      	ldr	r3, [pc, #88]	; (8000cf4 <MX_TIM5_Init+0x94>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c9e:	4b15      	ldr	r3, [pc, #84]	; (8000cf4 <MX_TIM5_Init+0x94>)
 8000ca0:	2280      	movs	r2, #128	; 0x80
 8000ca2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000ca4:	4813      	ldr	r0, [pc, #76]	; (8000cf4 <MX_TIM5_Init+0x94>)
 8000ca6:	f008 fc95 	bl	80095d4 <HAL_TIM_Base_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000cb0:	f000 fab0 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000cba:	f107 0310 	add.w	r3, r7, #16
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	480c      	ldr	r0, [pc, #48]	; (8000cf4 <MX_TIM5_Init+0x94>)
 8000cc2:	f008 fe6e 	bl	80099a2 <HAL_TIM_ConfigClockSource>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8000ccc:	f000 faa2 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000cd8:	1d3b      	adds	r3, r7, #4
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4805      	ldr	r0, [pc, #20]	; (8000cf4 <MX_TIM5_Init+0x94>)
 8000cde:	f009 f883 	bl	8009de8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8000ce8:	f000 fa94 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000cec:	bf00      	nop
 8000cee:	3720      	adds	r7, #32
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	200022d8 	.word	0x200022d8
 8000cf8:	40000c00 	.word	0x40000c00

08000cfc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d02:	1d3b      	adds	r3, r7, #4
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d0c:	4b14      	ldr	r3, [pc, #80]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d0e:	4a15      	ldr	r2, [pc, #84]	; (8000d64 <MX_TIM6_Init+0x68>)
 8000d10:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 119;
 8000d12:	4b13      	ldr	r3, [pc, #76]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d14:	2277      	movs	r2, #119	; 0x77
 8000d16:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d18:	4b11      	ldr	r3, [pc, #68]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8000d1e:	4b10      	ldr	r3, [pc, #64]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d24:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d26:	4b0e      	ldr	r3, [pc, #56]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d2c:	480c      	ldr	r0, [pc, #48]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d2e:	f008 fc51 	bl	80095d4 <HAL_TIM_Base_Init>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000d38:	f000 fa6c 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	4619      	mov	r1, r3
 8000d48:	4805      	ldr	r0, [pc, #20]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d4a:	f009 f84d 	bl	8009de8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000d54:	f000 fa5e 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d58:	bf00      	nop
 8000d5a:	3710      	adds	r7, #16
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20002534 	.word	0x20002534
 8000d64:	40001000 	.word	0x40001000

08000d68 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d6e:	1d3b      	adds	r3, r7, #4
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	605a      	str	r2, [r3, #4]
 8000d76:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000d78:	4b14      	ldr	r3, [pc, #80]	; (8000dcc <MX_TIM7_Init+0x64>)
 8000d7a:	4a15      	ldr	r2, [pc, #84]	; (8000dd0 <MX_TIM7_Init+0x68>)
 8000d7c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 119;
 8000d7e:	4b13      	ldr	r3, [pc, #76]	; (8000dcc <MX_TIM7_Init+0x64>)
 8000d80:	2277      	movs	r2, #119	; 0x77
 8000d82:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d84:	4b11      	ldr	r3, [pc, #68]	; (8000dcc <MX_TIM7_Init+0x64>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 0xFFFF;
 8000d8a:	4b10      	ldr	r3, [pc, #64]	; (8000dcc <MX_TIM7_Init+0x64>)
 8000d8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d90:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d92:	4b0e      	ldr	r3, [pc, #56]	; (8000dcc <MX_TIM7_Init+0x64>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000d98:	480c      	ldr	r0, [pc, #48]	; (8000dcc <MX_TIM7_Init+0x64>)
 8000d9a:	f008 fc1b 	bl	80095d4 <HAL_TIM_Base_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000da4:	f000 fa36 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000da8:	2300      	movs	r3, #0
 8000daa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dac:	2300      	movs	r3, #0
 8000dae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000db0:	1d3b      	adds	r3, r7, #4
 8000db2:	4619      	mov	r1, r3
 8000db4:	4805      	ldr	r0, [pc, #20]	; (8000dcc <MX_TIM7_Init+0x64>)
 8000db6:	f009 f817 	bl	8009de8 <HAL_TIMEx_MasterConfigSynchronization>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000dc0:	f000 fa28 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000dc4:	bf00      	nop
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	200026f8 	.word	0x200026f8
 8000dd0:	40001400 	.word	0x40001400

08000dd4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dd8:	4b22      	ldr	r3, [pc, #136]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000dda:	4a23      	ldr	r2, [pc, #140]	; (8000e68 <MX_USART2_UART_Init+0x94>)
 8000ddc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dde:	4b21      	ldr	r3, [pc, #132]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000de0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000de4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000de6:	4b1f      	ldr	r3, [pc, #124]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dec:	4b1d      	ldr	r3, [pc, #116]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000df2:	4b1c      	ldr	r3, [pc, #112]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000df8:	4b1a      	ldr	r3, [pc, #104]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000dfa:	220c      	movs	r2, #12
 8000dfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dfe:	4b19      	ldr	r3, [pc, #100]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e04:	4b17      	ldr	r3, [pc, #92]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e0a:	4b16      	ldr	r3, [pc, #88]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e10:	4b14      	ldr	r3, [pc, #80]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e16:	4b13      	ldr	r3, [pc, #76]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e1c:	4811      	ldr	r0, [pc, #68]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000e1e:	f009 f889 	bl	8009f34 <HAL_UART_Init>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000e28:	f000 f9f4 	bl	8001214 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	480d      	ldr	r0, [pc, #52]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000e30:	f009 fd40 	bl	800a8b4 <HAL_UARTEx_SetTxFifoThreshold>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000e3a:	f000 f9eb 	bl	8001214 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4808      	ldr	r0, [pc, #32]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000e42:	f009 fd75 	bl	800a930 <HAL_UARTEx_SetRxFifoThreshold>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000e4c:	f000 f9e2 	bl	8001214 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000e50:	4804      	ldr	r0, [pc, #16]	; (8000e64 <MX_USART2_UART_Init+0x90>)
 8000e52:	f009 fcf6 	bl	800a842 <HAL_UARTEx_DisableFifoMode>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000e5c:	f000 f9da 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	20002668 	.word	0x20002668
 8000e68:	40004400 	.word	0x40004400

08000e6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000e72:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <MX_DMA_Init+0x50>)
 8000e74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e76:	4a11      	ldr	r2, [pc, #68]	; (8000ebc <MX_DMA_Init+0x50>)
 8000e78:	f043 0304 	orr.w	r3, r3, #4
 8000e7c:	6493      	str	r3, [r2, #72]	; 0x48
 8000e7e:	4b0f      	ldr	r3, [pc, #60]	; (8000ebc <MX_DMA_Init+0x50>)
 8000e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e82:	f003 0304 	and.w	r3, r3, #4
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e8a:	4b0c      	ldr	r3, [pc, #48]	; (8000ebc <MX_DMA_Init+0x50>)
 8000e8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e8e:	4a0b      	ldr	r2, [pc, #44]	; (8000ebc <MX_DMA_Init+0x50>)
 8000e90:	f043 0301 	orr.w	r3, r3, #1
 8000e94:	6493      	str	r3, [r2, #72]	; 0x48
 8000e96:	4b09      	ldr	r3, [pc, #36]	; (8000ebc <MX_DMA_Init+0x50>)
 8000e98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	603b      	str	r3, [r7, #0]
 8000ea0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2105      	movs	r1, #5
 8000ea6:	200e      	movs	r0, #14
 8000ea8:	f001 fe44 	bl	8002b34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000eac:	200e      	movs	r0, #14
 8000eae:	f001 fe5d 	bl	8002b6c <HAL_NVIC_EnableIRQ>

}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40021000 	.word	0x40021000

08000ec0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08e      	sub	sp, #56	; 0x38
 8000ec4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	605a      	str	r2, [r3, #4]
 8000ed0:	609a      	str	r2, [r3, #8]
 8000ed2:	60da      	str	r2, [r3, #12]
 8000ed4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed6:	4bb4      	ldr	r3, [pc, #720]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eda:	4ab3      	ldr	r2, [pc, #716]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000edc:	f043 0302 	orr.w	r3, r3, #2
 8000ee0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ee2:	4bb1      	ldr	r3, [pc, #708]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	623b      	str	r3, [r7, #32]
 8000eec:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eee:	4bae      	ldr	r3, [pc, #696]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef2:	4aad      	ldr	r2, [pc, #692]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000ef4:	f043 0308 	orr.w	r3, r3, #8
 8000ef8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000efa:	4bab      	ldr	r3, [pc, #684]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000efe:	f003 0308 	and.w	r3, r3, #8
 8000f02:	61fb      	str	r3, [r7, #28]
 8000f04:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f06:	4ba8      	ldr	r3, [pc, #672]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0a:	4aa7      	ldr	r2, [pc, #668]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f0c:	f043 0304 	orr.w	r3, r3, #4
 8000f10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f12:	4ba5      	ldr	r3, [pc, #660]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f16:	f003 0304 	and.w	r3, r3, #4
 8000f1a:	61bb      	str	r3, [r7, #24]
 8000f1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f1e:	4ba2      	ldr	r3, [pc, #648]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f22:	4aa1      	ldr	r2, [pc, #644]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f24:	f043 0310 	orr.w	r3, r3, #16
 8000f28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f2a:	4b9f      	ldr	r3, [pc, #636]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f2e:	f003 0310 	and.w	r3, r3, #16
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f36:	4b9c      	ldr	r3, [pc, #624]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f3a:	4a9b      	ldr	r2, [pc, #620]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f42:	4b99      	ldr	r3, [pc, #612]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	613b      	str	r3, [r7, #16]
 8000f4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f4e:	4b96      	ldr	r3, [pc, #600]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f52:	4a95      	ldr	r2, [pc, #596]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f54:	f043 0320 	orr.w	r3, r3, #32
 8000f58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f5a:	4b93      	ldr	r3, [pc, #588]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f5e:	f003 0320 	and.w	r3, r3, #32
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f66:	4b90      	ldr	r3, [pc, #576]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f6a:	4a8f      	ldr	r2, [pc, #572]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f72:	4b8d      	ldr	r3, [pc, #564]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8000f7e:	f003 fe6f 	bl	8004c60 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f82:	4b89      	ldr	r3, [pc, #548]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f86:	4a88      	ldr	r2, [pc, #544]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f8e:	4b86      	ldr	r3, [pc, #536]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_LIS2MDL_GPIO_Port, CS_LIS2MDL_Pin, GPIO_PIN_SET);
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fa0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa4:	f002 fb80 	bl	80036a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SD_SEL_Pin|SD_EN_Pin|CS_LIS2DW12_Pin|CS_IIS3DHHC_Pin
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f641 4130 	movw	r1, #7216	; 0x1c30
 8000fae:	487f      	ldr	r0, [pc, #508]	; (80011ac <MX_GPIO_Init+0x2ec>)
 8000fb0:	f002 fb7a 	bl	80036a8 <HAL_GPIO_WritePin>
                          |CS_LSM6DSOX_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	487d      	ldr	r0, [pc, #500]	; (80011b0 <MX_GPIO_Init+0x2f0>)
 8000fba:	f002 fb75 	bl	80036a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_BLE_GPIO_Port, NRST_BLE_Pin, GPIO_PIN_RESET);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fc8:	f002 fb6e 	bl	80036a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, USER_LED_Pin|BB_MODE_Pin, GPIO_PIN_RESET);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2105      	movs	r1, #5
 8000fd0:	4878      	ldr	r0, [pc, #480]	; (80011b4 <MX_GPIO_Init+0x2f4>)
 8000fd2:	f002 fb69 	bl	80036a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CHG_LED2_GPIO_Port, CHG_LED2_Pin, GPIO_PIN_SET);
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fdc:	4876      	ldr	r0, [pc, #472]	; (80011b8 <MX_GPIO_Init+0x2f8>)
 8000fde:	f002 fb63 	bl	80036a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDO_2V7_EN_GPIO_Port, LDO_2V7_EN_Pin, GPIO_PIN_SET);
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	2180      	movs	r1, #128	; 0x80
 8000fe6:	4873      	ldr	r0, [pc, #460]	; (80011b4 <MX_GPIO_Init+0x2f4>)
 8000fe8:	f002 fb5e 	bl	80036a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SW_SEL_GPIO_Port, SW_SEL_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2110      	movs	r1, #16
 8000ff0:	4871      	ldr	r0, [pc, #452]	; (80011b8 <MX_GPIO_Init+0x2f8>)
 8000ff2:	f002 fb59 	bl	80036a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CPU_LED_GPIO_Port, CPU_LED_Pin, GPIO_PIN_RESET);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ffc:	486f      	ldr	r0, [pc, #444]	; (80011bc <MX_GPIO_Init+0x2fc>)
 8000ffe:	f002 fb53 	bl	80036a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INT2_LSM6DSOX_Pin INT2_IIS3DHHC_Pin */
  GPIO_InitStruct.Pin = INT2_LSM6DSOX_Pin|INT2_IIS3DHHC_Pin;
 8001002:	2348      	movs	r3, #72	; 0x48
 8001004:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001006:	4b6e      	ldr	r3, [pc, #440]	; (80011c0 <MX_GPIO_Init+0x300>)
 8001008:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800100e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001012:	4619      	mov	r1, r3
 8001014:	4865      	ldr	r0, [pc, #404]	; (80011ac <MX_GPIO_Init+0x2ec>)
 8001016:	f002 f99d 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_LIS2MDL_Pin */
  GPIO_InitStruct.Pin = CS_LIS2MDL_Pin;
 800101a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800101e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001020:	2311      	movs	r3, #17
 8001022:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001028:	2303      	movs	r3, #3
 800102a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CS_LIS2MDL_GPIO_Port, &GPIO_InitStruct);
 800102c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001030:	4619      	mov	r1, r3
 8001032:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001036:	f002 f98d 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_SEL_Pin SD_EN_Pin */
  GPIO_InitStruct.Pin = SD_SEL_Pin|SD_EN_Pin;
 800103a:	2330      	movs	r3, #48	; 0x30
 800103c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103e:	2301      	movs	r3, #1
 8001040:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001046:	2300      	movs	r3, #0
 8001048:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800104a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800104e:	4619      	mov	r1, r3
 8001050:	4856      	ldr	r0, [pc, #344]	; (80011ac <MX_GPIO_Init+0x2ec>)
 8001052:	f002 f97f 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_INT_Pin INT_LPS22HH_Pin INT2_LIS2DW12_Pin INT_HTS221_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin|INT_LPS22HH_Pin|INT2_LIS2DW12_Pin|INT_HTS221_Pin;
 8001056:	f24e 0310 	movw	r3, #57360	; 0xe010
 800105a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800105c:	4b58      	ldr	r3, [pc, #352]	; (80011c0 <MX_GPIO_Init+0x300>)
 800105e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001064:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001068:	4619      	mov	r1, r3
 800106a:	4851      	ldr	r0, [pc, #324]	; (80011b0 <MX_GPIO_Init+0x2f0>)
 800106c:	f002 f972 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001070:	2301      	movs	r3, #1
 8001072:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001074:	2301      	movs	r3, #1
 8001076:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2300      	movs	r3, #0
 800107e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001080:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001084:	4619      	mov	r1, r3
 8001086:	484a      	ldr	r0, [pc, #296]	; (80011b0 <MX_GPIO_Init+0x2f0>)
 8001088:	f002 f964 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_BLE_Pin */
  GPIO_InitStruct.Pin = NRST_BLE_Pin;
 800108c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001090:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001092:	2301      	movs	r3, #1
 8001094:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109a:	2300      	movs	r3, #0
 800109c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRST_BLE_GPIO_Port, &GPIO_InitStruct);
 800109e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010a2:	4619      	mov	r1, r3
 80010a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a8:	f002 f954 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pins : USER_LED_Pin BB_MODE_Pin LDO_2V7_EN_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin|BB_MODE_Pin|LDO_2V7_EN_Pin;
 80010ac:	2385      	movs	r3, #133	; 0x85
 80010ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b0:	2301      	movs	r3, #1
 80010b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b8:	2300      	movs	r3, #0
 80010ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80010bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010c0:	4619      	mov	r1, r3
 80010c2:	483c      	ldr	r0, [pc, #240]	; (80011b4 <MX_GPIO_Init+0x2f4>)
 80010c4:	f002 f946 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pins : CHG_LED2_Pin SW_SEL_Pin */
  GPIO_InitStruct.Pin = CHG_LED2_Pin|SW_SEL_Pin;
 80010c8:	f44f 6382 	mov.w	r3, #1040	; 0x410
 80010cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ce:	2301      	movs	r3, #1
 80010d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d2:	2300      	movs	r3, #0
 80010d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d6:	2300      	movs	r3, #0
 80010d8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010de:	4619      	mov	r1, r3
 80010e0:	4835      	ldr	r0, [pc, #212]	; (80011b8 <MX_GPIO_Init+0x2f8>)
 80010e2:	f002 f937 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHG_LED_Pin */
  GPIO_InitStruct.Pin = CHG_LED_Pin;
 80010e6:	2308      	movs	r3, #8
 80010e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ea:	2300      	movs	r3, #0
 80010ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CHG_LED_GPIO_Port, &GPIO_InitStruct);
 80010f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010f6:	4619      	mov	r1, r3
 80010f8:	482f      	ldr	r0, [pc, #188]	; (80011b8 <MX_GPIO_Init+0x2f8>)
 80010fa:	f002 f92b 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_LIS2DW12_Pin CS_IIS3DHHC_Pin CS_LSM6DSOX_Pin */
  GPIO_InitStruct.Pin = CS_LIS2DW12_Pin|CS_IIS3DHHC_Pin|CS_LSM6DSOX_Pin;
 80010fe:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001102:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001104:	2311      	movs	r3, #17
 8001106:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800110c:	2303      	movs	r3, #3
 800110e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001110:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001114:	4619      	mov	r1, r3
 8001116:	4825      	ldr	r0, [pc, #148]	; (80011ac <MX_GPIO_Init+0x2ec>)
 8001118:	f002 f91c 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pin : CPU_LED_Pin */
  GPIO_InitStruct.Pin = CPU_LED_Pin;
 800111c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001120:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001122:	2301      	movs	r3, #1
 8001124:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112a:	2300      	movs	r3, #0
 800112c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CPU_LED_GPIO_Port, &GPIO_InitStruct);
 800112e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001132:	4619      	mov	r1, r3
 8001134:	4821      	ldr	r0, [pc, #132]	; (80011bc <MX_GPIO_Init+0x2fc>)
 8001136:	f002 f90d 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT1_LIS2DW12_Pin */
  GPIO_InitStruct.Pin = INT1_LIS2DW12_Pin;
 800113a:	2320      	movs	r3, #32
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800113e:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <MX_GPIO_Init+0x300>)
 8001140:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(INT1_LIS2DW12_GPIO_Port, &GPIO_InitStruct);
 8001146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800114a:	4619      	mov	r1, r3
 800114c:	481d      	ldr	r0, [pc, #116]	; (80011c4 <MX_GPIO_Init+0x304>)
 800114e:	f002 f901 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT1_LSM6DSOX_Pin */
  GPIO_InitStruct.Pin = INT1_LSM6DSOX_Pin;
 8001152:	2304      	movs	r3, #4
 8001154:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001156:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <MX_GPIO_Init+0x300>)
 8001158:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(INT1_LSM6DSOX_GPIO_Port, &GPIO_InitStruct);
 800115e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001162:	4619      	mov	r1, r3
 8001164:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001168:	f002 f8f4 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_DETECT_Pin */
  GPIO_InitStruct.Pin = SD_DETECT_Pin;
 800116c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001170:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001172:	2300      	movs	r3, #0
 8001174:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_DETECT_GPIO_Port, &GPIO_InitStruct);
 800117a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800117e:	4619      	mov	r1, r3
 8001180:	480e      	ldr	r0, [pc, #56]	; (80011bc <MX_GPIO_Init+0x2fc>)
 8001182:	f002 f8e7 	bl	8003354 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_PB1_Pin */
  GPIO_InitStruct.Pin = USER_PB1_Pin;
 8001186:	2302      	movs	r3, #2
 8001188:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800118a:	4b0f      	ldr	r3, [pc, #60]	; (80011c8 <MX_GPIO_Init+0x308>)
 800118c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_PB1_GPIO_Port, &GPIO_InitStruct);
 8001192:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001196:	4619      	mov	r1, r3
 8001198:	4807      	ldr	r0, [pc, #28]	; (80011b8 <MX_GPIO_Init+0x2f8>)
 800119a:	f002 f8db 	bl	8003354 <HAL_GPIO_Init>

}
 800119e:	bf00      	nop
 80011a0:	3738      	adds	r7, #56	; 0x38
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40021000 	.word	0x40021000
 80011ac:	48001000 	.word	0x48001000
 80011b0:	48000c00 	.word	0x48000c00
 80011b4:	48001400 	.word	0x48001400
 80011b8:	48001800 	.word	0x48001800
 80011bc:	48000400 	.word	0x48000400
 80011c0:	10110000 	.word	0x10110000
 80011c4:	48000800 	.word	0x48000800
 80011c8:	10210000 	.word	0x10210000

080011cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80011d4:	f011 f84c 	bl	8012270 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80011d8:	2001      	movs	r0, #1
 80011da:	f00d fccc 	bl	800eb76 <osDelay>
 80011de:	e7fb      	b.n	80011d8 <StartDefaultTask+0xc>

080011e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a07      	ldr	r2, [pc, #28]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d102      	bne.n	80011f8 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 80011f2:	f000 fcbb 	bl	8001b6c <HAL_IncTick>
  else {
	  osEventFlagsSet(taskEventHandle, FAST_TASK_EVENT);
  }

  /* USER CODE END Callback 1 */
}
 80011f6:	e005      	b.n	8001204 <HAL_TIM_PeriodElapsedCallback+0x24>
	  osEventFlagsSet(taskEventHandle, FAST_TASK_EVENT);
 80011f8:	4b05      	ldr	r3, [pc, #20]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2101      	movs	r1, #1
 80011fe:	4618      	mov	r0, r3
 8001200:	f00d fd14 	bl	800ec2c <osEventFlagsSet>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40000400 	.word	0x40000400
 8001210:	20001f54 	.word	0x20001f54

08001214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121c:	e7fe      	b.n	800121c <Error_Handler+0x8>
	...

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <HAL_MspInit+0x4c>)
 8001228:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800122a:	4a10      	ldr	r2, [pc, #64]	; (800126c <HAL_MspInit+0x4c>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6613      	str	r3, [r2, #96]	; 0x60
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <HAL_MspInit+0x4c>)
 8001234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	4b0b      	ldr	r3, [pc, #44]	; (800126c <HAL_MspInit+0x4c>)
 8001240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001242:	4a0a      	ldr	r2, [pc, #40]	; (800126c <HAL_MspInit+0x4c>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001248:	6593      	str	r3, [r2, #88]	; 0x58
 800124a:	4b08      	ldr	r3, [pc, #32]	; (800126c <HAL_MspInit+0x4c>)
 800124c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800124e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	210f      	movs	r1, #15
 800125a:	f06f 0001 	mvn.w	r0, #1
 800125e:	f001 fc69 	bl	8002b34 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001262:	bf00      	nop
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40021000 	.word	0x40021000

08001270 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08a      	sub	sp, #40	; 0x28
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a21      	ldr	r2, [pc, #132]	; (8001314 <HAL_ADC_MspInit+0xa4>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d13c      	bne.n	800130c <HAL_ADC_MspInit+0x9c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001292:	4b21      	ldr	r3, [pc, #132]	; (8001318 <HAL_ADC_MspInit+0xa8>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001296:	4a20      	ldr	r2, [pc, #128]	; (8001318 <HAL_ADC_MspInit+0xa8>)
 8001298:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800129c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800129e:	4b1e      	ldr	r3, [pc, #120]	; (8001318 <HAL_ADC_MspInit+0xa8>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012a6:	613b      	str	r3, [r7, #16]
 80012a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012aa:	4b1b      	ldr	r3, [pc, #108]	; (8001318 <HAL_ADC_MspInit+0xa8>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ae:	4a1a      	ldr	r2, [pc, #104]	; (8001318 <HAL_ADC_MspInit+0xa8>)
 80012b0:	f043 0304 	orr.w	r3, r3, #4
 80012b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012b6:	4b18      	ldr	r3, [pc, #96]	; (8001318 <HAL_ADC_MspInit+0xa8>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ba:	f003 0304 	and.w	r3, r3, #4
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	4b15      	ldr	r3, [pc, #84]	; (8001318 <HAL_ADC_MspInit+0xa8>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c6:	4a14      	ldr	r2, [pc, #80]	; (8001318 <HAL_ADC_MspInit+0xa8>)
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ce:	4b12      	ldr	r3, [pc, #72]	; (8001318 <HAL_ADC_MspInit+0xa8>)
 80012d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	60bb      	str	r3, [r7, #8]
 80012d8:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = AN_VBATT_Pin;
 80012da:	2310      	movs	r3, #16
 80012dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80012de:	230b      	movs	r3, #11
 80012e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AN_VBATT_GPIO_Port, &GPIO_InitStruct);
 80012e6:	f107 0314 	add.w	r3, r7, #20
 80012ea:	4619      	mov	r1, r3
 80012ec:	480b      	ldr	r0, [pc, #44]	; (800131c <HAL_ADC_MspInit+0xac>)
 80012ee:	f002 f831 	bl	8003354 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC1_IN8_Pin;
 80012f2:	2308      	movs	r3, #8
 80012f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80012f6:	230b      	movs	r3, #11
 80012f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN8_GPIO_Port, &GPIO_InitStruct);
 80012fe:	f107 0314 	add.w	r3, r7, #20
 8001302:	4619      	mov	r1, r3
 8001304:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001308:	f002 f824 	bl	8003354 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800130c:	bf00      	nop
 800130e:	3728      	adds	r7, #40	; 0x28
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	50040000 	.word	0x50040000
 8001318:	40021000 	.word	0x40021000
 800131c:	48000800 	.word	0x48000800

08001320 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  if(DFSDM1_Init == 0)
 8001328:	4b2c      	ldr	r3, [pc, #176]	; (80013dc <HAL_DFSDM_FilterMspInit+0xbc>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d119      	bne.n	8001364 <HAL_DFSDM_FilterMspInit+0x44>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001330:	4b2b      	ldr	r3, [pc, #172]	; (80013e0 <HAL_DFSDM_FilterMspInit+0xc0>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	3301      	adds	r3, #1
 8001336:	4a2a      	ldr	r2, [pc, #168]	; (80013e0 <HAL_DFSDM_FilterMspInit+0xc0>)
 8001338:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800133a:	4b29      	ldr	r3, [pc, #164]	; (80013e0 <HAL_DFSDM_FilterMspInit+0xc0>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d10b      	bne.n	800135a <HAL_DFSDM_FilterMspInit+0x3a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001342:	4b28      	ldr	r3, [pc, #160]	; (80013e4 <HAL_DFSDM_FilterMspInit+0xc4>)
 8001344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001346:	4a27      	ldr	r2, [pc, #156]	; (80013e4 <HAL_DFSDM_FilterMspInit+0xc4>)
 8001348:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800134c:	6613      	str	r3, [r2, #96]	; 0x60
 800134e:	4b25      	ldr	r3, [pc, #148]	; (80013e4 <HAL_DFSDM_FilterMspInit+0xc4>)
 8001350:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001352:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]
    }
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800135a:	4b20      	ldr	r3, [pc, #128]	; (80013dc <HAL_DFSDM_FilterMspInit+0xbc>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	3301      	adds	r3, #1
 8001360:	4a1e      	ldr	r2, [pc, #120]	; (80013dc <HAL_DFSDM_FilterMspInit+0xbc>)
 8001362:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a1f      	ldr	r2, [pc, #124]	; (80013e8 <HAL_DFSDM_FilterMspInit+0xc8>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d131      	bne.n	80013d2 <HAL_DFSDM_FilterMspInit+0xb2>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 800136e:	4b1f      	ldr	r3, [pc, #124]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 8001370:	4a1f      	ldr	r2, [pc, #124]	; (80013f0 <HAL_DFSDM_FilterMspInit+0xd0>)
 8001372:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8001374:	4b1d      	ldr	r3, [pc, #116]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 8001376:	2256      	movs	r2, #86	; 0x56
 8001378:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800137a:	4b1c      	ldr	r3, [pc, #112]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8001380:	4b1a      	ldr	r3, [pc, #104]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8001386:	4b19      	ldr	r3, [pc, #100]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 8001388:	2280      	movs	r2, #128	; 0x80
 800138a:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800138c:	4b17      	ldr	r3, [pc, #92]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 800138e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001392:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001394:	4b15      	ldr	r3, [pc, #84]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 8001396:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800139a:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 800139c:	4b13      	ldr	r3, [pc, #76]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 800139e:	2220      	movs	r2, #32
 80013a0:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_HIGH;
 80013a2:	4b12      	ldr	r3, [pc, #72]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 80013a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80013aa:	4810      	ldr	r0, [pc, #64]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 80013ac:	f001 fe18 	bl	8002fe0 <HAL_DMA_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <HAL_DFSDM_FilterMspInit+0x9a>
    {
      Error_Handler();
 80013b6:	f7ff ff2d 	bl	8001214 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a0b      	ldr	r2, [pc, #44]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 80013be:	62da      	str	r2, [r3, #44]	; 0x2c
 80013c0:	4a0a      	ldr	r2, [pc, #40]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a08      	ldr	r2, [pc, #32]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 80013ca:	629a      	str	r2, [r3, #40]	; 0x28
 80013cc:	4a07      	ldr	r2, [pc, #28]	; (80013ec <HAL_DFSDM_FilterMspInit+0xcc>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 80013d2:	bf00      	nop
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	200001b4 	.word	0x200001b4
 80013e0:	200001b0 	.word	0x200001b0
 80013e4:	40021000 	.word	0x40021000
 80013e8:	40016100 	.word	0x40016100
 80013ec:	200023f4 	.word	0x200023f4
 80013f0:	40020044 	.word	0x40020044

080013f4 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  if(DFSDM1_Init == 0)
 80013fc:	4b11      	ldr	r3, [pc, #68]	; (8001444 <HAL_DFSDM_ChannelMspInit+0x50>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d119      	bne.n	8001438 <HAL_DFSDM_ChannelMspInit+0x44>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001404:	4b10      	ldr	r3, [pc, #64]	; (8001448 <HAL_DFSDM_ChannelMspInit+0x54>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	3301      	adds	r3, #1
 800140a:	4a0f      	ldr	r2, [pc, #60]	; (8001448 <HAL_DFSDM_ChannelMspInit+0x54>)
 800140c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <HAL_DFSDM_ChannelMspInit+0x54>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d10b      	bne.n	800142e <HAL_DFSDM_ChannelMspInit+0x3a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001416:	4b0d      	ldr	r3, [pc, #52]	; (800144c <HAL_DFSDM_ChannelMspInit+0x58>)
 8001418:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800141a:	4a0c      	ldr	r2, [pc, #48]	; (800144c <HAL_DFSDM_ChannelMspInit+0x58>)
 800141c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001420:	6613      	str	r3, [r2, #96]	; 0x60
 8001422:	4b0a      	ldr	r3, [pc, #40]	; (800144c <HAL_DFSDM_ChannelMspInit+0x58>)
 8001424:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001426:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
    }
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800142e:	4b05      	ldr	r3, [pc, #20]	; (8001444 <HAL_DFSDM_ChannelMspInit+0x50>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	3301      	adds	r3, #1
 8001434:	4a03      	ldr	r2, [pc, #12]	; (8001444 <HAL_DFSDM_ChannelMspInit+0x50>)
 8001436:	6013      	str	r3, [r2, #0]
  }

}
 8001438:	bf00      	nop
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	200001b4 	.word	0x200001b4
 8001448:	200001b0 	.word	0x200001b0
 800144c:	40021000 	.word	0x40021000

08001450 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08c      	sub	sp, #48	; 0x30
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 031c 	add.w	r3, r7, #28
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a2f      	ldr	r2, [pc, #188]	; (800152c <HAL_I2C_MspInit+0xdc>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d128      	bne.n	80014c4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001472:	4b2f      	ldr	r3, [pc, #188]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001476:	4a2e      	ldr	r2, [pc, #184]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 8001478:	f043 0302 	orr.w	r3, r3, #2
 800147c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800147e:	4b2c      	ldr	r3, [pc, #176]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001482:	f003 0302 	and.w	r3, r3, #2
 8001486:	61bb      	str	r3, [r7, #24]
 8001488:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = I2C1_SDA_Pin|I2C1_SCL_Pin;
 800148a:	23c0      	movs	r3, #192	; 0xc0
 800148c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800148e:	2312      	movs	r3, #18
 8001490:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001492:	2301      	movs	r3, #1
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001496:	2303      	movs	r3, #3
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800149a:	2304      	movs	r3, #4
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149e:	f107 031c 	add.w	r3, r7, #28
 80014a2:	4619      	mov	r1, r3
 80014a4:	4823      	ldr	r0, [pc, #140]	; (8001534 <HAL_I2C_MspInit+0xe4>)
 80014a6:	f001 ff55 	bl	8003354 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014aa:	4b21      	ldr	r3, [pc, #132]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 80014ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014ae:	4a20      	ldr	r2, [pc, #128]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 80014b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014b4:	6593      	str	r3, [r2, #88]	; 0x58
 80014b6:	4b1e      	ldr	r3, [pc, #120]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 80014b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80014c2:	e02f      	b.n	8001524 <HAL_I2C_MspInit+0xd4>
  else if(hi2c->Instance==I2C3)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a1b      	ldr	r2, [pc, #108]	; (8001538 <HAL_I2C_MspInit+0xe8>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d12a      	bne.n	8001524 <HAL_I2C_MspInit+0xd4>
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014ce:	4b18      	ldr	r3, [pc, #96]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d2:	4a17      	ldr	r2, [pc, #92]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 80014d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014da:	4b15      	ldr	r3, [pc, #84]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014e2:	613b      	str	r3, [r7, #16]
 80014e4:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80014e6:	f003 fbbb 	bl	8004c60 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = I2C3_SDA_Pin|I2C3_SCL_Pin;
 80014ea:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80014ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014f0:	2312      	movs	r3, #18
 80014f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014f4:	2301      	movs	r3, #1
 80014f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f8:	2303      	movs	r3, #3
 80014fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80014fc:	2304      	movs	r3, #4
 80014fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001500:	f107 031c 	add.w	r3, r7, #28
 8001504:	4619      	mov	r1, r3
 8001506:	480d      	ldr	r0, [pc, #52]	; (800153c <HAL_I2C_MspInit+0xec>)
 8001508:	f001 ff24 	bl	8003354 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 800150e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001510:	4a07      	ldr	r2, [pc, #28]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 8001512:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001516:	6593      	str	r3, [r2, #88]	; 0x58
 8001518:	4b05      	ldr	r3, [pc, #20]	; (8001530 <HAL_I2C_MspInit+0xe0>)
 800151a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800151c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	68fb      	ldr	r3, [r7, #12]
}
 8001524:	bf00      	nop
 8001526:	3730      	adds	r7, #48	; 0x30
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40005400 	.word	0x40005400
 8001530:	40021000 	.word	0x40021000
 8001534:	48000400 	.word	0x48000400
 8001538:	40005c00 	.word	0x40005c00
 800153c:	48001800 	.word	0x48001800

08001540 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a08      	ldr	r2, [pc, #32]	; (8001570 <HAL_RTC_MspInit+0x30>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d107      	bne.n	8001562 <HAL_RTC_MspInit+0x22>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001552:	4b08      	ldr	r3, [pc, #32]	; (8001574 <HAL_RTC_MspInit+0x34>)
 8001554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001558:	4a06      	ldr	r2, [pc, #24]	; (8001574 <HAL_RTC_MspInit+0x34>)
 800155a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800155e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	40002800 	.word	0x40002800
 8001574:	40021000 	.word	0x40021000

08001578 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08c      	sub	sp, #48	; 0x30
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001580:	f107 031c 	add.w	r3, r7, #28
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a40      	ldr	r2, [pc, #256]	; (8001698 <HAL_SD_MspInit+0x120>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d179      	bne.n	800168e <HAL_SD_MspInit+0x116>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800159a:	4b40      	ldr	r3, [pc, #256]	; (800169c <HAL_SD_MspInit+0x124>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800159e:	4a3f      	ldr	r2, [pc, #252]	; (800169c <HAL_SD_MspInit+0x124>)
 80015a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015a6:	4b3d      	ldr	r3, [pc, #244]	; (800169c <HAL_SD_MspInit+0x124>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ae:	61bb      	str	r3, [r7, #24]
 80015b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b2:	4b3a      	ldr	r3, [pc, #232]	; (800169c <HAL_SD_MspInit+0x124>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b6:	4a39      	ldr	r2, [pc, #228]	; (800169c <HAL_SD_MspInit+0x124>)
 80015b8:	f043 0302 	orr.w	r3, r3, #2
 80015bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015be:	4b37      	ldr	r3, [pc, #220]	; (800169c <HAL_SD_MspInit+0x124>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	617b      	str	r3, [r7, #20]
 80015c8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ca:	4b34      	ldr	r3, [pc, #208]	; (800169c <HAL_SD_MspInit+0x124>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ce:	4a33      	ldr	r2, [pc, #204]	; (800169c <HAL_SD_MspInit+0x124>)
 80015d0:	f043 0304 	orr.w	r3, r3, #4
 80015d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015d6:	4b31      	ldr	r3, [pc, #196]	; (800169c <HAL_SD_MspInit+0x124>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015da:	f003 0304 	and.w	r3, r3, #4
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e2:	4b2e      	ldr	r3, [pc, #184]	; (800169c <HAL_SD_MspInit+0x124>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e6:	4a2d      	ldr	r2, [pc, #180]	; (800169c <HAL_SD_MspInit+0x124>)
 80015e8:	f043 0308 	orr.w	r3, r3, #8
 80015ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015ee:	4b2b      	ldr	r3, [pc, #172]	; (800169c <HAL_SD_MspInit+0x124>)
 80015f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f2:	f003 0308 	and.w	r3, r3, #8
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]
    PC12     ------> SDMMC1_CK
    PC6     ------> SDMMC1_D0DIR
    PC7     ------> SDMMC1_D123DIR
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC1_CDIR_Pin|SDMMC1_CKIN_Pin;
 80015fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001600:	2302      	movs	r3, #2
 8001602:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001608:	2303      	movs	r3, #3
 800160a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_SDMMC1;
 800160c:	2308      	movs	r3, #8
 800160e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001610:	f107 031c 	add.w	r3, r7, #28
 8001614:	4619      	mov	r1, r3
 8001616:	4822      	ldr	r0, [pc, #136]	; (80016a0 <HAL_SD_MspInit+0x128>)
 8001618:	f001 fe9c 	bl	8003354 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC1_D3_Pin|SDMMC1_D2_Pin|SDMMC1_D1_Pin|SDMMC1_CK_Pin
 800161c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001620:	61fb      	str	r3, [r7, #28]
                          |SDMMC1_D0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162a:	2303      	movs	r3, #3
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800162e:	230c      	movs	r3, #12
 8001630:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001632:	f107 031c 	add.w	r3, r7, #28
 8001636:	4619      	mov	r1, r3
 8001638:	481a      	ldr	r0, [pc, #104]	; (80016a4 <HAL_SD_MspInit+0x12c>)
 800163a:	f001 fe8b 	bl	8003354 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC1_CMD_Pin;
 800163e:	2304      	movs	r3, #4
 8001640:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001642:	2302      	movs	r3, #2
 8001644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164a:	2303      	movs	r3, #3
 800164c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800164e:	230c      	movs	r3, #12
 8001650:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SDMMC1_CMD_GPIO_Port, &GPIO_InitStruct);
 8001652:	f107 031c 	add.w	r3, r7, #28
 8001656:	4619      	mov	r1, r3
 8001658:	4813      	ldr	r0, [pc, #76]	; (80016a8 <HAL_SD_MspInit+0x130>)
 800165a:	f001 fe7b 	bl	8003354 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC1_D0DIR_Pin|SDMMC1_D123DIR_Pin;
 800165e:	23c0      	movs	r3, #192	; 0xc0
 8001660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001662:	2302      	movs	r3, #2
 8001664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166a:	2303      	movs	r3, #3
 800166c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_SDMMC1;
 800166e:	2308      	movs	r3, #8
 8001670:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001672:	f107 031c 	add.w	r3, r7, #28
 8001676:	4619      	mov	r1, r3
 8001678:	480a      	ldr	r0, [pc, #40]	; (80016a4 <HAL_SD_MspInit+0x12c>)
 800167a:	f001 fe6b 	bl	8003354 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 800167e:	2200      	movs	r2, #0
 8001680:	2105      	movs	r1, #5
 8001682:	2031      	movs	r0, #49	; 0x31
 8001684:	f001 fa56 	bl	8002b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001688:	2031      	movs	r0, #49	; 0x31
 800168a:	f001 fa6f 	bl	8002b6c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800168e:	bf00      	nop
 8001690:	3730      	adds	r7, #48	; 0x30
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	50062400 	.word	0x50062400
 800169c:	40021000 	.word	0x40021000
 80016a0:	48000400 	.word	0x48000400
 80016a4:	48000800 	.word	0x48000800
 80016a8:	48000c00 	.word	0x48000c00

080016ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08c      	sub	sp, #48	; 0x30
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 031c 	add.w	r3, r7, #28
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a3f      	ldr	r2, [pc, #252]	; (80017c8 <HAL_SPI_MspInit+0x11c>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d13a      	bne.n	8001744 <HAL_SPI_MspInit+0x98>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016ce:	4b3f      	ldr	r3, [pc, #252]	; (80017cc <HAL_SPI_MspInit+0x120>)
 80016d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016d2:	4a3e      	ldr	r2, [pc, #248]	; (80017cc <HAL_SPI_MspInit+0x120>)
 80016d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80016d8:	6613      	str	r3, [r2, #96]	; 0x60
 80016da:	4b3c      	ldr	r3, [pc, #240]	; (80017cc <HAL_SPI_MspInit+0x120>)
 80016dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016e2:	61bb      	str	r3, [r7, #24]
 80016e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016e6:	4b39      	ldr	r3, [pc, #228]	; (80017cc <HAL_SPI_MspInit+0x120>)
 80016e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ea:	4a38      	ldr	r2, [pc, #224]	; (80017cc <HAL_SPI_MspInit+0x120>)
 80016ec:	f043 0310 	orr.w	r3, r3, #16
 80016f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f2:	4b36      	ldr	r3, [pc, #216]	; (80017cc <HAL_SPI_MspInit+0x120>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f6:	f003 0310 	and.w	r3, r3, #16
 80016fa:	617b      	str	r3, [r7, #20]
 80016fc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE15     ------> SPI1_MOSI
    PE14     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = SPI2_SCKE13_Pin;
 80016fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001704:	2302      	movs	r3, #2
 8001706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001708:	2301      	movs	r3, #1
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170c:	2303      	movs	r3, #3
 800170e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001710:	2305      	movs	r3, #5
 8001712:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SPI2_SCKE13_GPIO_Port, &GPIO_InitStruct);
 8001714:	f107 031c 	add.w	r3, r7, #28
 8001718:	4619      	mov	r1, r3
 800171a:	482d      	ldr	r0, [pc, #180]	; (80017d0 <HAL_SPI_MspInit+0x124>)
 800171c:	f001 fe1a 	bl	8003354 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MOSI_Pin|GPIO_PIN_14;
 8001720:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001724:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001726:	2302      	movs	r3, #2
 8001728:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172e:	2303      	movs	r3, #3
 8001730:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001732:	2305      	movs	r3, #5
 8001734:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001736:	f107 031c 	add.w	r3, r7, #28
 800173a:	4619      	mov	r1, r3
 800173c:	4824      	ldr	r0, [pc, #144]	; (80017d0 <HAL_SPI_MspInit+0x124>)
 800173e:	f001 fe09 	bl	8003354 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001742:	e03c      	b.n	80017be <HAL_SPI_MspInit+0x112>
  else if(hspi->Instance==SPI3)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a22      	ldr	r2, [pc, #136]	; (80017d4 <HAL_SPI_MspInit+0x128>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d137      	bne.n	80017be <HAL_SPI_MspInit+0x112>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800174e:	4b1f      	ldr	r3, [pc, #124]	; (80017cc <HAL_SPI_MspInit+0x120>)
 8001750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001752:	4a1e      	ldr	r2, [pc, #120]	; (80017cc <HAL_SPI_MspInit+0x120>)
 8001754:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001758:	6593      	str	r3, [r2, #88]	; 0x58
 800175a:	4b1c      	ldr	r3, [pc, #112]	; (80017cc <HAL_SPI_MspInit+0x120>)
 800175c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800175e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001762:	613b      	str	r3, [r7, #16]
 8001764:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001766:	4b19      	ldr	r3, [pc, #100]	; (80017cc <HAL_SPI_MspInit+0x120>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176a:	4a18      	ldr	r2, [pc, #96]	; (80017cc <HAL_SPI_MspInit+0x120>)
 800176c:	f043 0302 	orr.w	r3, r3, #2
 8001770:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001772:	4b16      	ldr	r3, [pc, #88]	; (80017cc <HAL_SPI_MspInit+0x120>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI3_MISO_Pin|SPI3_MOSI_Pin;
 800177e:	2330      	movs	r3, #48	; 0x30
 8001780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001782:	2302      	movs	r3, #2
 8001784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178a:	2303      	movs	r3, #3
 800178c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800178e:	2306      	movs	r3, #6
 8001790:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001792:	f107 031c 	add.w	r3, r7, #28
 8001796:	4619      	mov	r1, r3
 8001798:	480f      	ldr	r0, [pc, #60]	; (80017d8 <HAL_SPI_MspInit+0x12c>)
 800179a:	f001 fddb 	bl	8003354 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCK_Pin;
 800179e:	2308      	movs	r3, #8
 80017a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a2:	2302      	movs	r3, #2
 80017a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017a6:	2301      	movs	r3, #1
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017aa:	2303      	movs	r3, #3
 80017ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017ae:	2306      	movs	r3, #6
 80017b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SPI3_SCK_GPIO_Port, &GPIO_InitStruct);
 80017b2:	f107 031c 	add.w	r3, r7, #28
 80017b6:	4619      	mov	r1, r3
 80017b8:	4807      	ldr	r0, [pc, #28]	; (80017d8 <HAL_SPI_MspInit+0x12c>)
 80017ba:	f001 fdcb 	bl	8003354 <HAL_GPIO_Init>
}
 80017be:	bf00      	nop
 80017c0:	3730      	adds	r7, #48	; 0x30
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40013000 	.word	0x40013000
 80017cc:	40021000 	.word	0x40021000
 80017d0:	48001000 	.word	0x48001000
 80017d4:	40003c00 	.word	0x40003c00
 80017d8:	48000400 	.word	0x48000400

080017dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017ec:	d10c      	bne.n	8001808 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ee:	4b2b      	ldr	r3, [pc, #172]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 80017f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f2:	4a2a      	ldr	r2, [pc, #168]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	6593      	str	r3, [r2, #88]	; 0x58
 80017fa:	4b28      	ldr	r3, [pc, #160]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 80017fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001806:	e044      	b.n	8001892 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a24      	ldr	r2, [pc, #144]	; (80018a0 <HAL_TIM_Base_MspInit+0xc4>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d114      	bne.n	800183c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001812:	4b22      	ldr	r3, [pc, #136]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 8001814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001816:	4a21      	ldr	r2, [pc, #132]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 8001818:	f043 0308 	orr.w	r3, r3, #8
 800181c:	6593      	str	r3, [r2, #88]	; 0x58
 800181e:	4b1f      	ldr	r3, [pc, #124]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 8001820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800182a:	2200      	movs	r2, #0
 800182c:	2105      	movs	r1, #5
 800182e:	2032      	movs	r0, #50	; 0x32
 8001830:	f001 f980 	bl	8002b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001834:	2032      	movs	r0, #50	; 0x32
 8001836:	f001 f999 	bl	8002b6c <HAL_NVIC_EnableIRQ>
}
 800183a:	e02a      	b.n	8001892 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM6)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a18      	ldr	r2, [pc, #96]	; (80018a4 <HAL_TIM_Base_MspInit+0xc8>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d114      	bne.n	8001870 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001846:	4b15      	ldr	r3, [pc, #84]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 8001848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800184a:	4a14      	ldr	r2, [pc, #80]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 800184c:	f043 0310 	orr.w	r3, r3, #16
 8001850:	6593      	str	r3, [r2, #88]	; 0x58
 8001852:	4b12      	ldr	r3, [pc, #72]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 8001854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001856:	f003 0310 	and.w	r3, r3, #16
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2105      	movs	r1, #5
 8001862:	2036      	movs	r0, #54	; 0x36
 8001864:	f001 f966 	bl	8002b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001868:	2036      	movs	r0, #54	; 0x36
 800186a:	f001 f97f 	bl	8002b6c <HAL_NVIC_EnableIRQ>
}
 800186e:	e010      	b.n	8001892 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM7)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a0c      	ldr	r2, [pc, #48]	; (80018a8 <HAL_TIM_Base_MspInit+0xcc>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d10b      	bne.n	8001892 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800187a:	4b08      	ldr	r3, [pc, #32]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 800187c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800187e:	4a07      	ldr	r2, [pc, #28]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 8001880:	f043 0320 	orr.w	r3, r3, #32
 8001884:	6593      	str	r3, [r2, #88]	; 0x58
 8001886:	4b05      	ldr	r3, [pc, #20]	; (800189c <HAL_TIM_Base_MspInit+0xc0>)
 8001888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800188a:	f003 0320 	and.w	r3, r3, #32
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	68bb      	ldr	r3, [r7, #8]
}
 8001892:	bf00      	nop
 8001894:	3718      	adds	r7, #24
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	40021000 	.word	0x40021000
 80018a0:	40000c00 	.word	0x40000c00
 80018a4:	40001000 	.word	0x40001000
 80018a8:	40001400 	.word	0x40001400

080018ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08a      	sub	sp, #40	; 0x28
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a17      	ldr	r2, [pc, #92]	; (8001928 <HAL_UART_MspInit+0x7c>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d127      	bne.n	800191e <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018ce:	4b17      	ldr	r3, [pc, #92]	; (800192c <HAL_UART_MspInit+0x80>)
 80018d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d2:	4a16      	ldr	r2, [pc, #88]	; (800192c <HAL_UART_MspInit+0x80>)
 80018d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d8:	6593      	str	r3, [r2, #88]	; 0x58
 80018da:	4b14      	ldr	r3, [pc, #80]	; (800192c <HAL_UART_MspInit+0x80>)
 80018dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018e6:	4b11      	ldr	r3, [pc, #68]	; (800192c <HAL_UART_MspInit+0x80>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ea:	4a10      	ldr	r2, [pc, #64]	; (800192c <HAL_UART_MspInit+0x80>)
 80018ec:	f043 0308 	orr.w	r3, r3, #8
 80018f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f2:	4b0e      	ldr	r3, [pc, #56]	; (800192c <HAL_UART_MspInit+0x80>)
 80018f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f6:	f003 0308 	and.w	r3, r3, #8
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD6     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 80018fe:	2360      	movs	r3, #96	; 0x60
 8001900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001902:	2302      	movs	r3, #2
 8001904:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190a:	2303      	movs	r3, #3
 800190c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800190e:	2307      	movs	r3, #7
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4619      	mov	r1, r3
 8001918:	4805      	ldr	r0, [pc, #20]	; (8001930 <HAL_UART_MspInit+0x84>)
 800191a:	f001 fd1b 	bl	8003354 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800191e:	bf00      	nop
 8001920:	3728      	adds	r7, #40	; 0x28
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40004400 	.word	0x40004400
 800192c:	40021000 	.word	0x40021000
 8001930:	48000c00 	.word	0x48000c00

08001934 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08c      	sub	sp, #48	; 0x30
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001940:	2300      	movs	r3, #0
 8001942:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8001944:	2200      	movs	r2, #0
 8001946:	6879      	ldr	r1, [r7, #4]
 8001948:	201d      	movs	r0, #29
 800194a:	f001 f8f3 	bl	8002b34 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800194e:	201d      	movs	r0, #29
 8001950:	f001 f90c 	bl	8002b6c <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001954:	4b1e      	ldr	r3, [pc, #120]	; (80019d0 <HAL_InitTick+0x9c>)
 8001956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001958:	4a1d      	ldr	r2, [pc, #116]	; (80019d0 <HAL_InitTick+0x9c>)
 800195a:	f043 0302 	orr.w	r3, r3, #2
 800195e:	6593      	str	r3, [r2, #88]	; 0x58
 8001960:	4b1b      	ldr	r3, [pc, #108]	; (80019d0 <HAL_InitTick+0x9c>)
 8001962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001964:	f003 0302 	and.w	r3, r3, #2
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800196c:	f107 0210 	add.w	r2, r7, #16
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	4611      	mov	r1, r2
 8001976:	4618      	mov	r0, r3
 8001978:	f003 ff96 	bl	80058a8 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800197c:	f003 ff68 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 8001980:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001984:	4a13      	ldr	r2, [pc, #76]	; (80019d4 <HAL_InitTick+0xa0>)
 8001986:	fba2 2303 	umull	r2, r3, r2, r3
 800198a:	0c9b      	lsrs	r3, r3, #18
 800198c:	3b01      	subs	r3, #1
 800198e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001990:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <HAL_InitTick+0xa4>)
 8001992:	4a12      	ldr	r2, [pc, #72]	; (80019dc <HAL_InitTick+0xa8>)
 8001994:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001996:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <HAL_InitTick+0xa4>)
 8001998:	f240 32e7 	movw	r2, #999	; 0x3e7
 800199c:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800199e:	4a0e      	ldr	r2, [pc, #56]	; (80019d8 <HAL_InitTick+0xa4>)
 80019a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019a2:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80019a4:	4b0c      	ldr	r3, [pc, #48]	; (80019d8 <HAL_InitTick+0xa4>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019aa:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <HAL_InitTick+0xa4>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 80019b0:	4809      	ldr	r0, [pc, #36]	; (80019d8 <HAL_InitTick+0xa4>)
 80019b2:	f007 fe0f 	bl	80095d4 <HAL_TIM_Base_Init>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d104      	bne.n	80019c6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80019bc:	4806      	ldr	r0, [pc, #24]	; (80019d8 <HAL_InitTick+0xa4>)
 80019be:	f007 fe61 	bl	8009684 <HAL_TIM_Base_Start_IT>
 80019c2:	4603      	mov	r3, r0
 80019c4:	e000      	b.n	80019c8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3730      	adds	r7, #48	; 0x30
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40021000 	.word	0x40021000
 80019d4:	431bde83 	.word	0x431bde83
 80019d8:	20002944 	.word	0x20002944
 80019dc:	40000400 	.word	0x40000400

080019e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019e4:	e7fe      	b.n	80019e4 <NMI_Handler+0x4>

080019e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ea:	e7fe      	b.n	80019ea <HardFault_Handler+0x4>

080019ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <MemManage_Handler+0x4>

080019f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f6:	e7fe      	b.n	80019f6 <BusFault_Handler+0x4>

080019f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019fc:	e7fe      	b.n	80019fc <UsageFault_Handler+0x4>

080019fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8001a10:	4802      	ldr	r0, [pc, #8]	; (8001a1c <DMA1_Channel4_IRQHandler+0x10>)
 8001a12:	f001 fb8d 	bl	8003130 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	200023f4 	.word	0x200023f4

08001a20 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a24:	4802      	ldr	r0, [pc, #8]	; (8001a30 <TIM3_IRQHandler+0x10>)
 8001a26:	f007 fe9d 	bl	8009764 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20002944 	.word	0x20002944

08001a34 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001a38:	4802      	ldr	r0, [pc, #8]	; (8001a44 <SDMMC1_IRQHandler+0x10>)
 8001a3a:	f006 faad 	bl	8007f98 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20001ff8 	.word	0x20001ff8

08001a48 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001a4c:	4802      	ldr	r0, [pc, #8]	; (8001a58 <TIM5_IRQHandler+0x10>)
 8001a4e:	f007 fe89 	bl	8009764 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	200022d8 	.word	0x200022d8

08001a5c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a60:	4802      	ldr	r0, [pc, #8]	; (8001a6c <TIM6_DAC_IRQHandler+0x10>)
 8001a62:	f007 fe7f 	bl	8009764 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20002534 	.word	0x20002534

08001a70 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a74:	4802      	ldr	r0, [pc, #8]	; (8001a80 <OTG_FS_IRQHandler+0x10>)
 8001a76:	f002 f8c2 	bl	8003bfe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20004314 	.word	0x20004314

08001a84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a88:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <SystemInit+0x5c>)
 8001a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a8e:	4a14      	ldr	r2, [pc, #80]	; (8001ae0 <SystemInit+0x5c>)
 8001a90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a98:	4b12      	ldr	r3, [pc, #72]	; (8001ae4 <SystemInit+0x60>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a11      	ldr	r2, [pc, #68]	; (8001ae4 <SystemInit+0x60>)
 8001a9e:	f043 0301 	orr.w	r3, r3, #1
 8001aa2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001aa4:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <SystemInit+0x60>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ae4 <SystemInit+0x60>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a0d      	ldr	r2, [pc, #52]	; (8001ae4 <SystemInit+0x60>)
 8001ab0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001ab4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001ab8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001aba:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <SystemInit+0x60>)
 8001abc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ac0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ac2:	4b08      	ldr	r3, [pc, #32]	; (8001ae4 <SystemInit+0x60>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a07      	ldr	r2, [pc, #28]	; (8001ae4 <SystemInit+0x60>)
 8001ac8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001acc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001ace:	4b05      	ldr	r3, [pc, #20]	; (8001ae4 <SystemInit+0x60>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	619a      	str	r2, [r3, #24]
}
 8001ad4:	bf00      	nop
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	e000ed00 	.word	0xe000ed00
 8001ae4:	40021000 	.word	0x40021000

08001ae8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ae8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b20 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001aec:	f7ff ffca 	bl	8001a84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001af0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001af2:	e003      	b.n	8001afc <LoopCopyDataInit>

08001af4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001af4:	4b0b      	ldr	r3, [pc, #44]	; (8001b24 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001af6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001af8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001afa:	3104      	adds	r1, #4

08001afc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001afc:	480a      	ldr	r0, [pc, #40]	; (8001b28 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001afe:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001b00:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001b02:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001b04:	d3f6      	bcc.n	8001af4 <CopyDataInit>
	ldr	r2, =_sbss
 8001b06:	4a0a      	ldr	r2, [pc, #40]	; (8001b30 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001b08:	e002      	b.n	8001b10 <LoopFillZerobss>

08001b0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001b0a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001b0c:	f842 3b04 	str.w	r3, [r2], #4

08001b10 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001b10:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <LoopForever+0x16>)
	cmp	r2, r3
 8001b12:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001b14:	d3f9      	bcc.n	8001b0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b16:	f011 f9b3 	bl	8012e80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b1a:	f7fe fced 	bl	80004f8 <main>

08001b1e <LoopForever>:

LoopForever:
    b LoopForever
 8001b1e:	e7fe      	b.n	8001b1e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b20:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8001b24:	080130dc 	.word	0x080130dc
	ldr	r0, =_sdata
 8001b28:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001b2c:	20000194 	.word	0x20000194
	ldr	r2, =_sbss
 8001b30:	20000194 	.word	0x20000194
	ldr	r3, = _ebss
 8001b34:	2000471c 	.word	0x2000471c

08001b38 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b38:	e7fe      	b.n	8001b38 <ADC1_IRQHandler>

08001b3a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b40:	2300      	movs	r3, #0
 8001b42:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b44:	2003      	movs	r0, #3
 8001b46:	f000 ffea 	bl	8002b1e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f7ff fef2 	bl	8001934 <HAL_InitTick>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d002      	beq.n	8001b5c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	71fb      	strb	r3, [r7, #7]
 8001b5a:	e001      	b.n	8001b60 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b5c:	f7ff fb60 	bl	8001220 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b60:	79fb      	ldrb	r3, [r7, #7]
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
	...

08001b6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b70:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <HAL_IncTick+0x20>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	461a      	mov	r2, r3
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <HAL_IncTick+0x24>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	4a04      	ldr	r2, [pc, #16]	; (8001b90 <HAL_IncTick+0x24>)
 8001b7e:	6013      	str	r3, [r2, #0]
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	20000008 	.word	0x20000008
 8001b90:	20002990 	.word	0x20002990

08001b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return uwTick;
 8001b98:	4b03      	ldr	r3, [pc, #12]	; (8001ba8 <HAL_GetTick+0x14>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	20002990 	.word	0x20002990

08001bac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bb4:	f7ff ffee 	bl	8001b94 <HAL_GetTick>
 8001bb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc4:	d005      	beq.n	8001bd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <HAL_Delay+0x44>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4413      	add	r3, r2
 8001bd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bd2:	bf00      	nop
 8001bd4:	f7ff ffde 	bl	8001b94 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d8f7      	bhi.n	8001bd4 <HAL_Delay+0x28>
  {
  }
}
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000008 	.word	0x20000008

08001bf4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
 8001c22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	609a      	str	r2, [r3, #8]
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b087      	sub	sp, #28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
 8001c68:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	3360      	adds	r3, #96	; 0x60
 8001c6e:	461a      	mov	r2, r3
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	4413      	add	r3, r2
 8001c76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <LL_ADC_SetOffset+0x44>)
 8001c7e:	4013      	ands	r3, r2
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c94:	bf00      	nop
 8001c96:	371c      	adds	r7, #28
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	03fff000 	.word	0x03fff000

08001ca4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3360      	adds	r3, #96	; 0x60
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	4413      	add	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3714      	adds	r7, #20
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b087      	sub	sp, #28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	3360      	adds	r3, #96	; 0x60
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001cfa:	bf00      	nop
 8001cfc:	371c      	adds	r7, #28
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
 8001d0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	695b      	ldr	r3, [r3, #20]
 8001d14:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	615a      	str	r2, [r3, #20]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3330      	adds	r3, #48	; 0x30
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	0a1b      	lsrs	r3, r3, #8
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	f003 030c 	and.w	r3, r3, #12
 8001d48:	4413      	add	r3, r2
 8001d4a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	f003 031f 	and.w	r3, r3, #31
 8001d56:	211f      	movs	r1, #31
 8001d58:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	401a      	ands	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	0e9b      	lsrs	r3, r3, #26
 8001d64:	f003 011f 	and.w	r1, r3, #31
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	f003 031f 	and.w	r3, r3, #31
 8001d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d72:	431a      	orrs	r2, r3
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d78:	bf00      	nop
 8001d7a:	371c      	adds	r7, #28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b087      	sub	sp, #28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	3314      	adds	r3, #20
 8001d94:	461a      	mov	r2, r3
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	0e5b      	lsrs	r3, r3, #25
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	4413      	add	r3, r2
 8001da2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	0d1b      	lsrs	r3, r3, #20
 8001dac:	f003 031f 	and.w	r3, r3, #31
 8001db0:	2107      	movs	r1, #7
 8001db2:	fa01 f303 	lsl.w	r3, r1, r3
 8001db6:	43db      	mvns	r3, r3
 8001db8:	401a      	ands	r2, r3
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	0d1b      	lsrs	r3, r3, #20
 8001dbe:	f003 031f 	and.w	r3, r3, #31
 8001dc2:	6879      	ldr	r1, [r7, #4]
 8001dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc8:	431a      	orrs	r2, r3
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001dce:	bf00      	nop
 8001dd0:	371c      	adds	r7, #28
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
	...

08001ddc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001df4:	43db      	mvns	r3, r3
 8001df6:	401a      	ands	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f003 0318 	and.w	r3, r3, #24
 8001dfe:	4908      	ldr	r1, [pc, #32]	; (8001e20 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001e00:	40d9      	lsrs	r1, r3
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	400b      	ands	r3, r1
 8001e06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e0a:	431a      	orrs	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001e12:	bf00      	nop
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	0007ffff 	.word	0x0007ffff

08001e24 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001e34:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	6093      	str	r3, [r2, #8]
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e5c:	d101      	bne.n	8001e62 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e000      	b.n	8001e64 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001e80:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e84:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001eac:	d101      	bne.n	8001eb2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e000      	b.n	8001eb4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d101      	bne.n	8001ed8 <LL_ADC_IsEnabled+0x18>
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e000      	b.n	8001eda <LL_ADC_IsEnabled+0x1a>
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr

08001ee6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	b083      	sub	sp, #12
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f003 0304 	and.w	r3, r3, #4
 8001ef6:	2b04      	cmp	r3, #4
 8001ef8:	d101      	bne.n	8001efe <LL_ADC_REG_IsConversionOngoing+0x18>
 8001efa:	2301      	movs	r3, #1
 8001efc:	e000      	b.n	8001f00 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f003 0308 	and.w	r3, r3, #8
 8001f1c:	2b08      	cmp	r3, #8
 8001f1e:	d101      	bne.n	8001f24 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001f20:	2301      	movs	r3, #1
 8001f22:	e000      	b.n	8001f26 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d101      	bne.n	8001f4e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e12f      	b.n	80021ae <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d109      	bne.n	8001f70 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f7ff f987 	bl	8001270 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff ff67 	bl	8001e48 <LL_ADC_IsDeepPowerDownEnabled>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d004      	beq.n	8001f8a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff ff4d 	bl	8001e24 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff ff82 	bl	8001e98 <LL_ADC_IsInternalRegulatorEnabled>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d115      	bne.n	8001fc6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff ff66 	bl	8001e70 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001fa4:	4b84      	ldr	r3, [pc, #528]	; (80021b8 <HAL_ADC_Init+0x284>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	099b      	lsrs	r3, r3, #6
 8001faa:	4a84      	ldr	r2, [pc, #528]	; (80021bc <HAL_ADC_Init+0x288>)
 8001fac:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb0:	099b      	lsrs	r3, r3, #6
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001fb8:	e002      	b.n	8001fc0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f9      	bne.n	8001fba <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff ff64 	bl	8001e98 <LL_ADC_IsInternalRegulatorEnabled>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d10d      	bne.n	8001ff2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fda:	f043 0210 	orr.w	r2, r3, #16
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe6:	f043 0201 	orr.w	r2, r3, #1
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7ff ff75 	bl	8001ee6 <LL_ADC_REG_IsConversionOngoing>
 8001ffc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002002:	f003 0310 	and.w	r3, r3, #16
 8002006:	2b00      	cmp	r3, #0
 8002008:	f040 80c8 	bne.w	800219c <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	2b00      	cmp	r3, #0
 8002010:	f040 80c4 	bne.w	800219c <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002018:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800201c:	f043 0202 	orr.w	r2, r3, #2
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4618      	mov	r0, r3
 800202a:	f7ff ff49 	bl	8001ec0 <LL_ADC_IsEnabled>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10b      	bne.n	800204c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002034:	4862      	ldr	r0, [pc, #392]	; (80021c0 <HAL_ADC_Init+0x28c>)
 8002036:	f7ff ff43 	bl	8001ec0 <LL_ADC_IsEnabled>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d105      	bne.n	800204c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	4619      	mov	r1, r3
 8002046:	485f      	ldr	r0, [pc, #380]	; (80021c4 <HAL_ADC_Init+0x290>)
 8002048:	f7ff fdd4 	bl	8001bf4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	7e5b      	ldrb	r3, [r3, #25]
 8002050:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002056:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800205c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002062:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f893 3020 	ldrb.w	r3, [r3, #32]
 800206a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800206c:	4313      	orrs	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d106      	bne.n	8002088 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207e:	3b01      	subs	r3, #1
 8002080:	045b      	lsls	r3, r3, #17
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	4313      	orrs	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208c:	2b00      	cmp	r3, #0
 800208e:	d009      	beq.n	80020a4 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002094:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68da      	ldr	r2, [r3, #12]
 80020aa:	4b47      	ldr	r3, [pc, #284]	; (80021c8 <HAL_ADC_Init+0x294>)
 80020ac:	4013      	ands	r3, r2
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	6812      	ldr	r2, [r2, #0]
 80020b2:	69b9      	ldr	r1, [r7, #24]
 80020b4:	430b      	orrs	r3, r1
 80020b6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff ff12 	bl	8001ee6 <LL_ADC_REG_IsConversionOngoing>
 80020c2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff ff1f 	bl	8001f0c <LL_ADC_INJ_IsConversionOngoing>
 80020ce:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d140      	bne.n	8002158 <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d13d      	bne.n	8002158 <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	7e1b      	ldrb	r3, [r3, #24]
 80020e4:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80020e6:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80020ee:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80020f0:	4313      	orrs	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020fe:	f023 0306 	bic.w	r3, r3, #6
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	69b9      	ldr	r1, [r7, #24]
 8002108:	430b      	orrs	r3, r1
 800210a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002112:	2b01      	cmp	r3, #1
 8002114:	d118      	bne.n	8002148 <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002120:	f023 0304 	bic.w	r3, r3, #4
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800212c:	4311      	orrs	r1, r2
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002132:	4311      	orrs	r1, r2
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002138:	430a      	orrs	r2, r1
 800213a:	431a      	orrs	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f042 0201 	orr.w	r2, r2, #1
 8002144:	611a      	str	r2, [r3, #16]
 8002146:	e007      	b.n	8002158 <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	691a      	ldr	r2, [r3, #16]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f022 0201 	bic.w	r2, r2, #1
 8002156:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d10c      	bne.n	800217a <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	f023 010f 	bic.w	r1, r3, #15
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	1e5a      	subs	r2, r3, #1
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	430a      	orrs	r2, r1
 8002176:	631a      	str	r2, [r3, #48]	; 0x30
 8002178:	e007      	b.n	800218a <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 020f 	bic.w	r2, r2, #15
 8002188:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800218e:	f023 0303 	bic.w	r3, r3, #3
 8002192:	f043 0201 	orr.w	r2, r3, #1
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	659a      	str	r2, [r3, #88]	; 0x58
 800219a:	e007      	b.n	80021ac <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a0:	f043 0210 	orr.w	r2, r3, #16
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80021ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3720      	adds	r7, #32
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000000 	.word	0x20000000
 80021bc:	053e2d63 	.word	0x053e2d63
 80021c0:	50040000 	.word	0x50040000
 80021c4:	50040300 	.word	0x50040300
 80021c8:	fff0c007 	.word	0xfff0c007

080021cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b0b6      	sub	sp, #216	; 0xd8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021d6:	2300      	movs	r3, #0
 80021d8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80021dc:	2300      	movs	r3, #0
 80021de:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d101      	bne.n	80021ee <HAL_ADC_ConfigChannel+0x22>
 80021ea:	2302      	movs	r3, #2
 80021ec:	e3d5      	b.n	800299a <HAL_ADC_ConfigChannel+0x7ce>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2201      	movs	r2, #1
 80021f2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff fe73 	bl	8001ee6 <LL_ADC_REG_IsConversionOngoing>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	f040 83ba 	bne.w	800297c <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b05      	cmp	r3, #5
 800220e:	d824      	bhi.n	800225a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	3b02      	subs	r3, #2
 8002216:	2b03      	cmp	r3, #3
 8002218:	d81b      	bhi.n	8002252 <HAL_ADC_ConfigChannel+0x86>
 800221a:	a201      	add	r2, pc, #4	; (adr r2, 8002220 <HAL_ADC_ConfigChannel+0x54>)
 800221c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002220:	08002231 	.word	0x08002231
 8002224:	08002239 	.word	0x08002239
 8002228:	08002241 	.word	0x08002241
 800222c:	08002249 	.word	0x08002249
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	220c      	movs	r2, #12
 8002234:	605a      	str	r2, [r3, #4]
          break;
 8002236:	e011      	b.n	800225c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	2212      	movs	r2, #18
 800223c:	605a      	str	r2, [r3, #4]
          break;
 800223e:	e00d      	b.n	800225c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	2218      	movs	r2, #24
 8002244:	605a      	str	r2, [r3, #4]
          break;
 8002246:	e009      	b.n	800225c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800224e:	605a      	str	r2, [r3, #4]
          break;
 8002250:	e004      	b.n	800225c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	2206      	movs	r2, #6
 8002256:	605a      	str	r2, [r3, #4]
          break;
 8002258:	e000      	b.n	800225c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800225a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6818      	ldr	r0, [r3, #0]
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	6859      	ldr	r1, [r3, #4]
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	461a      	mov	r2, r3
 800226a:	f7ff fd5f 	bl	8001d2c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff fe37 	bl	8001ee6 <LL_ADC_REG_IsConversionOngoing>
 8002278:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff fe43 	bl	8001f0c <LL_ADC_INJ_IsConversionOngoing>
 8002286:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800228a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800228e:	2b00      	cmp	r3, #0
 8002290:	f040 81c1 	bne.w	8002616 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002294:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002298:	2b00      	cmp	r3, #0
 800229a:	f040 81bc 	bne.w	8002616 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80022a6:	d10f      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6818      	ldr	r0, [r3, #0]
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2200      	movs	r2, #0
 80022b2:	4619      	mov	r1, r3
 80022b4:	f7ff fd66 	bl	8001d84 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff fd20 	bl	8001d06 <LL_ADC_SetSamplingTimeCommonConfig>
 80022c6:	e00e      	b.n	80022e6 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6818      	ldr	r0, [r3, #0]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	6819      	ldr	r1, [r3, #0]
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	461a      	mov	r2, r3
 80022d6:	f7ff fd55 	bl	8001d84 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2100      	movs	r1, #0
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff fd10 	bl	8001d06 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	695a      	ldr	r2, [r3, #20]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	08db      	lsrs	r3, r3, #3
 80022f2:	f003 0303 	and.w	r3, r3, #3
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	2b04      	cmp	r3, #4
 8002306:	d00a      	beq.n	800231e <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6818      	ldr	r0, [r3, #0]
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	6919      	ldr	r1, [r3, #16]
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002318:	f7ff fca0 	bl	8001c5c <LL_ADC_SetOffset>
 800231c:	e17b      	b.n	8002616 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2100      	movs	r1, #0
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff fcbd 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 800232a:	4603      	mov	r3, r0
 800232c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002330:	2b00      	cmp	r3, #0
 8002332:	d10a      	bne.n	800234a <HAL_ADC_ConfigChannel+0x17e>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2100      	movs	r1, #0
 800233a:	4618      	mov	r0, r3
 800233c:	f7ff fcb2 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002340:	4603      	mov	r3, r0
 8002342:	0e9b      	lsrs	r3, r3, #26
 8002344:	f003 021f 	and.w	r2, r3, #31
 8002348:	e01e      	b.n	8002388 <HAL_ADC_ConfigChannel+0x1bc>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2100      	movs	r1, #0
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff fca7 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002356:	4603      	mov	r3, r0
 8002358:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002360:	fa93 f3a3 	rbit	r3, r3
 8002364:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002368:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800236c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002370:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d101      	bne.n	800237c <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8002378:	2320      	movs	r3, #32
 800237a:	e004      	b.n	8002386 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 800237c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002380:	fab3 f383 	clz	r3, r3
 8002384:	b2db      	uxtb	r3, r3
 8002386:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002390:	2b00      	cmp	r3, #0
 8002392:	d105      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x1d4>
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	0e9b      	lsrs	r3, r3, #26
 800239a:	f003 031f 	and.w	r3, r3, #31
 800239e:	e018      	b.n	80023d2 <HAL_ADC_ConfigChannel+0x206>
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80023ac:	fa93 f3a3 	rbit	r3, r3
 80023b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80023b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80023b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80023bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d101      	bne.n	80023c8 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80023c4:	2320      	movs	r3, #32
 80023c6:	e004      	b.n	80023d2 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80023c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80023cc:	fab3 f383 	clz	r3, r3
 80023d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d106      	bne.n	80023e4 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2200      	movs	r2, #0
 80023dc:	2100      	movs	r1, #0
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff fc76 	bl	8001cd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2101      	movs	r1, #1
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fc5a 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 80023f0:	4603      	mov	r3, r0
 80023f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10a      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x244>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2101      	movs	r1, #1
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fc4f 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002406:	4603      	mov	r3, r0
 8002408:	0e9b      	lsrs	r3, r3, #26
 800240a:	f003 021f 	and.w	r2, r3, #31
 800240e:	e01e      	b.n	800244e <HAL_ADC_ConfigChannel+0x282>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2101      	movs	r1, #1
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff fc44 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 800241c:	4603      	mov	r3, r0
 800241e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800242e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002432:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002436:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800243e:	2320      	movs	r3, #32
 8002440:	e004      	b.n	800244c <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8002442:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002446:	fab3 f383 	clz	r3, r3
 800244a:	b2db      	uxtb	r3, r3
 800244c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002456:	2b00      	cmp	r3, #0
 8002458:	d105      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x29a>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	0e9b      	lsrs	r3, r3, #26
 8002460:	f003 031f 	and.w	r3, r3, #31
 8002464:	e018      	b.n	8002498 <HAL_ADC_ConfigChannel+0x2cc>
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002472:	fa93 f3a3 	rbit	r3, r3
 8002476:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800247a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800247e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002482:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800248a:	2320      	movs	r3, #32
 800248c:	e004      	b.n	8002498 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 800248e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002492:	fab3 f383 	clz	r3, r3
 8002496:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002498:	429a      	cmp	r2, r3
 800249a:	d106      	bne.n	80024aa <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2200      	movs	r2, #0
 80024a2:	2101      	movs	r1, #1
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff fc13 	bl	8001cd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2102      	movs	r1, #2
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fbf7 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 80024b6:	4603      	mov	r3, r0
 80024b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10a      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x30a>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2102      	movs	r1, #2
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fbec 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 80024cc:	4603      	mov	r3, r0
 80024ce:	0e9b      	lsrs	r3, r3, #26
 80024d0:	f003 021f 	and.w	r2, r3, #31
 80024d4:	e01e      	b.n	8002514 <HAL_ADC_ConfigChannel+0x348>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2102      	movs	r1, #2
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff fbe1 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 80024e2:	4603      	mov	r3, r0
 80024e4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024ec:	fa93 f3a3 	rbit	r3, r3
 80024f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80024f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80024f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80024fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002500:	2b00      	cmp	r3, #0
 8002502:	d101      	bne.n	8002508 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8002504:	2320      	movs	r3, #32
 8002506:	e004      	b.n	8002512 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8002508:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800250c:	fab3 f383 	clz	r3, r3
 8002510:	b2db      	uxtb	r3, r3
 8002512:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800251c:	2b00      	cmp	r3, #0
 800251e:	d105      	bne.n	800252c <HAL_ADC_ConfigChannel+0x360>
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	0e9b      	lsrs	r3, r3, #26
 8002526:	f003 031f 	and.w	r3, r3, #31
 800252a:	e016      	b.n	800255a <HAL_ADC_ConfigChannel+0x38e>
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002534:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002538:	fa93 f3a3 	rbit	r3, r3
 800253c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800253e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002540:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002544:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 800254c:	2320      	movs	r3, #32
 800254e:	e004      	b.n	800255a <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002550:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002554:	fab3 f383 	clz	r3, r3
 8002558:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800255a:	429a      	cmp	r2, r3
 800255c:	d106      	bne.n	800256c <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2200      	movs	r2, #0
 8002564:	2102      	movs	r1, #2
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff fbb2 	bl	8001cd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2103      	movs	r1, #3
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff fb96 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002578:	4603      	mov	r3, r0
 800257a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800257e:	2b00      	cmp	r3, #0
 8002580:	d10a      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x3cc>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2103      	movs	r1, #3
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff fb8b 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 800258e:	4603      	mov	r3, r0
 8002590:	0e9b      	lsrs	r3, r3, #26
 8002592:	f003 021f 	and.w	r2, r3, #31
 8002596:	e017      	b.n	80025c8 <HAL_ADC_ConfigChannel+0x3fc>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2103      	movs	r1, #3
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff fb80 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 80025a4:	4603      	mov	r3, r0
 80025a6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025aa:	fa93 f3a3 	rbit	r3, r3
 80025ae:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80025b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025b2:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80025b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80025ba:	2320      	movs	r3, #32
 80025bc:	e003      	b.n	80025c6 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80025be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80025c0:	fab3 f383 	clz	r3, r3
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d105      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x414>
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	0e9b      	lsrs	r3, r3, #26
 80025da:	f003 031f 	and.w	r3, r3, #31
 80025de:	e011      	b.n	8002604 <HAL_ADC_ConfigChannel+0x438>
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025e8:	fa93 f3a3 	rbit	r3, r3
 80025ec:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80025ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025f0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80025f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80025f8:	2320      	movs	r3, #32
 80025fa:	e003      	b.n	8002604 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80025fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025fe:	fab3 f383 	clz	r3, r3
 8002602:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002604:	429a      	cmp	r2, r3
 8002606:	d106      	bne.n	8002616 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2200      	movs	r2, #0
 800260e:	2103      	movs	r1, #3
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff fb5d 	bl	8001cd0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4618      	mov	r0, r3
 800261c:	f7ff fc50 	bl	8001ec0 <LL_ADC_IsEnabled>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	f040 8140 	bne.w	80028a8 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6818      	ldr	r0, [r3, #0]
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	6819      	ldr	r1, [r3, #0]
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	461a      	mov	r2, r3
 8002636:	f7ff fbd1 	bl	8001ddc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	4a8f      	ldr	r2, [pc, #572]	; (800287c <HAL_ADC_ConfigChannel+0x6b0>)
 8002640:	4293      	cmp	r3, r2
 8002642:	f040 8131 	bne.w	80028a8 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10b      	bne.n	800266e <HAL_ADC_ConfigChannel+0x4a2>
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	0e9b      	lsrs	r3, r3, #26
 800265c:	3301      	adds	r3, #1
 800265e:	f003 031f 	and.w	r3, r3, #31
 8002662:	2b09      	cmp	r3, #9
 8002664:	bf94      	ite	ls
 8002666:	2301      	movls	r3, #1
 8002668:	2300      	movhi	r3, #0
 800266a:	b2db      	uxtb	r3, r3
 800266c:	e019      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x4d6>
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002674:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002676:	fa93 f3a3 	rbit	r3, r3
 800267a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800267c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800267e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002680:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002682:	2b00      	cmp	r3, #0
 8002684:	d101      	bne.n	800268a <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8002686:	2320      	movs	r3, #32
 8002688:	e003      	b.n	8002692 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800268a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800268c:	fab3 f383 	clz	r3, r3
 8002690:	b2db      	uxtb	r3, r3
 8002692:	3301      	adds	r3, #1
 8002694:	f003 031f 	and.w	r3, r3, #31
 8002698:	2b09      	cmp	r3, #9
 800269a:	bf94      	ite	ls
 800269c:	2301      	movls	r3, #1
 800269e:	2300      	movhi	r3, #0
 80026a0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d079      	beq.n	800279a <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d107      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x4f6>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	0e9b      	lsrs	r3, r3, #26
 80026b8:	3301      	adds	r3, #1
 80026ba:	069b      	lsls	r3, r3, #26
 80026bc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026c0:	e015      	b.n	80026ee <HAL_ADC_ConfigChannel+0x522>
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026ca:	fa93 f3a3 	rbit	r3, r3
 80026ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80026d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026d2:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80026d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80026da:	2320      	movs	r3, #32
 80026dc:	e003      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80026de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026e0:	fab3 f383 	clz	r3, r3
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	3301      	adds	r3, #1
 80026e8:	069b      	lsls	r3, r3, #26
 80026ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d109      	bne.n	800270e <HAL_ADC_ConfigChannel+0x542>
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	0e9b      	lsrs	r3, r3, #26
 8002700:	3301      	adds	r3, #1
 8002702:	f003 031f 	and.w	r3, r3, #31
 8002706:	2101      	movs	r1, #1
 8002708:	fa01 f303 	lsl.w	r3, r1, r3
 800270c:	e017      	b.n	800273e <HAL_ADC_ConfigChannel+0x572>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002714:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002716:	fa93 f3a3 	rbit	r3, r3
 800271a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800271c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800271e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002720:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8002726:	2320      	movs	r3, #32
 8002728:	e003      	b.n	8002732 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 800272a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800272c:	fab3 f383 	clz	r3, r3
 8002730:	b2db      	uxtb	r3, r3
 8002732:	3301      	adds	r3, #1
 8002734:	f003 031f 	and.w	r3, r3, #31
 8002738:	2101      	movs	r1, #1
 800273a:	fa01 f303 	lsl.w	r3, r1, r3
 800273e:	ea42 0103 	orr.w	r1, r2, r3
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800274a:	2b00      	cmp	r3, #0
 800274c:	d10a      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x598>
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	0e9b      	lsrs	r3, r3, #26
 8002754:	3301      	adds	r3, #1
 8002756:	f003 021f 	and.w	r2, r3, #31
 800275a:	4613      	mov	r3, r2
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	4413      	add	r3, r2
 8002760:	051b      	lsls	r3, r3, #20
 8002762:	e018      	b.n	8002796 <HAL_ADC_ConfigChannel+0x5ca>
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800276c:	fa93 f3a3 	rbit	r3, r3
 8002770:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002774:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002776:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002778:	2b00      	cmp	r3, #0
 800277a:	d101      	bne.n	8002780 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 800277c:	2320      	movs	r3, #32
 800277e:	e003      	b.n	8002788 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8002780:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002782:	fab3 f383 	clz	r3, r3
 8002786:	b2db      	uxtb	r3, r3
 8002788:	3301      	adds	r3, #1
 800278a:	f003 021f 	and.w	r2, r3, #31
 800278e:	4613      	mov	r3, r2
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	4413      	add	r3, r2
 8002794:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002796:	430b      	orrs	r3, r1
 8002798:	e081      	b.n	800289e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d107      	bne.n	80027b6 <HAL_ADC_ConfigChannel+0x5ea>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	0e9b      	lsrs	r3, r3, #26
 80027ac:	3301      	adds	r3, #1
 80027ae:	069b      	lsls	r3, r3, #26
 80027b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027b4:	e015      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x616>
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027be:	fa93 f3a3 	rbit	r3, r3
 80027c2:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80027c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027c6:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80027c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80027ce:	2320      	movs	r3, #32
 80027d0:	e003      	b.n	80027da <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80027d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027d4:	fab3 f383 	clz	r3, r3
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	3301      	adds	r3, #1
 80027dc:	069b      	lsls	r3, r3, #26
 80027de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d109      	bne.n	8002802 <HAL_ADC_ConfigChannel+0x636>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	0e9b      	lsrs	r3, r3, #26
 80027f4:	3301      	adds	r3, #1
 80027f6:	f003 031f 	and.w	r3, r3, #31
 80027fa:	2101      	movs	r1, #1
 80027fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002800:	e017      	b.n	8002832 <HAL_ADC_ConfigChannel+0x666>
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002808:	6a3b      	ldr	r3, [r7, #32]
 800280a:	fa93 f3a3 	rbit	r3, r3
 800280e:	61fb      	str	r3, [r7, #28]
  return result;
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 800281a:	2320      	movs	r3, #32
 800281c:	e003      	b.n	8002826 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 800281e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002820:	fab3 f383 	clz	r3, r3
 8002824:	b2db      	uxtb	r3, r3
 8002826:	3301      	adds	r3, #1
 8002828:	f003 031f 	and.w	r3, r3, #31
 800282c:	2101      	movs	r1, #1
 800282e:	fa01 f303 	lsl.w	r3, r1, r3
 8002832:	ea42 0103 	orr.w	r1, r2, r3
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10d      	bne.n	800285e <HAL_ADC_ConfigChannel+0x692>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	0e9b      	lsrs	r3, r3, #26
 8002848:	3301      	adds	r3, #1
 800284a:	f003 021f 	and.w	r2, r3, #31
 800284e:	4613      	mov	r3, r2
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	4413      	add	r3, r2
 8002854:	3b1e      	subs	r3, #30
 8002856:	051b      	lsls	r3, r3, #20
 8002858:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800285c:	e01e      	b.n	800289c <HAL_ADC_ConfigChannel+0x6d0>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	fa93 f3a3 	rbit	r3, r3
 800286a:	613b      	str	r3, [r7, #16]
  return result;
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d104      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002876:	2320      	movs	r3, #32
 8002878:	e006      	b.n	8002888 <HAL_ADC_ConfigChannel+0x6bc>
 800287a:	bf00      	nop
 800287c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	fab3 f383 	clz	r3, r3
 8002886:	b2db      	uxtb	r3, r3
 8002888:	3301      	adds	r3, #1
 800288a:	f003 021f 	and.w	r2, r3, #31
 800288e:	4613      	mov	r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	4413      	add	r3, r2
 8002894:	3b1e      	subs	r3, #30
 8002896:	051b      	lsls	r3, r3, #20
 8002898:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800289c:	430b      	orrs	r3, r1
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	6892      	ldr	r2, [r2, #8]
 80028a2:	4619      	mov	r1, r3
 80028a4:	f7ff fa6e 	bl	8001d84 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	4b3d      	ldr	r3, [pc, #244]	; (80029a4 <HAL_ADC_ConfigChannel+0x7d8>)
 80028ae:	4013      	ands	r3, r2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d06c      	beq.n	800298e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028b4:	483c      	ldr	r0, [pc, #240]	; (80029a8 <HAL_ADC_ConfigChannel+0x7dc>)
 80028b6:	f7ff f9c3 	bl	8001c40 <LL_ADC_GetCommonPathInternalCh>
 80028ba:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a3a      	ldr	r2, [pc, #232]	; (80029ac <HAL_ADC_ConfigChannel+0x7e0>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d127      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80028c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80028cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d121      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a35      	ldr	r2, [pc, #212]	; (80029b0 <HAL_ADC_ConfigChannel+0x7e4>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d157      	bne.n	800298e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80028e2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80028e6:	4619      	mov	r1, r3
 80028e8:	482f      	ldr	r0, [pc, #188]	; (80029a8 <HAL_ADC_ConfigChannel+0x7dc>)
 80028ea:	f7ff f996 	bl	8001c1a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028ee:	4b31      	ldr	r3, [pc, #196]	; (80029b4 <HAL_ADC_ConfigChannel+0x7e8>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	099b      	lsrs	r3, r3, #6
 80028f4:	4a30      	ldr	r2, [pc, #192]	; (80029b8 <HAL_ADC_ConfigChannel+0x7ec>)
 80028f6:	fba2 2303 	umull	r2, r3, r2, r3
 80028fa:	099b      	lsrs	r3, r3, #6
 80028fc:	1c5a      	adds	r2, r3, #1
 80028fe:	4613      	mov	r3, r2
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	4413      	add	r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002908:	e002      	b.n	8002910 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	3b01      	subs	r3, #1
 800290e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1f9      	bne.n	800290a <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002916:	e03a      	b.n	800298e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a27      	ldr	r2, [pc, #156]	; (80029bc <HAL_ADC_ConfigChannel+0x7f0>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d113      	bne.n	800294a <HAL_ADC_ConfigChannel+0x77e>
 8002922:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002926:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d10d      	bne.n	800294a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a1f      	ldr	r2, [pc, #124]	; (80029b0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d12a      	bne.n	800298e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002938:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800293c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002940:	4619      	mov	r1, r3
 8002942:	4819      	ldr	r0, [pc, #100]	; (80029a8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002944:	f7ff f969 	bl	8001c1a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002948:	e021      	b.n	800298e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a1c      	ldr	r2, [pc, #112]	; (80029c0 <HAL_ADC_ConfigChannel+0x7f4>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d11c      	bne.n	800298e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002954:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002958:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d116      	bne.n	800298e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a12      	ldr	r2, [pc, #72]	; (80029b0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d111      	bne.n	800298e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800296a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800296e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002972:	4619      	mov	r1, r3
 8002974:	480c      	ldr	r0, [pc, #48]	; (80029a8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002976:	f7ff f950 	bl	8001c1a <LL_ADC_SetCommonPathInternalCh>
 800297a:	e008      	b.n	800298e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002980:	f043 0220 	orr.w	r2, r3, #32
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002996:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800299a:	4618      	mov	r0, r3
 800299c:	37d8      	adds	r7, #216	; 0xd8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	80080000 	.word	0x80080000
 80029a8:	50040300 	.word	0x50040300
 80029ac:	c7520000 	.word	0xc7520000
 80029b0:	50040000 	.word	0x50040000
 80029b4:	20000000 	.word	0x20000000
 80029b8:	053e2d63 	.word	0x053e2d63
 80029bc:	cb840000 	.word	0xcb840000
 80029c0:	80000001 	.word	0x80000001

080029c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d4:	4b0c      	ldr	r3, [pc, #48]	; (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029e0:	4013      	ands	r3, r2
 80029e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029f6:	4a04      	ldr	r2, [pc, #16]	; (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	60d3      	str	r3, [r2, #12]
}
 80029fc:	bf00      	nop
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a10:	4b04      	ldr	r3, [pc, #16]	; (8002a24 <__NVIC_GetPriorityGrouping+0x18>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	0a1b      	lsrs	r3, r3, #8
 8002a16:	f003 0307 	and.w	r3, r3, #7
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	e000ed00 	.word	0xe000ed00

08002a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	db0b      	blt.n	8002a52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	f003 021f 	and.w	r2, r3, #31
 8002a40:	4907      	ldr	r1, [pc, #28]	; (8002a60 <__NVIC_EnableIRQ+0x38>)
 8002a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a46:	095b      	lsrs	r3, r3, #5
 8002a48:	2001      	movs	r0, #1
 8002a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	e000e100 	.word	0xe000e100

08002a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	6039      	str	r1, [r7, #0]
 8002a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	db0a      	blt.n	8002a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	490c      	ldr	r1, [pc, #48]	; (8002ab0 <__NVIC_SetPriority+0x4c>)
 8002a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a82:	0112      	lsls	r2, r2, #4
 8002a84:	b2d2      	uxtb	r2, r2
 8002a86:	440b      	add	r3, r1
 8002a88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a8c:	e00a      	b.n	8002aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	4908      	ldr	r1, [pc, #32]	; (8002ab4 <__NVIC_SetPriority+0x50>)
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	3b04      	subs	r3, #4
 8002a9c:	0112      	lsls	r2, r2, #4
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	761a      	strb	r2, [r3, #24]
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	e000e100 	.word	0xe000e100
 8002ab4:	e000ed00 	.word	0xe000ed00

08002ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b089      	sub	sp, #36	; 0x24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f1c3 0307 	rsb	r3, r3, #7
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	bf28      	it	cs
 8002ad6:	2304      	movcs	r3, #4
 8002ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	3304      	adds	r3, #4
 8002ade:	2b06      	cmp	r3, #6
 8002ae0:	d902      	bls.n	8002ae8 <NVIC_EncodePriority+0x30>
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	3b03      	subs	r3, #3
 8002ae6:	e000      	b.n	8002aea <NVIC_EncodePriority+0x32>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aec:	f04f 32ff 	mov.w	r2, #4294967295
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43da      	mvns	r2, r3
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	401a      	ands	r2, r3
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b00:	f04f 31ff 	mov.w	r1, #4294967295
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0a:	43d9      	mvns	r1, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	4313      	orrs	r3, r2
         );
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3724      	adds	r7, #36	; 0x24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b082      	sub	sp, #8
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f7ff ff4c 	bl	80029c4 <__NVIC_SetPriorityGrouping>
}
 8002b2c:	bf00      	nop
 8002b2e:	3708      	adds	r7, #8
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
 8002b40:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b42:	2300      	movs	r3, #0
 8002b44:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b46:	f7ff ff61 	bl	8002a0c <__NVIC_GetPriorityGrouping>
 8002b4a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	68b9      	ldr	r1, [r7, #8]
 8002b50:	6978      	ldr	r0, [r7, #20]
 8002b52:	f7ff ffb1 	bl	8002ab8 <NVIC_EncodePriority>
 8002b56:	4602      	mov	r2, r0
 8002b58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b5c:	4611      	mov	r1, r2
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff ff80 	bl	8002a64 <__NVIC_SetPriority>
}
 8002b64:	bf00      	nop
 8002b66:	3718      	adds	r7, #24
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff ff54 	bl	8002a28 <__NVIC_EnableIRQ>
}
 8002b80:	bf00      	nop
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e0ac      	b.n	8002cf4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f000 f9d2 	bl	8002f48 <DFSDM_GetChannelFromInstance>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	4a55      	ldr	r2, [pc, #340]	; (8002cfc <HAL_DFSDM_ChannelInit+0x174>)
 8002ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d001      	beq.n	8002bb4 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e09f      	b.n	8002cf4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f7fe fc1d 	bl	80013f4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002bba:	4b51      	ldr	r3, [pc, #324]	; (8002d00 <HAL_DFSDM_ChannelInit+0x178>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	4a4f      	ldr	r2, [pc, #316]	; (8002d00 <HAL_DFSDM_ChannelInit+0x178>)
 8002bc2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002bc4:	4b4e      	ldr	r3, [pc, #312]	; (8002d00 <HAL_DFSDM_ChannelInit+0x178>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d125      	bne.n	8002c18 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002bcc:	4b4d      	ldr	r3, [pc, #308]	; (8002d04 <HAL_DFSDM_ChannelInit+0x17c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a4c      	ldr	r2, [pc, #304]	; (8002d04 <HAL_DFSDM_ChannelInit+0x17c>)
 8002bd2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002bd6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002bd8:	4b4a      	ldr	r3, [pc, #296]	; (8002d04 <HAL_DFSDM_ChannelInit+0x17c>)
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	4948      	ldr	r1, [pc, #288]	; (8002d04 <HAL_DFSDM_ChannelInit+0x17c>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002be6:	4b47      	ldr	r3, [pc, #284]	; (8002d04 <HAL_DFSDM_ChannelInit+0x17c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a46      	ldr	r2, [pc, #280]	; (8002d04 <HAL_DFSDM_ChannelInit+0x17c>)
 8002bec:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002bf0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	791b      	ldrb	r3, [r3, #4]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d108      	bne.n	8002c0c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002bfa:	4b42      	ldr	r3, [pc, #264]	; (8002d04 <HAL_DFSDM_ChannelInit+0x17c>)
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	3b01      	subs	r3, #1
 8002c04:	041b      	lsls	r3, r3, #16
 8002c06:	493f      	ldr	r1, [pc, #252]	; (8002d04 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002c0c:	4b3d      	ldr	r3, [pc, #244]	; (8002d04 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a3c      	ldr	r2, [pc, #240]	; (8002d04 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c16:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002c26:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6819      	ldr	r1, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002c36:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002c3c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 020f 	bic.w	r2, r2, #15
 8002c54:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6819      	ldr	r1, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002c64:	431a      	orrs	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002c7c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	6899      	ldr	r1, [r3, #8]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002c90:	431a      	orrs	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f002 0207 	and.w	r2, r2, #7
 8002ca8:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6859      	ldr	r1, [r3, #4]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb4:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002cd4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 f930 	bl	8002f48 <DFSDM_GetChannelFromInstance>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	4904      	ldr	r1, [pc, #16]	; (8002cfc <HAL_DFSDM_ChannelInit+0x174>)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3708      	adds	r7, #8
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	200001bc 	.word	0x200001bc
 8002d00:	200001b8 	.word	0x200001b8
 8002d04:	40016000 	.word	0x40016000

08002d08 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d101      	bne.n	8002d1a <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e0ca      	b.n	8002eb0 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a66      	ldr	r2, [pc, #408]	; (8002eb8 <HAL_DFSDM_FilterInit+0x1b0>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d109      	bne.n	8002d38 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d003      	beq.n	8002d34 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d101      	bne.n	8002d38 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e0bb      	b.n	8002eb0 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f7fe fae5 	bl	8001320 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002d64:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	7a1b      	ldrb	r3, [r3, #8]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d108      	bne.n	8002d80 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	e007      	b.n	8002d90 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002d8e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	7a5b      	ldrb	r3, [r3, #9]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d108      	bne.n	8002daa <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	e007      	b.n	8002dba <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002db8:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6812      	ldr	r2, [r2, #0]
 8002dc4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002dc8:	f023 0308 	bic.w	r3, r3, #8
 8002dcc:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d108      	bne.n	8002de8 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	6819      	ldr	r1, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	695a      	ldr	r2, [r3, #20]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	430a      	orrs	r2, r1
 8002de6:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	7c1b      	ldrb	r3, [r3, #16]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d108      	bne.n	8002e02 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f042 0210 	orr.w	r2, r2, #16
 8002dfe:	601a      	str	r2, [r3, #0]
 8002e00:	e007      	b.n	8002e12 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f022 0210 	bic.w	r2, r2, #16
 8002e10:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	7c5b      	ldrb	r3, [r3, #17]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d108      	bne.n	8002e2c <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f042 0220 	orr.w	r2, r2, #32
 8002e28:	601a      	str	r2, [r3, #0]
 8002e2a:	e007      	b.n	8002e3c <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 0220 	bic.w	r2, r2, #32
 8002e3a:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8002e4a:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8002e4e:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6959      	ldr	r1, [r3, #20]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002e62:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e68:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002e6a:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68da      	ldr	r2, [r3, #12]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	699a      	ldr	r2, [r3, #24]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	7c1a      	ldrb	r2, [r3, #16]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f042 0201 	orr.w	r2, r2, #1
 8002ea4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	40016100 	.word	0x40016100

08002ebc <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b087      	sub	sp, #28
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d02e      	beq.n	8002f34 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002edc:	2bff      	cmp	r3, #255	; 0xff
 8002ede:	d029      	beq.n	8002f34 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68fa      	ldr	r2, [r7, #12]
 8002ee8:	6812      	ldr	r2, [r2, #0]
 8002eea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002eee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ef2:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d10d      	bne.n	8002f16 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	021b      	lsls	r3, r3, #8
 8002f04:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002f08:	431a      	orrs	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	e00a      	b.n	8002f2c <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	6819      	ldr	r1, [r3, #0]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	021b      	lsls	r3, r3, #8
 8002f20:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	631a      	str	r2, [r3, #48]	; 0x30
 8002f32:	e001      	b.n	8002f38 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8002f38:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	371c      	adds	r7, #28
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
	...

08002f48 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4a1c      	ldr	r2, [pc, #112]	; (8002fc4 <DFSDM_GetChannelFromInstance+0x7c>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d102      	bne.n	8002f5e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	e02b      	b.n	8002fb6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a19      	ldr	r2, [pc, #100]	; (8002fc8 <DFSDM_GetChannelFromInstance+0x80>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d102      	bne.n	8002f6c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002f66:	2301      	movs	r3, #1
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	e024      	b.n	8002fb6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a17      	ldr	r2, [pc, #92]	; (8002fcc <DFSDM_GetChannelFromInstance+0x84>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d102      	bne.n	8002f7a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002f74:	2302      	movs	r3, #2
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	e01d      	b.n	8002fb6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a14      	ldr	r2, [pc, #80]	; (8002fd0 <DFSDM_GetChannelFromInstance+0x88>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d102      	bne.n	8002f88 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002f82:	2304      	movs	r3, #4
 8002f84:	60fb      	str	r3, [r7, #12]
 8002f86:	e016      	b.n	8002fb6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a12      	ldr	r2, [pc, #72]	; (8002fd4 <DFSDM_GetChannelFromInstance+0x8c>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d102      	bne.n	8002f96 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002f90:	2305      	movs	r3, #5
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	e00f      	b.n	8002fb6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a0f      	ldr	r2, [pc, #60]	; (8002fd8 <DFSDM_GetChannelFromInstance+0x90>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d102      	bne.n	8002fa4 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002f9e:	2306      	movs	r3, #6
 8002fa0:	60fb      	str	r3, [r7, #12]
 8002fa2:	e008      	b.n	8002fb6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a0d      	ldr	r2, [pc, #52]	; (8002fdc <DFSDM_GetChannelFromInstance+0x94>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d102      	bne.n	8002fb2 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002fac:	2307      	movs	r3, #7
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	e001      	b.n	8002fb6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	40016000 	.word	0x40016000
 8002fc8:	40016020 	.word	0x40016020
 8002fcc:	40016040 	.word	0x40016040
 8002fd0:	40016080 	.word	0x40016080
 8002fd4:	400160a0 	.word	0x400160a0
 8002fd8:	400160c0 	.word	0x400160c0
 8002fdc:	400160e0 	.word	0x400160e0

08002fe0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e08d      	b.n	800310e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	4b47      	ldr	r3, [pc, #284]	; (8003118 <HAL_DMA_Init+0x138>)
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d80f      	bhi.n	800301e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	461a      	mov	r2, r3
 8003004:	4b45      	ldr	r3, [pc, #276]	; (800311c <HAL_DMA_Init+0x13c>)
 8003006:	4413      	add	r3, r2
 8003008:	4a45      	ldr	r2, [pc, #276]	; (8003120 <HAL_DMA_Init+0x140>)
 800300a:	fba2 2303 	umull	r2, r3, r2, r3
 800300e:	091b      	lsrs	r3, r3, #4
 8003010:	009a      	lsls	r2, r3, #2
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a42      	ldr	r2, [pc, #264]	; (8003124 <HAL_DMA_Init+0x144>)
 800301a:	641a      	str	r2, [r3, #64]	; 0x40
 800301c:	e00e      	b.n	800303c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	461a      	mov	r2, r3
 8003024:	4b40      	ldr	r3, [pc, #256]	; (8003128 <HAL_DMA_Init+0x148>)
 8003026:	4413      	add	r3, r2
 8003028:	4a3d      	ldr	r2, [pc, #244]	; (8003120 <HAL_DMA_Init+0x140>)
 800302a:	fba2 2303 	umull	r2, r3, r2, r3
 800302e:	091b      	lsrs	r3, r3, #4
 8003030:	009a      	lsls	r2, r3, #2
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a3c      	ldr	r2, [pc, #240]	; (800312c <HAL_DMA_Init+0x14c>)
 800303a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003056:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003060:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800306c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003078:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	4313      	orrs	r3, r2
 8003084:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f8fe 	bl	8003290 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800309c:	d102      	bne.n	80030a4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80030b8:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d010      	beq.n	80030e4 <HAL_DMA_Init+0x104>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	2b04      	cmp	r3, #4
 80030c8:	d80c      	bhi.n	80030e4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 f91e 	bl	800330c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d4:	2200      	movs	r2, #0
 80030d6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80030e0:	605a      	str	r2, [r3, #4]
 80030e2:	e008      	b.n	80030f6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	40020407 	.word	0x40020407
 800311c:	bffdfff8 	.word	0xbffdfff8
 8003120:	cccccccd 	.word	0xcccccccd
 8003124:	40020000 	.word	0x40020000
 8003128:	bffdfbf8 	.word	0xbffdfbf8
 800312c:	40020400 	.word	0x40020400

08003130 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314c:	f003 031c 	and.w	r3, r3, #28
 8003150:	2204      	movs	r2, #4
 8003152:	409a      	lsls	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	4013      	ands	r3, r2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d026      	beq.n	80031aa <HAL_DMA_IRQHandler+0x7a>
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	f003 0304 	and.w	r3, r3, #4
 8003162:	2b00      	cmp	r3, #0
 8003164:	d021      	beq.n	80031aa <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0320 	and.w	r3, r3, #32
 8003170:	2b00      	cmp	r3, #0
 8003172:	d107      	bne.n	8003184 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 0204 	bic.w	r2, r2, #4
 8003182:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003188:	f003 021c 	and.w	r2, r3, #28
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003190:	2104      	movs	r1, #4
 8003192:	fa01 f202 	lsl.w	r2, r1, r2
 8003196:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319c:	2b00      	cmp	r3, #0
 800319e:	d071      	beq.n	8003284 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80031a8:	e06c      	b.n	8003284 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ae:	f003 031c 	and.w	r3, r3, #28
 80031b2:	2202      	movs	r2, #2
 80031b4:	409a      	lsls	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	4013      	ands	r3, r2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d02e      	beq.n	800321c <HAL_DMA_IRQHandler+0xec>
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	f003 0302 	and.w	r3, r3, #2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d029      	beq.n	800321c <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0320 	and.w	r3, r3, #32
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10b      	bne.n	80031ee <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f022 020a 	bic.w	r2, r2, #10
 80031e4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f2:	f003 021c 	and.w	r2, r3, #28
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	2102      	movs	r1, #2
 80031fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003200:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800320e:	2b00      	cmp	r3, #0
 8003210:	d038      	beq.n	8003284 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800321a:	e033      	b.n	8003284 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003220:	f003 031c 	and.w	r3, r3, #28
 8003224:	2208      	movs	r2, #8
 8003226:	409a      	lsls	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	4013      	ands	r3, r2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d02a      	beq.n	8003286 <HAL_DMA_IRQHandler+0x156>
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	f003 0308 	and.w	r3, r3, #8
 8003236:	2b00      	cmp	r3, #0
 8003238:	d025      	beq.n	8003286 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 020e 	bic.w	r2, r2, #14
 8003248:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324e:	f003 021c 	and.w	r2, r3, #28
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	2101      	movs	r1, #1
 8003258:	fa01 f202 	lsl.w	r2, r1, r2
 800325c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2201      	movs	r2, #1
 8003262:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003278:	2b00      	cmp	r3, #0
 800327a:	d004      	beq.n	8003286 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003284:	bf00      	nop
 8003286:	bf00      	nop
}
 8003288:	3710      	adds	r7, #16
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
	...

08003290 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	461a      	mov	r2, r3
 800329e:	4b17      	ldr	r3, [pc, #92]	; (80032fc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d80a      	bhi.n	80032ba <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a8:	089b      	lsrs	r3, r3, #2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80032b0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	6493      	str	r3, [r2, #72]	; 0x48
 80032b8:	e007      	b.n	80032ca <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032be:	089b      	lsrs	r3, r3, #2
 80032c0:	009a      	lsls	r2, r3, #2
 80032c2:	4b0f      	ldr	r3, [pc, #60]	; (8003300 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80032c4:	4413      	add	r3, r2
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	3b08      	subs	r3, #8
 80032d2:	4a0c      	ldr	r2, [pc, #48]	; (8003304 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80032d4:	fba2 2303 	umull	r2, r3, r2, r3
 80032d8:	091b      	lsrs	r3, r3, #4
 80032da:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a0a      	ldr	r2, [pc, #40]	; (8003308 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80032e0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f003 031f 	and.w	r3, r3, #31
 80032e8:	2201      	movs	r2, #1
 80032ea:	409a      	lsls	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	651a      	str	r2, [r3, #80]	; 0x50
}
 80032f0:	bf00      	nop
 80032f2:	3714      	adds	r7, #20
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	40020407 	.word	0x40020407
 8003300:	4002081c 	.word	0x4002081c
 8003304:	cccccccd 	.word	0xcccccccd
 8003308:	40020880 	.word	0x40020880

0800330c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	b2db      	uxtb	r3, r3
 800331a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	4b0b      	ldr	r3, [pc, #44]	; (800334c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003320:	4413      	add	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	461a      	mov	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a08      	ldr	r2, [pc, #32]	; (8003350 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800332e:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	3b01      	subs	r3, #1
 8003334:	f003 0303 	and.w	r3, r3, #3
 8003338:	2201      	movs	r2, #1
 800333a:	409a      	lsls	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003340:	bf00      	nop
 8003342:	3714      	adds	r7, #20
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr
 800334c:	1000823f 	.word	0x1000823f
 8003350:	40020940 	.word	0x40020940

08003354 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003354:	b480      	push	{r7}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800335e:	2300      	movs	r3, #0
 8003360:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003362:	e166      	b.n	8003632 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	2101      	movs	r1, #1
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	fa01 f303 	lsl.w	r3, r1, r3
 8003370:	4013      	ands	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2b00      	cmp	r3, #0
 8003378:	f000 8158 	beq.w	800362c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d00b      	beq.n	800339c <HAL_GPIO_Init+0x48>
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b02      	cmp	r3, #2
 800338a:	d007      	beq.n	800339c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003390:	2b11      	cmp	r3, #17
 8003392:	d003      	beq.n	800339c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	2b12      	cmp	r3, #18
 800339a:	d130      	bne.n	80033fe <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	2203      	movs	r2, #3
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	4013      	ands	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	68da      	ldr	r2, [r3, #12]
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033d2:	2201      	movs	r2, #1
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	43db      	mvns	r3, r3
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4013      	ands	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	091b      	lsrs	r3, r3, #4
 80033e8:	f003 0201 	and.w	r2, r3, #1
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	2203      	movs	r2, #3
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	43db      	mvns	r3, r3
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	4013      	ands	r3, r2
 8003414:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	4313      	orrs	r3, r2
 8003426:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b02      	cmp	r3, #2
 8003434:	d003      	beq.n	800343e <HAL_GPIO_Init+0xea>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b12      	cmp	r3, #18
 800343c:	d123      	bne.n	8003486 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	08da      	lsrs	r2, r3, #3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	3208      	adds	r2, #8
 8003446:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800344a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	f003 0307 	and.w	r3, r3, #7
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	220f      	movs	r2, #15
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	43db      	mvns	r3, r3
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	4013      	ands	r3, r2
 8003460:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	691a      	ldr	r2, [r3, #16]
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	4313      	orrs	r3, r2
 8003476:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	08da      	lsrs	r2, r3, #3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	3208      	adds	r2, #8
 8003480:	6939      	ldr	r1, [r7, #16]
 8003482:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	2203      	movs	r2, #3
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	43db      	mvns	r3, r3
 8003498:	693a      	ldr	r2, [r7, #16]
 800349a:	4013      	ands	r3, r2
 800349c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f003 0203 	and.w	r2, r3, #3
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	fa02 f303 	lsl.w	r3, r2, r3
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f000 80b2 	beq.w	800362c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034c8:	4b61      	ldr	r3, [pc, #388]	; (8003650 <HAL_GPIO_Init+0x2fc>)
 80034ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034cc:	4a60      	ldr	r2, [pc, #384]	; (8003650 <HAL_GPIO_Init+0x2fc>)
 80034ce:	f043 0301 	orr.w	r3, r3, #1
 80034d2:	6613      	str	r3, [r2, #96]	; 0x60
 80034d4:	4b5e      	ldr	r3, [pc, #376]	; (8003650 <HAL_GPIO_Init+0x2fc>)
 80034d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	60bb      	str	r3, [r7, #8]
 80034de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80034e0:	4a5c      	ldr	r2, [pc, #368]	; (8003654 <HAL_GPIO_Init+0x300>)
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	089b      	lsrs	r3, r3, #2
 80034e6:	3302      	adds	r3, #2
 80034e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	f003 0303 	and.w	r3, r3, #3
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	220f      	movs	r2, #15
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	43db      	mvns	r3, r3
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	4013      	ands	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800350a:	d02b      	beq.n	8003564 <HAL_GPIO_Init+0x210>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a52      	ldr	r2, [pc, #328]	; (8003658 <HAL_GPIO_Init+0x304>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d025      	beq.n	8003560 <HAL_GPIO_Init+0x20c>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a51      	ldr	r2, [pc, #324]	; (800365c <HAL_GPIO_Init+0x308>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d01f      	beq.n	800355c <HAL_GPIO_Init+0x208>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	4a50      	ldr	r2, [pc, #320]	; (8003660 <HAL_GPIO_Init+0x30c>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d019      	beq.n	8003558 <HAL_GPIO_Init+0x204>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a4f      	ldr	r2, [pc, #316]	; (8003664 <HAL_GPIO_Init+0x310>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d013      	beq.n	8003554 <HAL_GPIO_Init+0x200>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a4e      	ldr	r2, [pc, #312]	; (8003668 <HAL_GPIO_Init+0x314>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d00d      	beq.n	8003550 <HAL_GPIO_Init+0x1fc>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a4d      	ldr	r2, [pc, #308]	; (800366c <HAL_GPIO_Init+0x318>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d007      	beq.n	800354c <HAL_GPIO_Init+0x1f8>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a4c      	ldr	r2, [pc, #304]	; (8003670 <HAL_GPIO_Init+0x31c>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d101      	bne.n	8003548 <HAL_GPIO_Init+0x1f4>
 8003544:	2307      	movs	r3, #7
 8003546:	e00e      	b.n	8003566 <HAL_GPIO_Init+0x212>
 8003548:	2308      	movs	r3, #8
 800354a:	e00c      	b.n	8003566 <HAL_GPIO_Init+0x212>
 800354c:	2306      	movs	r3, #6
 800354e:	e00a      	b.n	8003566 <HAL_GPIO_Init+0x212>
 8003550:	2305      	movs	r3, #5
 8003552:	e008      	b.n	8003566 <HAL_GPIO_Init+0x212>
 8003554:	2304      	movs	r3, #4
 8003556:	e006      	b.n	8003566 <HAL_GPIO_Init+0x212>
 8003558:	2303      	movs	r3, #3
 800355a:	e004      	b.n	8003566 <HAL_GPIO_Init+0x212>
 800355c:	2302      	movs	r3, #2
 800355e:	e002      	b.n	8003566 <HAL_GPIO_Init+0x212>
 8003560:	2301      	movs	r3, #1
 8003562:	e000      	b.n	8003566 <HAL_GPIO_Init+0x212>
 8003564:	2300      	movs	r3, #0
 8003566:	697a      	ldr	r2, [r7, #20]
 8003568:	f002 0203 	and.w	r2, r2, #3
 800356c:	0092      	lsls	r2, r2, #2
 800356e:	4093      	lsls	r3, r2
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	4313      	orrs	r3, r2
 8003574:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003576:	4937      	ldr	r1, [pc, #220]	; (8003654 <HAL_GPIO_Init+0x300>)
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	089b      	lsrs	r3, r3, #2
 800357c:	3302      	adds	r3, #2
 800357e:	693a      	ldr	r2, [r7, #16]
 8003580:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003584:	4b3b      	ldr	r3, [pc, #236]	; (8003674 <HAL_GPIO_Init+0x320>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	43db      	mvns	r3, r3
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	4013      	ands	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d003      	beq.n	80035a8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80035a0:	693a      	ldr	r2, [r7, #16]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035a8:	4a32      	ldr	r2, [pc, #200]	; (8003674 <HAL_GPIO_Init+0x320>)
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80035ae:	4b31      	ldr	r3, [pc, #196]	; (8003674 <HAL_GPIO_Init+0x320>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	43db      	mvns	r3, r3
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	4013      	ands	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d003      	beq.n	80035d2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035d2:	4a28      	ldr	r2, [pc, #160]	; (8003674 <HAL_GPIO_Init+0x320>)
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035d8:	4b26      	ldr	r3, [pc, #152]	; (8003674 <HAL_GPIO_Init+0x320>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	43db      	mvns	r3, r3
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	4013      	ands	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d003      	beq.n	80035fc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035fc:	4a1d      	ldr	r2, [pc, #116]	; (8003674 <HAL_GPIO_Init+0x320>)
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003602:	4b1c      	ldr	r3, [pc, #112]	; (8003674 <HAL_GPIO_Init+0x320>)
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	43db      	mvns	r3, r3
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4013      	ands	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	4313      	orrs	r3, r2
 8003624:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003626:	4a13      	ldr	r2, [pc, #76]	; (8003674 <HAL_GPIO_Init+0x320>)
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	3301      	adds	r3, #1
 8003630:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	fa22 f303 	lsr.w	r3, r2, r3
 800363c:	2b00      	cmp	r3, #0
 800363e:	f47f ae91 	bne.w	8003364 <HAL_GPIO_Init+0x10>
  }
}
 8003642:	bf00      	nop
 8003644:	bf00      	nop
 8003646:	371c      	adds	r7, #28
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	40021000 	.word	0x40021000
 8003654:	40010000 	.word	0x40010000
 8003658:	48000400 	.word	0x48000400
 800365c:	48000800 	.word	0x48000800
 8003660:	48000c00 	.word	0x48000c00
 8003664:	48001000 	.word	0x48001000
 8003668:	48001400 	.word	0x48001400
 800366c:	48001800 	.word	0x48001800
 8003670:	48001c00 	.word	0x48001c00
 8003674:	40010400 	.word	0x40010400

08003678 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	460b      	mov	r3, r1
 8003682:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	691a      	ldr	r2, [r3, #16]
 8003688:	887b      	ldrh	r3, [r7, #2]
 800368a:	4013      	ands	r3, r2
 800368c:	2b00      	cmp	r3, #0
 800368e:	d002      	beq.n	8003696 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003690:	2301      	movs	r3, #1
 8003692:	73fb      	strb	r3, [r7, #15]
 8003694:	e001      	b.n	800369a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003696:	2300      	movs	r3, #0
 8003698:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800369a:	7bfb      	ldrb	r3, [r7, #15]
}
 800369c:	4618      	mov	r0, r3
 800369e:	3714      	adds	r7, #20
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	807b      	strh	r3, [r7, #2]
 80036b4:	4613      	mov	r3, r2
 80036b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036b8:	787b      	ldrb	r3, [r7, #1]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d003      	beq.n	80036c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80036be:	887a      	ldrh	r2, [r7, #2]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80036c4:	e002      	b.n	80036cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80036c6:	887a      	ldrh	r2, [r7, #2]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	460b      	mov	r3, r1
 80036e2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036ea:	887a      	ldrh	r2, [r7, #2]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	4013      	ands	r3, r2
 80036f0:	041a      	lsls	r2, r3, #16
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	43d9      	mvns	r1, r3
 80036f6:	887b      	ldrh	r3, [r7, #2]
 80036f8:	400b      	ands	r3, r1
 80036fa:	431a      	orrs	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	619a      	str	r2, [r3, #24]
}
 8003700:	bf00      	nop
 8003702:	3714      	adds	r7, #20
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e081      	b.n	8003822 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d106      	bne.n	8003738 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f7fd fe8c 	bl	8001450 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2224      	movs	r2, #36	; 0x24
 800373c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 0201 	bic.w	r2, r2, #1
 800374e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800375c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800376c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d107      	bne.n	8003786 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689a      	ldr	r2, [r3, #8]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003782:	609a      	str	r2, [r3, #8]
 8003784:	e006      	b.n	8003794 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	689a      	ldr	r2, [r3, #8]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003792:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	2b02      	cmp	r3, #2
 800379a:	d104      	bne.n	80037a6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6812      	ldr	r2, [r2, #0]
 80037b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80037b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68da      	ldr	r2, [r3, #12]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691a      	ldr	r2, [r3, #16]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	ea42 0103 	orr.w	r1, r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	021a      	lsls	r2, r3, #8
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	69d9      	ldr	r1, [r3, #28]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a1a      	ldr	r2, [r3, #32]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2220      	movs	r2, #32
 800380e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800382a:	b480      	push	{r7}
 800382c:	b083      	sub	sp, #12
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
 8003832:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b20      	cmp	r3, #32
 800383e:	d138      	bne.n	80038b2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003846:	2b01      	cmp	r3, #1
 8003848:	d101      	bne.n	800384e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800384a:	2302      	movs	r3, #2
 800384c:	e032      	b.n	80038b4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2224      	movs	r2, #36	; 0x24
 800385a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0201 	bic.w	r2, r2, #1
 800386c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800387c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	6819      	ldr	r1, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	430a      	orrs	r2, r1
 800388c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f042 0201 	orr.w	r2, r2, #1
 800389c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2220      	movs	r2, #32
 80038a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038ae:	2300      	movs	r3, #0
 80038b0:	e000      	b.n	80038b4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038b2:	2302      	movs	r3, #2
  }
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	370c      	adds	r7, #12
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b20      	cmp	r3, #32
 80038d4:	d139      	bne.n	800394a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d101      	bne.n	80038e4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038e0:	2302      	movs	r3, #2
 80038e2:	e033      	b.n	800394c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2224      	movs	r2, #36	; 0x24
 80038f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0201 	bic.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003912:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	021b      	lsls	r3, r3, #8
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	4313      	orrs	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f042 0201 	orr.w	r2, r2, #1
 8003934:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2220      	movs	r2, #32
 800393a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003946:	2300      	movs	r3, #0
 8003948:	e000      	b.n	800394c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800394a:	2302      	movs	r3, #2
  }
}
 800394c:	4618      	mov	r0, r3
 800394e:	3714      	adds	r7, #20
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800395a:	b08f      	sub	sp, #60	; 0x3c
 800395c:	af0a      	add	r7, sp, #40	; 0x28
 800395e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e116      	b.n	8003b98 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003976:	b2db      	uxtb	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	d106      	bne.n	800398a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f00e fe65 	bl	8012654 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2203      	movs	r2, #3
 800398e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800399a:	2b00      	cmp	r3, #0
 800399c:	d102      	bne.n	80039a4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f007 ff0c 	bl	800b7c6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	603b      	str	r3, [r7, #0]
 80039b4:	687e      	ldr	r6, [r7, #4]
 80039b6:	466d      	mov	r5, sp
 80039b8:	f106 0410 	add.w	r4, r6, #16
 80039bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039c8:	e885 0003 	stmia.w	r5, {r0, r1}
 80039cc:	1d33      	adds	r3, r6, #4
 80039ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039d0:	6838      	ldr	r0, [r7, #0]
 80039d2:	f007 fe1f 	bl	800b614 <USB_CoreInit>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d005      	beq.n	80039e8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2202      	movs	r2, #2
 80039e0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e0d7      	b.n	8003b98 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2100      	movs	r1, #0
 80039ee:	4618      	mov	r0, r3
 80039f0:	f007 fefa 	bl	800b7e8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039f4:	2300      	movs	r3, #0
 80039f6:	73fb      	strb	r3, [r7, #15]
 80039f8:	e04a      	b.n	8003a90 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80039fa:	7bfa      	ldrb	r2, [r7, #15]
 80039fc:	6879      	ldr	r1, [r7, #4]
 80039fe:	4613      	mov	r3, r2
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	1a9b      	subs	r3, r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	440b      	add	r3, r1
 8003a08:	333d      	adds	r3, #61	; 0x3d
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a0e:	7bfa      	ldrb	r2, [r7, #15]
 8003a10:	6879      	ldr	r1, [r7, #4]
 8003a12:	4613      	mov	r3, r2
 8003a14:	00db      	lsls	r3, r3, #3
 8003a16:	1a9b      	subs	r3, r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	440b      	add	r3, r1
 8003a1c:	333c      	adds	r3, #60	; 0x3c
 8003a1e:	7bfa      	ldrb	r2, [r7, #15]
 8003a20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a22:	7bfa      	ldrb	r2, [r7, #15]
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
 8003a26:	b298      	uxth	r0, r3
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	00db      	lsls	r3, r3, #3
 8003a2e:	1a9b      	subs	r3, r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	440b      	add	r3, r1
 8003a34:	3342      	adds	r3, #66	; 0x42
 8003a36:	4602      	mov	r2, r0
 8003a38:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a3a:	7bfa      	ldrb	r2, [r7, #15]
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	1a9b      	subs	r3, r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	440b      	add	r3, r1
 8003a48:	333f      	adds	r3, #63	; 0x3f
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a4e:	7bfa      	ldrb	r2, [r7, #15]
 8003a50:	6879      	ldr	r1, [r7, #4]
 8003a52:	4613      	mov	r3, r2
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	1a9b      	subs	r3, r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	440b      	add	r3, r1
 8003a5c:	3344      	adds	r3, #68	; 0x44
 8003a5e:	2200      	movs	r2, #0
 8003a60:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a62:	7bfa      	ldrb	r2, [r7, #15]
 8003a64:	6879      	ldr	r1, [r7, #4]
 8003a66:	4613      	mov	r3, r2
 8003a68:	00db      	lsls	r3, r3, #3
 8003a6a:	1a9b      	subs	r3, r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	440b      	add	r3, r1
 8003a70:	3348      	adds	r3, #72	; 0x48
 8003a72:	2200      	movs	r2, #0
 8003a74:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a76:	7bfa      	ldrb	r2, [r7, #15]
 8003a78:	6879      	ldr	r1, [r7, #4]
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	00db      	lsls	r3, r3, #3
 8003a7e:	1a9b      	subs	r3, r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	440b      	add	r3, r1
 8003a84:	3350      	adds	r3, #80	; 0x50
 8003a86:	2200      	movs	r2, #0
 8003a88:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	73fb      	strb	r3, [r7, #15]
 8003a90:	7bfa      	ldrb	r2, [r7, #15]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d3af      	bcc.n	80039fa <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	73fb      	strb	r3, [r7, #15]
 8003a9e:	e044      	b.n	8003b2a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003aa0:	7bfa      	ldrb	r2, [r7, #15]
 8003aa2:	6879      	ldr	r1, [r7, #4]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	1a9b      	subs	r3, r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	440b      	add	r3, r1
 8003aae:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ab6:	7bfa      	ldrb	r2, [r7, #15]
 8003ab8:	6879      	ldr	r1, [r7, #4]
 8003aba:	4613      	mov	r3, r2
 8003abc:	00db      	lsls	r3, r3, #3
 8003abe:	1a9b      	subs	r3, r3, r2
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	440b      	add	r3, r1
 8003ac4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003ac8:	7bfa      	ldrb	r2, [r7, #15]
 8003aca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003acc:	7bfa      	ldrb	r2, [r7, #15]
 8003ace:	6879      	ldr	r1, [r7, #4]
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	1a9b      	subs	r3, r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	440b      	add	r3, r1
 8003ada:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003ade:	2200      	movs	r2, #0
 8003ae0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ae2:	7bfa      	ldrb	r2, [r7, #15]
 8003ae4:	6879      	ldr	r1, [r7, #4]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	00db      	lsls	r3, r3, #3
 8003aea:	1a9b      	subs	r3, r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	440b      	add	r3, r1
 8003af0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003af4:	2200      	movs	r2, #0
 8003af6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003af8:	7bfa      	ldrb	r2, [r7, #15]
 8003afa:	6879      	ldr	r1, [r7, #4]
 8003afc:	4613      	mov	r3, r2
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	1a9b      	subs	r3, r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b0e:	7bfa      	ldrb	r2, [r7, #15]
 8003b10:	6879      	ldr	r1, [r7, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	1a9b      	subs	r3, r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	3301      	adds	r3, #1
 8003b28:	73fb      	strb	r3, [r7, #15]
 8003b2a:	7bfa      	ldrb	r2, [r7, #15]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d3b5      	bcc.n	8003aa0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	603b      	str	r3, [r7, #0]
 8003b3a:	687e      	ldr	r6, [r7, #4]
 8003b3c:	466d      	mov	r5, sp
 8003b3e:	f106 0410 	add.w	r4, r6, #16
 8003b42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b4a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003b4e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003b52:	1d33      	adds	r3, r6, #4
 8003b54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b56:	6838      	ldr	r0, [r7, #0]
 8003b58:	f007 fe70 	bl	800b83c <USB_DevInit>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d005      	beq.n	8003b6e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2202      	movs	r2, #2
 8003b66:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e014      	b.n	8003b98 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d102      	bne.n	8003b8c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 ff62 	bl	8004a50 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4618      	mov	r0, r3
 8003b92:	f008 fdf2 	bl	800c77a <USB_DevDisconnect>

  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3714      	adds	r7, #20
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ba0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d101      	bne.n	8003bbc <HAL_PCD_Start+0x1c>
 8003bb8:	2302      	movs	r3, #2
 8003bba:	e01c      	b.n	8003bf6 <HAL_PCD_Start+0x56>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d105      	bne.n	8003bd8 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f007 fde1 	bl	800b7a4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4618      	mov	r0, r3
 8003be8:	f008 fda6 	bl	800c738 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003bfe:	b590      	push	{r4, r7, lr}
 8003c00:	b08d      	sub	sp, #52	; 0x34
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c0c:	6a3b      	ldr	r3, [r7, #32]
 8003c0e:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f008 fe64 	bl	800c8e2 <USB_GetMode>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f040 838f 	bne.w	8004340 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f008 fdc8 	bl	800c7bc <USB_ReadInterrupts>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	f000 8385 	beq.w	800433e <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f008 fdbf 	bl	800c7bc <USB_ReadInterrupts>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	f003 0302 	and.w	r3, r3, #2
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d107      	bne.n	8003c58 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	695a      	ldr	r2, [r3, #20]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f002 0202 	and.w	r2, r2, #2
 8003c56:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f008 fdad 	bl	800c7bc <USB_ReadInterrupts>
 8003c62:	4603      	mov	r3, r0
 8003c64:	f003 0310 	and.w	r3, r3, #16
 8003c68:	2b10      	cmp	r3, #16
 8003c6a:	d161      	bne.n	8003d30 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	699a      	ldr	r2, [r3, #24]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f022 0210 	bic.w	r2, r2, #16
 8003c7a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003c7c:	6a3b      	ldr	r3, [r7, #32]
 8003c7e:	6a1b      	ldr	r3, [r3, #32]
 8003c80:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	f003 020f 	and.w	r2, r3, #15
 8003c88:	4613      	mov	r3, r2
 8003c8a:	00db      	lsls	r3, r3, #3
 8003c8c:	1a9b      	subs	r3, r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	4413      	add	r3, r2
 8003c98:	3304      	adds	r3, #4
 8003c9a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	0c5b      	lsrs	r3, r3, #17
 8003ca0:	f003 030f 	and.w	r3, r3, #15
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d124      	bne.n	8003cf2 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003cae:	4013      	ands	r3, r2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d035      	beq.n	8003d20 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	091b      	lsrs	r3, r3, #4
 8003cbc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003cbe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	6a38      	ldr	r0, [r7, #32]
 8003cc8:	f008 fc13 	bl	800c4f2 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	68da      	ldr	r2, [r3, #12]
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	091b      	lsrs	r3, r3, #4
 8003cd4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cd8:	441a      	add	r2, r3
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	699a      	ldr	r2, [r3, #24]
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	091b      	lsrs	r3, r3, #4
 8003ce6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cea:	441a      	add	r2, r3
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	619a      	str	r2, [r3, #24]
 8003cf0:	e016      	b.n	8003d20 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	0c5b      	lsrs	r3, r3, #17
 8003cf6:	f003 030f 	and.w	r3, r3, #15
 8003cfa:	2b06      	cmp	r3, #6
 8003cfc:	d110      	bne.n	8003d20 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003d04:	2208      	movs	r2, #8
 8003d06:	4619      	mov	r1, r3
 8003d08:	6a38      	ldr	r0, [r7, #32]
 8003d0a:	f008 fbf2 	bl	800c4f2 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	699a      	ldr	r2, [r3, #24]
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	091b      	lsrs	r3, r3, #4
 8003d16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d1a:	441a      	add	r2, r3
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699a      	ldr	r2, [r3, #24]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0210 	orr.w	r2, r2, #16
 8003d2e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f008 fd41 	bl	800c7bc <USB_ReadInterrupts>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d40:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003d44:	d16e      	bne.n	8003e24 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8003d46:	2300      	movs	r3, #0
 8003d48:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f008 fd47 	bl	800c7e2 <USB_ReadDevAllOutEpInterrupt>
 8003d54:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003d56:	e062      	b.n	8003e1e <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d057      	beq.n	8003e12 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d68:	b2d2      	uxtb	r2, r2
 8003d6a:	4611      	mov	r1, r2
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f008 fd6c 	bl	800c84a <USB_ReadDevOutEPInterrupt>
 8003d72:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d00c      	beq.n	8003d98 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d80:	015a      	lsls	r2, r3, #5
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	4413      	add	r3, r2
 8003d86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003d90:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fd82 	bl	800489c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	f003 0308 	and.w	r3, r3, #8
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00c      	beq.n	8003dbc <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da4:	015a      	lsls	r2, r3, #5
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	4413      	add	r3, r2
 8003daa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dae:	461a      	mov	r2, r3
 8003db0:	2308      	movs	r3, #8
 8003db2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003db4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 fdbe 	bl	8004938 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	f003 0310 	and.w	r3, r3, #16
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d008      	beq.n	8003dd8 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc8:	015a      	lsls	r2, r3, #5
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	4413      	add	r3, r2
 8003dce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	2310      	movs	r3, #16
 8003dd6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d008      	beq.n	8003df4 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de4:	015a      	lsls	r2, r3, #5
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	4413      	add	r3, r2
 8003dea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dee:	461a      	mov	r2, r3
 8003df0:	2320      	movs	r3, #32
 8003df2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d009      	beq.n	8003e12 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e00:	015a      	lsls	r2, r3, #5
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	4413      	add	r3, r2
 8003e06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e10:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e14:	3301      	adds	r3, #1
 8003e16:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e1a:	085b      	lsrs	r3, r3, #1
 8003e1c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d199      	bne.n	8003d58 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f008 fcc7 	bl	800c7bc <USB_ReadInterrupts>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e34:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003e38:	f040 8087 	bne.w	8003f4a <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4618      	mov	r0, r3
 8003e42:	f008 fce8 	bl	800c816 <USB_ReadDevAllInEpInterrupt>
 8003e46:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003e4c:	e07a      	b.n	8003f44 <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d06f      	beq.n	8003f38 <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	4611      	mov	r1, r2
 8003e62:	4618      	mov	r0, r3
 8003e64:	f008 fd0f 	bl	800c886 <USB_ReadDevInEPInterrupt>
 8003e68:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d020      	beq.n	8003eb6 <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e76:	f003 030f 	and.w	r3, r3, #15
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e80:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	43db      	mvns	r3, r3
 8003e8e:	69f9      	ldr	r1, [r7, #28]
 8003e90:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003e94:	4013      	ands	r3, r2
 8003e96:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9a:	015a      	lsls	r2, r3, #5
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	4619      	mov	r1, r3
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f00e fc62 	bl	801277a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	f003 0308 	and.w	r3, r3, #8
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d008      	beq.n	8003ed2 <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec2:	015a      	lsls	r2, r3, #5
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ecc:	461a      	mov	r2, r3
 8003ece:	2308      	movs	r3, #8
 8003ed0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	f003 0310 	and.w	r3, r3, #16
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d008      	beq.n	8003eee <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ede:	015a      	lsls	r2, r3, #5
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ee8:	461a      	mov	r2, r3
 8003eea:	2310      	movs	r3, #16
 8003eec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d008      	beq.n	8003f0a <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003efa:	015a      	lsls	r2, r3, #5
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	4413      	add	r3, r2
 8003f00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f04:	461a      	mov	r2, r3
 8003f06:	2340      	movs	r3, #64	; 0x40
 8003f08:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d008      	beq.n	8003f26 <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f16:	015a      	lsls	r2, r3, #5
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f20:	461a      	mov	r2, r3
 8003f22:	2302      	movs	r3, #2
 8003f24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d003      	beq.n	8003f38 <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003f30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 fc29 	bl	800478a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f40:	085b      	lsrs	r3, r3, #1
 8003f42:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d181      	bne.n	8003e4e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f008 fc34 	bl	800c7bc <USB_ReadInterrupts>
 8003f54:	4603      	mov	r3, r0
 8003f56:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f5e:	d122      	bne.n	8003fa6 <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	69fa      	ldr	r2, [r7, #28]
 8003f6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f6e:	f023 0301 	bic.w	r3, r3, #1
 8003f72:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d108      	bne.n	8003f90 <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003f86:	2100      	movs	r1, #0
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f00e ff0d 	bl	8012da8 <HAL_PCDEx_LPM_Callback>
 8003f8e:	e002      	b.n	8003f96 <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f00e fc5f 	bl	8012854 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695a      	ldr	r2, [r3, #20]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003fa4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f008 fc06 	bl	800c7bc <USB_ReadInterrupts>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fba:	d112      	bne.n	8003fe2 <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d102      	bne.n	8003fd2 <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f00e fc1b 	bl	8012808 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	695a      	ldr	r2, [r3, #20]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003fe0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f008 fbe8 	bl	800c7bc <USB_ReadInterrupts>
 8003fec:	4603      	mov	r3, r0
 8003fee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ff2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ff6:	d121      	bne.n	800403c <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	695a      	ldr	r2, [r3, #20]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8004006:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800400e:	2b00      	cmp	r3, #0
 8004010:	d111      	bne.n	8004036 <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004020:	089b      	lsrs	r3, r3, #2
 8004022:	f003 020f 	and.w	r2, r3, #15
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800402c:	2101      	movs	r1, #1
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f00e feba 	bl	8012da8 <HAL_PCDEx_LPM_Callback>
 8004034:	e002      	b.n	800403c <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f00e fbe6 	bl	8012808 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4618      	mov	r0, r3
 8004042:	f008 fbbb 	bl	800c7bc <USB_ReadInterrupts>
 8004046:	4603      	mov	r3, r0
 8004048:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800404c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004050:	f040 80c5 	bne.w	80041de <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	69fa      	ldr	r2, [r7, #28]
 800405e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004062:	f023 0301 	bic.w	r3, r3, #1
 8004066:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2110      	movs	r1, #16
 800406e:	4618      	mov	r0, r3
 8004070:	f007 fd30 	bl	800bad4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004074:	2300      	movs	r3, #0
 8004076:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004078:	e056      	b.n	8004128 <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800407a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800407c:	015a      	lsls	r2, r3, #5
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	4413      	add	r3, r2
 8004082:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004086:	461a      	mov	r2, r3
 8004088:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800408c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800408e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004090:	015a      	lsls	r2, r3, #5
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	4413      	add	r3, r2
 8004096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800409e:	0151      	lsls	r1, r2, #5
 80040a0:	69fa      	ldr	r2, [r7, #28]
 80040a2:	440a      	add	r2, r1
 80040a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80040a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80040ac:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80040ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040b0:	015a      	lsls	r2, r3, #5
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	4413      	add	r3, r2
 80040b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040be:	0151      	lsls	r1, r2, #5
 80040c0:	69fa      	ldr	r2, [r7, #28]
 80040c2:	440a      	add	r2, r1
 80040c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80040c8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80040cc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80040ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040d0:	015a      	lsls	r2, r3, #5
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	4413      	add	r3, r2
 80040d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040da:	461a      	mov	r2, r3
 80040dc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80040e0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80040e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040e4:	015a      	lsls	r2, r3, #5
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	4413      	add	r3, r2
 80040ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040f2:	0151      	lsls	r1, r2, #5
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	440a      	add	r2, r1
 80040f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80040fc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004100:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004104:	015a      	lsls	r2, r3, #5
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	4413      	add	r3, r2
 800410a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004112:	0151      	lsls	r1, r2, #5
 8004114:	69fa      	ldr	r2, [r7, #28]
 8004116:	440a      	add	r2, r1
 8004118:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800411c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004120:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004124:	3301      	adds	r3, #1
 8004126:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800412e:	429a      	cmp	r2, r3
 8004130:	d3a3      	bcc.n	800407a <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004138:	69db      	ldr	r3, [r3, #28]
 800413a:	69fa      	ldr	r2, [r7, #28]
 800413c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004140:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004144:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800414a:	2b00      	cmp	r3, #0
 800414c:	d016      	beq.n	800417c <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004154:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004158:	69fa      	ldr	r2, [r7, #28]
 800415a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800415e:	f043 030b 	orr.w	r3, r3, #11
 8004162:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800416c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800416e:	69fa      	ldr	r2, [r7, #28]
 8004170:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004174:	f043 030b 	orr.w	r3, r3, #11
 8004178:	6453      	str	r3, [r2, #68]	; 0x44
 800417a:	e015      	b.n	80041a8 <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004182:	695b      	ldr	r3, [r3, #20]
 8004184:	69fa      	ldr	r2, [r7, #28]
 8004186:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800418a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800418e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004192:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	69fa      	ldr	r2, [r7, #28]
 800419e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041a2:	f043 030b 	orr.w	r3, r3, #11
 80041a6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	69fa      	ldr	r2, [r7, #28]
 80041b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041b6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80041ba:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80041c6:	4619      	mov	r1, r3
 80041c8:	4610      	mov	r0, r2
 80041ca:	f008 fbbb 	bl	800c944 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	695a      	ldr	r2, [r3, #20]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80041dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f008 faea 	bl	800c7bc <USB_ReadInterrupts>
 80041e8:	4603      	mov	r3, r0
 80041ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041f2:	d124      	bne.n	800423e <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4618      	mov	r0, r3
 80041fa:	f008 fb80 	bl	800c8fe <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4618      	mov	r0, r3
 8004204:	f007 fcc7 	bl	800bb96 <USB_GetDevSpeed>
 8004208:	4603      	mov	r3, r0
 800420a:	461a      	mov	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681c      	ldr	r4, [r3, #0]
 8004214:	f001 fb10 	bl	8005838 <HAL_RCC_GetHCLKFreq>
 8004218:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800421e:	b2db      	uxtb	r3, r3
 8004220:	461a      	mov	r2, r3
 8004222:	4620      	mov	r0, r4
 8004224:	f007 fa22 	bl	800b66c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f00e face 	bl	80127ca <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	695a      	ldr	r2, [r3, #20]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800423c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4618      	mov	r0, r3
 8004244:	f008 faba 	bl	800c7bc <USB_ReadInterrupts>
 8004248:	4603      	mov	r3, r0
 800424a:	f003 0308 	and.w	r3, r3, #8
 800424e:	2b08      	cmp	r3, #8
 8004250:	d10a      	bne.n	8004268 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f00e faab 	bl	80127ae <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	695a      	ldr	r2, [r3, #20]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f002 0208 	and.w	r2, r2, #8
 8004266:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4618      	mov	r0, r3
 800426e:	f008 faa5 	bl	800c7bc <USB_ReadInterrupts>
 8004272:	4603      	mov	r3, r0
 8004274:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004278:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800427c:	d10f      	bne.n	800429e <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800427e:	2300      	movs	r3, #0
 8004280:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	b2db      	uxtb	r3, r3
 8004286:	4619      	mov	r1, r3
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f00e fb1d 	bl	80128c8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	695a      	ldr	r2, [r3, #20]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800429c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f008 fa8a 	bl	800c7bc <USB_ReadInterrupts>
 80042a8:	4603      	mov	r3, r0
 80042aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042b2:	d10f      	bne.n	80042d4 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80042b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	4619      	mov	r1, r3
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f00e faf0 	bl	80128a4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	695a      	ldr	r2, [r3, #20]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80042d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4618      	mov	r0, r3
 80042da:	f008 fa6f 	bl	800c7bc <USB_ReadInterrupts>
 80042de:	4603      	mov	r3, r0
 80042e0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80042e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e8:	d10a      	bne.n	8004300 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f00e fafe 	bl	80128ec <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	695a      	ldr	r2, [r3, #20]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80042fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4618      	mov	r0, r3
 8004306:	f008 fa59 	bl	800c7bc <USB_ReadInterrupts>
 800430a:	4603      	mov	r3, r0
 800430c:	f003 0304 	and.w	r3, r3, #4
 8004310:	2b04      	cmp	r3, #4
 8004312:	d115      	bne.n	8004340 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	f003 0304 	and.w	r3, r3, #4
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f00e faee 	bl	8012908 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	6859      	ldr	r1, [r3, #4]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	430a      	orrs	r2, r1
 800433a:	605a      	str	r2, [r3, #4]
 800433c:	e000      	b.n	8004340 <HAL_PCD_IRQHandler+0x742>
      return;
 800433e:	bf00      	nop
    }
  }
}
 8004340:	3734      	adds	r7, #52	; 0x34
 8004342:	46bd      	mov	sp, r7
 8004344:	bd90      	pop	{r4, r7, pc}

08004346 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b082      	sub	sp, #8
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
 800434e:	460b      	mov	r3, r1
 8004350:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_PCD_SetAddress+0x1a>
 800435c:	2302      	movs	r3, #2
 800435e:	e013      	b.n	8004388 <HAL_PCD_SetAddress+0x42>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	78fa      	ldrb	r2, [r7, #3]
 800436c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	78fa      	ldrb	r2, [r7, #3]
 8004376:	4611      	mov	r1, r2
 8004378:	4618      	mov	r0, r3
 800437a:	f008 f9b7 	bl	800c6ec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3708      	adds	r7, #8
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	4608      	mov	r0, r1
 800439a:	4611      	mov	r1, r2
 800439c:	461a      	mov	r2, r3
 800439e:	4603      	mov	r3, r0
 80043a0:	70fb      	strb	r3, [r7, #3]
 80043a2:	460b      	mov	r3, r1
 80043a4:	803b      	strh	r3, [r7, #0]
 80043a6:	4613      	mov	r3, r2
 80043a8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80043aa:	2300      	movs	r3, #0
 80043ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80043ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	da0f      	bge.n	80043d6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043b6:	78fb      	ldrb	r3, [r7, #3]
 80043b8:	f003 020f 	and.w	r2, r3, #15
 80043bc:	4613      	mov	r3, r2
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	3338      	adds	r3, #56	; 0x38
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	4413      	add	r3, r2
 80043ca:	3304      	adds	r3, #4
 80043cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	705a      	strb	r2, [r3, #1]
 80043d4:	e00f      	b.n	80043f6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043d6:	78fb      	ldrb	r3, [r7, #3]
 80043d8:	f003 020f 	and.w	r2, r3, #15
 80043dc:	4613      	mov	r3, r2
 80043de:	00db      	lsls	r3, r3, #3
 80043e0:	1a9b      	subs	r3, r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	4413      	add	r3, r2
 80043ec:	3304      	adds	r3, #4
 80043ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80043f6:	78fb      	ldrb	r3, [r7, #3]
 80043f8:	f003 030f 	and.w	r3, r3, #15
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004402:	883a      	ldrh	r2, [r7, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	78ba      	ldrb	r2, [r7, #2]
 800440c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	785b      	ldrb	r3, [r3, #1]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d004      	beq.n	8004420 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	b29a      	uxth	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004420:	78bb      	ldrb	r3, [r7, #2]
 8004422:	2b02      	cmp	r3, #2
 8004424:	d102      	bne.n	800442c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004432:	2b01      	cmp	r3, #1
 8004434:	d101      	bne.n	800443a <HAL_PCD_EP_Open+0xaa>
 8004436:	2302      	movs	r3, #2
 8004438:	e00e      	b.n	8004458 <HAL_PCD_EP_Open+0xc8>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68f9      	ldr	r1, [r7, #12]
 8004448:	4618      	mov	r0, r3
 800444a:	f007 fbc3 	bl	800bbd4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004456:	7afb      	ldrb	r3, [r7, #11]
}
 8004458:	4618      	mov	r0, r3
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	460b      	mov	r3, r1
 800446a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800446c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004470:	2b00      	cmp	r3, #0
 8004472:	da0f      	bge.n	8004494 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004474:	78fb      	ldrb	r3, [r7, #3]
 8004476:	f003 020f 	and.w	r2, r3, #15
 800447a:	4613      	mov	r3, r2
 800447c:	00db      	lsls	r3, r3, #3
 800447e:	1a9b      	subs	r3, r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	3338      	adds	r3, #56	; 0x38
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	4413      	add	r3, r2
 8004488:	3304      	adds	r3, #4
 800448a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2201      	movs	r2, #1
 8004490:	705a      	strb	r2, [r3, #1]
 8004492:	e00f      	b.n	80044b4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004494:	78fb      	ldrb	r3, [r7, #3]
 8004496:	f003 020f 	and.w	r2, r3, #15
 800449a:	4613      	mov	r3, r2
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	1a9b      	subs	r3, r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	4413      	add	r3, r2
 80044aa:	3304      	adds	r3, #4
 80044ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2200      	movs	r2, #0
 80044b2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80044b4:	78fb      	ldrb	r3, [r7, #3]
 80044b6:	f003 030f 	and.w	r3, r3, #15
 80044ba:	b2da      	uxtb	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d101      	bne.n	80044ce <HAL_PCD_EP_Close+0x6e>
 80044ca:	2302      	movs	r3, #2
 80044cc:	e00e      	b.n	80044ec <HAL_PCD_EP_Close+0x8c>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2201      	movs	r2, #1
 80044d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	68f9      	ldr	r1, [r7, #12]
 80044dc:	4618      	mov	r0, r3
 80044de:	f007 fc01 	bl	800bce4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3710      	adds	r7, #16
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b086      	sub	sp, #24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	60f8      	str	r0, [r7, #12]
 80044fc:	607a      	str	r2, [r7, #4]
 80044fe:	603b      	str	r3, [r7, #0]
 8004500:	460b      	mov	r3, r1
 8004502:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004504:	7afb      	ldrb	r3, [r7, #11]
 8004506:	f003 020f 	and.w	r2, r3, #15
 800450a:	4613      	mov	r3, r2
 800450c:	00db      	lsls	r3, r3, #3
 800450e:	1a9b      	subs	r3, r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	4413      	add	r3, r2
 800451a:	3304      	adds	r3, #4
 800451c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	2200      	movs	r2, #0
 800452e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	2200      	movs	r2, #0
 8004534:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004536:	7afb      	ldrb	r3, [r7, #11]
 8004538:	f003 030f 	and.w	r3, r3, #15
 800453c:	b2da      	uxtb	r2, r3
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004542:	7afb      	ldrb	r3, [r7, #11]
 8004544:	f003 030f 	and.w	r3, r3, #15
 8004548:	2b00      	cmp	r3, #0
 800454a:	d106      	bne.n	800455a <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	6979      	ldr	r1, [r7, #20]
 8004552:	4618      	mov	r0, r3
 8004554:	f007 fe7e 	bl	800c254 <USB_EP0StartXfer>
 8004558:	e005      	b.n	8004566 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6979      	ldr	r1, [r7, #20]
 8004560:	4618      	mov	r0, r3
 8004562:	f007 fc9b 	bl	800be9c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3718      	adds	r7, #24
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	460b      	mov	r3, r1
 800457a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800457c:	78fb      	ldrb	r3, [r7, #3]
 800457e:	f003 020f 	and.w	r2, r3, #15
 8004582:	6879      	ldr	r1, [r7, #4]
 8004584:	4613      	mov	r3, r2
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	1a9b      	subs	r3, r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	440b      	add	r3, r1
 800458e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004592:	681b      	ldr	r3, [r3, #0]
}
 8004594:	4618      	mov	r0, r3
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	607a      	str	r2, [r7, #4]
 80045aa:	603b      	str	r3, [r7, #0]
 80045ac:	460b      	mov	r3, r1
 80045ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045b0:	7afb      	ldrb	r3, [r7, #11]
 80045b2:	f003 020f 	and.w	r2, r3, #15
 80045b6:	4613      	mov	r3, r2
 80045b8:	00db      	lsls	r3, r3, #3
 80045ba:	1a9b      	subs	r3, r3, r2
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	3338      	adds	r3, #56	; 0x38
 80045c0:	68fa      	ldr	r2, [r7, #12]
 80045c2:	4413      	add	r3, r2
 80045c4:	3304      	adds	r3, #4
 80045c6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	683a      	ldr	r2, [r7, #0]
 80045d2:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	2200      	movs	r2, #0
 80045d8:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	2201      	movs	r2, #1
 80045de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045e0:	7afb      	ldrb	r3, [r7, #11]
 80045e2:	f003 030f 	and.w	r3, r3, #15
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80045ec:	7afb      	ldrb	r3, [r7, #11]
 80045ee:	f003 030f 	and.w	r3, r3, #15
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d106      	bne.n	8004604 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6979      	ldr	r1, [r7, #20]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f007 fe29 	bl	800c254 <USB_EP0StartXfer>
 8004602:	e005      	b.n	8004610 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6979      	ldr	r1, [r7, #20]
 800460a:	4618      	mov	r0, r3
 800460c:	f007 fc46 	bl	800be9c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3718      	adds	r7, #24
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800461a:	b580      	push	{r7, lr}
 800461c:	b084      	sub	sp, #16
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
 8004622:	460b      	mov	r3, r1
 8004624:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004626:	78fb      	ldrb	r3, [r7, #3]
 8004628:	f003 020f 	and.w	r2, r3, #15
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	429a      	cmp	r2, r3
 8004632:	d901      	bls.n	8004638 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e04e      	b.n	80046d6 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004638:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800463c:	2b00      	cmp	r3, #0
 800463e:	da0f      	bge.n	8004660 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004640:	78fb      	ldrb	r3, [r7, #3]
 8004642:	f003 020f 	and.w	r2, r3, #15
 8004646:	4613      	mov	r3, r2
 8004648:	00db      	lsls	r3, r3, #3
 800464a:	1a9b      	subs	r3, r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	3338      	adds	r3, #56	; 0x38
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	4413      	add	r3, r2
 8004654:	3304      	adds	r3, #4
 8004656:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2201      	movs	r2, #1
 800465c:	705a      	strb	r2, [r3, #1]
 800465e:	e00d      	b.n	800467c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004660:	78fa      	ldrb	r2, [r7, #3]
 8004662:	4613      	mov	r3, r2
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	1a9b      	subs	r3, r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	4413      	add	r3, r2
 8004672:	3304      	adds	r3, #4
 8004674:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2201      	movs	r2, #1
 8004680:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004682:	78fb      	ldrb	r3, [r7, #3]
 8004684:	f003 030f 	and.w	r3, r3, #15
 8004688:	b2da      	uxtb	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004694:	2b01      	cmp	r3, #1
 8004696:	d101      	bne.n	800469c <HAL_PCD_EP_SetStall+0x82>
 8004698:	2302      	movs	r3, #2
 800469a:	e01c      	b.n	80046d6 <HAL_PCD_EP_SetStall+0xbc>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	68f9      	ldr	r1, [r7, #12]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f007 ff4a 	bl	800c544 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80046b0:	78fb      	ldrb	r3, [r7, #3]
 80046b2:	f003 030f 	and.w	r3, r3, #15
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d108      	bne.n	80046cc <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80046c4:	4619      	mov	r1, r3
 80046c6:	4610      	mov	r0, r2
 80046c8:	f008 f93c 	bl	800c944 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b084      	sub	sp, #16
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
 80046e6:	460b      	mov	r3, r1
 80046e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80046ea:	78fb      	ldrb	r3, [r7, #3]
 80046ec:	f003 020f 	and.w	r2, r3, #15
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d901      	bls.n	80046fc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e042      	b.n	8004782 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80046fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004700:	2b00      	cmp	r3, #0
 8004702:	da0f      	bge.n	8004724 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004704:	78fb      	ldrb	r3, [r7, #3]
 8004706:	f003 020f 	and.w	r2, r3, #15
 800470a:	4613      	mov	r3, r2
 800470c:	00db      	lsls	r3, r3, #3
 800470e:	1a9b      	subs	r3, r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	3338      	adds	r3, #56	; 0x38
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	4413      	add	r3, r2
 8004718:	3304      	adds	r3, #4
 800471a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2201      	movs	r2, #1
 8004720:	705a      	strb	r2, [r3, #1]
 8004722:	e00f      	b.n	8004744 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004724:	78fb      	ldrb	r3, [r7, #3]
 8004726:	f003 020f 	and.w	r2, r3, #15
 800472a:	4613      	mov	r3, r2
 800472c:	00db      	lsls	r3, r3, #3
 800472e:	1a9b      	subs	r3, r3, r2
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	4413      	add	r3, r2
 800473a:	3304      	adds	r3, #4
 800473c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800474a:	78fb      	ldrb	r3, [r7, #3]
 800474c:	f003 030f 	and.w	r3, r3, #15
 8004750:	b2da      	uxtb	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800475c:	2b01      	cmp	r3, #1
 800475e:	d101      	bne.n	8004764 <HAL_PCD_EP_ClrStall+0x86>
 8004760:	2302      	movs	r3, #2
 8004762:	e00e      	b.n	8004782 <HAL_PCD_EP_ClrStall+0xa4>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68f9      	ldr	r1, [r7, #12]
 8004772:	4618      	mov	r0, r3
 8004774:	f007 ff54 	bl	800c620 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3710      	adds	r7, #16
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}

0800478a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b088      	sub	sp, #32
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
 8004792:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800479e:	683a      	ldr	r2, [r7, #0]
 80047a0:	4613      	mov	r3, r2
 80047a2:	00db      	lsls	r3, r3, #3
 80047a4:	1a9b      	subs	r3, r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	3338      	adds	r3, #56	; 0x38
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	4413      	add	r3, r2
 80047ae:	3304      	adds	r3, #4
 80047b0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	699a      	ldr	r2, [r3, #24]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d901      	bls.n	80047c2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e067      	b.n	8004892 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	695a      	ldr	r2, [r3, #20]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	69fa      	ldr	r2, [r7, #28]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d902      	bls.n	80047de <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	3303      	adds	r3, #3
 80047e2:	089b      	lsrs	r3, r3, #2
 80047e4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80047e6:	e026      	b.n	8004836 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	695a      	ldr	r2, [r3, #20]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	69fa      	ldr	r2, [r7, #28]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d902      	bls.n	8004804 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	3303      	adds	r3, #3
 8004808:	089b      	lsrs	r3, r3, #2
 800480a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	68d9      	ldr	r1, [r3, #12]
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	b2da      	uxtb	r2, r3
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	b29b      	uxth	r3, r3
 8004818:	6978      	ldr	r0, [r7, #20]
 800481a:	f007 fe39 	bl	800c490 <USB_WritePacket>

    ep->xfer_buff  += len;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	68da      	ldr	r2, [r3, #12]
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	441a      	add	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	699a      	ldr	r2, [r3, #24]
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	441a      	add	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	015a      	lsls	r2, r3, #5
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	4413      	add	r3, r2
 800483e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004842:	699b      	ldr	r3, [r3, #24]
 8004844:	b29b      	uxth	r3, r3
 8004846:	69ba      	ldr	r2, [r7, #24]
 8004848:	429a      	cmp	r2, r3
 800484a:	d809      	bhi.n	8004860 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	699a      	ldr	r2, [r3, #24]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004854:	429a      	cmp	r2, r3
 8004856:	d203      	bcs.n	8004860 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d1c3      	bne.n	80047e8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	695a      	ldr	r2, [r3, #20]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	429a      	cmp	r2, r3
 800486a:	d811      	bhi.n	8004890 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	f003 030f 	and.w	r3, r3, #15
 8004872:	2201      	movs	r2, #1
 8004874:	fa02 f303 	lsl.w	r3, r2, r3
 8004878:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004880:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	43db      	mvns	r3, r3
 8004886:	6939      	ldr	r1, [r7, #16]
 8004888:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800488c:	4013      	ands	r3, r2
 800488e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3720      	adds	r7, #32
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
	...

0800489c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	333c      	adds	r3, #60	; 0x3c
 80048b4:	3304      	adds	r3, #4
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	015a      	lsls	r2, r3, #5
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	4413      	add	r3, r2
 80048c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	4a19      	ldr	r2, [pc, #100]	; (8004934 <PCD_EP_OutXfrComplete_int+0x98>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d124      	bne.n	800491c <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00a      	beq.n	80048f2 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	015a      	lsls	r2, r3, #5
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	4413      	add	r3, r2
 80048e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048e8:	461a      	mov	r2, r3
 80048ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ee:	6093      	str	r3, [r2, #8]
 80048f0:	e01a      	b.n	8004928 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	f003 0320 	and.w	r3, r3, #32
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d008      	beq.n	800490e <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	015a      	lsls	r2, r3, #5
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	4413      	add	r3, r2
 8004904:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004908:	461a      	mov	r2, r3
 800490a:	2320      	movs	r3, #32
 800490c:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	b2db      	uxtb	r3, r3
 8004912:	4619      	mov	r1, r3
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f00d ff15 	bl	8012744 <HAL_PCD_DataOutStageCallback>
 800491a:	e005      	b.n	8004928 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	b2db      	uxtb	r3, r3
 8004920:	4619      	mov	r1, r3
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f00d ff0e 	bl	8012744 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3718      	adds	r7, #24
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	4f54310a 	.word	0x4f54310a

08004938 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	333c      	adds	r3, #60	; 0x3c
 8004950:	3304      	adds	r3, #4
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	015a      	lsls	r2, r3, #5
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	4413      	add	r3, r2
 800495e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	4a0c      	ldr	r2, [pc, #48]	; (800499c <PCD_EP_OutSetupPacket_int+0x64>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d90e      	bls.n	800498c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004974:	2b00      	cmp	r3, #0
 8004976:	d009      	beq.n	800498c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	015a      	lsls	r2, r3, #5
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	4413      	add	r3, r2
 8004980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004984:	461a      	mov	r2, r3
 8004986:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800498a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f00d fec7 	bl	8012720 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8004992:	2300      	movs	r3, #0
}
 8004994:	4618      	mov	r0, r3
 8004996:	3718      	adds	r7, #24
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}
 800499c:	4f54300a 	.word	0x4f54300a

080049a0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	460b      	mov	r3, r1
 80049aa:	70fb      	strb	r3, [r7, #3]
 80049ac:	4613      	mov	r3, r2
 80049ae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80049b8:	78fb      	ldrb	r3, [r7, #3]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d107      	bne.n	80049ce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80049be:	883b      	ldrh	r3, [r7, #0]
 80049c0:	0419      	lsls	r1, r3, #16
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	430a      	orrs	r2, r1
 80049ca:	629a      	str	r2, [r3, #40]	; 0x28
 80049cc:	e028      	b.n	8004a20 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049d4:	0c1b      	lsrs	r3, r3, #16
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	4413      	add	r3, r2
 80049da:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80049dc:	2300      	movs	r3, #0
 80049de:	73fb      	strb	r3, [r7, #15]
 80049e0:	e00d      	b.n	80049fe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	7bfb      	ldrb	r3, [r7, #15]
 80049e8:	3340      	adds	r3, #64	; 0x40
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	4413      	add	r3, r2
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	0c1b      	lsrs	r3, r3, #16
 80049f2:	68ba      	ldr	r2, [r7, #8]
 80049f4:	4413      	add	r3, r2
 80049f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80049f8:	7bfb      	ldrb	r3, [r7, #15]
 80049fa:	3301      	adds	r3, #1
 80049fc:	73fb      	strb	r3, [r7, #15]
 80049fe:	7bfa      	ldrb	r2, [r7, #15]
 8004a00:	78fb      	ldrb	r3, [r7, #3]
 8004a02:	3b01      	subs	r3, #1
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d3ec      	bcc.n	80049e2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004a08:	883b      	ldrh	r3, [r7, #0]
 8004a0a:	0418      	lsls	r0, r3, #16
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6819      	ldr	r1, [r3, #0]
 8004a10:	78fb      	ldrb	r3, [r7, #3]
 8004a12:	3b01      	subs	r3, #1
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	4302      	orrs	r2, r0
 8004a18:	3340      	adds	r3, #64	; 0x40
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	440b      	add	r3, r1
 8004a1e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3714      	adds	r7, #20
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr

08004a2e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004a2e:	b480      	push	{r7}
 8004a30:	b083      	sub	sp, #12
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
 8004a36:	460b      	mov	r3, r1
 8004a38:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	887a      	ldrh	r2, [r7, #2]
 8004a40:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a82:	f043 0303 	orr.w	r3, r3, #3
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3714      	adds	r7, #20
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a9c:	4b05      	ldr	r3, [pc, #20]	; (8004ab4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a04      	ldr	r2, [pc, #16]	; (8004ab4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004aa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aa6:	6013      	str	r3, [r2, #0]
}
 8004aa8:	bf00      	nop
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr
 8004ab2:	bf00      	nop
 8004ab4:	40007000 	.word	0x40007000

08004ab8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004abc:	4b0d      	ldr	r3, [pc, #52]	; (8004af4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ac4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ac8:	d102      	bne.n	8004ad0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ace:	e00b      	b.n	8004ae8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004ad0:	4b08      	ldr	r3, [pc, #32]	; (8004af4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ada:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ade:	d102      	bne.n	8004ae6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004ae0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ae4:	e000      	b.n	8004ae8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004ae6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	40007000 	.word	0x40007000

08004af8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b085      	sub	sp, #20
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d141      	bne.n	8004b8a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b06:	4b4b      	ldr	r3, [pc, #300]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b12:	d131      	bne.n	8004b78 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b14:	4b47      	ldr	r3, [pc, #284]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b1a:	4a46      	ldr	r2, [pc, #280]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b24:	4b43      	ldr	r3, [pc, #268]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b2c:	4a41      	ldr	r2, [pc, #260]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004b34:	4b40      	ldr	r3, [pc, #256]	; (8004c38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2232      	movs	r2, #50	; 0x32
 8004b3a:	fb02 f303 	mul.w	r3, r2, r3
 8004b3e:	4a3f      	ldr	r2, [pc, #252]	; (8004c3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004b40:	fba2 2303 	umull	r2, r3, r2, r3
 8004b44:	0c9b      	lsrs	r3, r3, #18
 8004b46:	3301      	adds	r3, #1
 8004b48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b4a:	e002      	b.n	8004b52 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b52:	4b38      	ldr	r3, [pc, #224]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b54:	695b      	ldr	r3, [r3, #20]
 8004b56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b5e:	d102      	bne.n	8004b66 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1f2      	bne.n	8004b4c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b66:	4b33      	ldr	r3, [pc, #204]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b72:	d158      	bne.n	8004c26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e057      	b.n	8004c28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b78:	4b2e      	ldr	r3, [pc, #184]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b7e:	4a2d      	ldr	r2, [pc, #180]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004b88:	e04d      	b.n	8004c26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b90:	d141      	bne.n	8004c16 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b92:	4b28      	ldr	r3, [pc, #160]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b9e:	d131      	bne.n	8004c04 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ba0:	4b24      	ldr	r3, [pc, #144]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ba6:	4a23      	ldr	r2, [pc, #140]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004bb0:	4b20      	ldr	r3, [pc, #128]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004bb8:	4a1e      	ldr	r2, [pc, #120]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004bbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004bc0:	4b1d      	ldr	r3, [pc, #116]	; (8004c38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2232      	movs	r2, #50	; 0x32
 8004bc6:	fb02 f303 	mul.w	r3, r2, r3
 8004bca:	4a1c      	ldr	r2, [pc, #112]	; (8004c3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd0:	0c9b      	lsrs	r3, r3, #18
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004bd6:	e002      	b.n	8004bde <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004bde:	4b15      	ldr	r3, [pc, #84]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004be6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bea:	d102      	bne.n	8004bf2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1f2      	bne.n	8004bd8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004bf2:	4b10      	ldr	r3, [pc, #64]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bf4:	695b      	ldr	r3, [r3, #20]
 8004bf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bfe:	d112      	bne.n	8004c26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e011      	b.n	8004c28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c04:	4b0b      	ldr	r3, [pc, #44]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c0a:	4a0a      	ldr	r2, [pc, #40]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c10:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004c14:	e007      	b.n	8004c26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004c16:	4b07      	ldr	r3, [pc, #28]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004c1e:	4a05      	ldr	r2, [pc, #20]	; (8004c34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c20:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c24:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3714      	adds	r7, #20
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr
 8004c34:	40007000 	.word	0x40007000
 8004c38:	20000000 	.word	0x20000000
 8004c3c:	431bde83 	.word	0x431bde83

08004c40 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004c40:	b480      	push	{r7}
 8004c42:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004c44:	4b05      	ldr	r3, [pc, #20]	; (8004c5c <HAL_PWREx_EnableVddUSB+0x1c>)
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	4a04      	ldr	r2, [pc, #16]	; (8004c5c <HAL_PWREx_EnableVddUSB+0x1c>)
 8004c4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c4e:	6053      	str	r3, [r2, #4]
}
 8004c50:	bf00      	nop
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	40007000 	.word	0x40007000

08004c60 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004c64:	4b05      	ldr	r3, [pc, #20]	; (8004c7c <HAL_PWREx_EnableVddIO2+0x1c>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	4a04      	ldr	r2, [pc, #16]	; (8004c7c <HAL_PWREx_EnableVddIO2+0x1c>)
 8004c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c6e:	6053      	str	r3, [r2, #4]
}
 8004c70:	bf00      	nop
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	40007000 	.word	0x40007000

08004c80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b088      	sub	sp, #32
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d102      	bne.n	8004c94 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	f000 bc16 	b.w	80054c0 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c94:	4ba0      	ldr	r3, [pc, #640]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	f003 030c 	and.w	r3, r3, #12
 8004c9c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c9e:	4b9e      	ldr	r3, [pc, #632]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0310 	and.w	r3, r3, #16
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	f000 80e4 	beq.w	8004e7e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d007      	beq.n	8004ccc <HAL_RCC_OscConfig+0x4c>
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	2b0c      	cmp	r3, #12
 8004cc0:	f040 808b 	bne.w	8004dda <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	f040 8087 	bne.w	8004dda <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ccc:	4b92      	ldr	r3, [pc, #584]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0302 	and.w	r3, r3, #2
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d005      	beq.n	8004ce4 <HAL_RCC_OscConfig+0x64>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e3ed      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a1a      	ldr	r2, [r3, #32]
 8004ce8:	4b8b      	ldr	r3, [pc, #556]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0308 	and.w	r3, r3, #8
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d004      	beq.n	8004cfe <HAL_RCC_OscConfig+0x7e>
 8004cf4:	4b88      	ldr	r3, [pc, #544]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cfc:	e005      	b.n	8004d0a <HAL_RCC_OscConfig+0x8a>
 8004cfe:	4b86      	ldr	r3, [pc, #536]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d04:	091b      	lsrs	r3, r3, #4
 8004d06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d223      	bcs.n	8004d56 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 fdfa 	bl	800590c <RCC_SetFlashLatencyFromMSIRange>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e3ce      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d22:	4b7d      	ldr	r3, [pc, #500]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a7c      	ldr	r2, [pc, #496]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d28:	f043 0308 	orr.w	r3, r3, #8
 8004d2c:	6013      	str	r3, [r2, #0]
 8004d2e:	4b7a      	ldr	r3, [pc, #488]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a1b      	ldr	r3, [r3, #32]
 8004d3a:	4977      	ldr	r1, [pc, #476]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d40:	4b75      	ldr	r3, [pc, #468]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	69db      	ldr	r3, [r3, #28]
 8004d4c:	021b      	lsls	r3, r3, #8
 8004d4e:	4972      	ldr	r1, [pc, #456]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	604b      	str	r3, [r1, #4]
 8004d54:	e025      	b.n	8004da2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d56:	4b70      	ldr	r3, [pc, #448]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a6f      	ldr	r2, [pc, #444]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d5c:	f043 0308 	orr.w	r3, r3, #8
 8004d60:	6013      	str	r3, [r2, #0]
 8004d62:	4b6d      	ldr	r3, [pc, #436]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	496a      	ldr	r1, [pc, #424]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d74:	4b68      	ldr	r3, [pc, #416]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	69db      	ldr	r3, [r3, #28]
 8004d80:	021b      	lsls	r3, r3, #8
 8004d82:	4965      	ldr	r1, [pc, #404]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d109      	bne.n	8004da2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a1b      	ldr	r3, [r3, #32]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 fdba 	bl	800590c <RCC_SetFlashLatencyFromMSIRange>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d001      	beq.n	8004da2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e38e      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004da2:	f000 fcbf 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8004da6:	4602      	mov	r2, r0
 8004da8:	4b5b      	ldr	r3, [pc, #364]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	091b      	lsrs	r3, r3, #4
 8004dae:	f003 030f 	and.w	r3, r3, #15
 8004db2:	495a      	ldr	r1, [pc, #360]	; (8004f1c <HAL_RCC_OscConfig+0x29c>)
 8004db4:	5ccb      	ldrb	r3, [r1, r3]
 8004db6:	f003 031f 	and.w	r3, r3, #31
 8004dba:	fa22 f303 	lsr.w	r3, r2, r3
 8004dbe:	4a58      	ldr	r2, [pc, #352]	; (8004f20 <HAL_RCC_OscConfig+0x2a0>)
 8004dc0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004dc2:	4b58      	ldr	r3, [pc, #352]	; (8004f24 <HAL_RCC_OscConfig+0x2a4>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f7fc fdb4 	bl	8001934 <HAL_InitTick>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d052      	beq.n	8004e7c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004dd6:	7bfb      	ldrb	r3, [r7, #15]
 8004dd8:	e372      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	699b      	ldr	r3, [r3, #24]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d032      	beq.n	8004e48 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004de2:	4b4d      	ldr	r3, [pc, #308]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a4c      	ldr	r2, [pc, #304]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004de8:	f043 0301 	orr.w	r3, r3, #1
 8004dec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004dee:	f7fc fed1 	bl	8001b94 <HAL_GetTick>
 8004df2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004df4:	e008      	b.n	8004e08 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004df6:	f7fc fecd 	bl	8001b94 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d901      	bls.n	8004e08 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e35b      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e08:	4b43      	ldr	r3, [pc, #268]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0302 	and.w	r3, r3, #2
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d0f0      	beq.n	8004df6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e14:	4b40      	ldr	r3, [pc, #256]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a3f      	ldr	r2, [pc, #252]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e1a:	f043 0308 	orr.w	r3, r3, #8
 8004e1e:	6013      	str	r3, [r2, #0]
 8004e20:	4b3d      	ldr	r3, [pc, #244]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	493a      	ldr	r1, [pc, #232]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e32:	4b39      	ldr	r3, [pc, #228]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	69db      	ldr	r3, [r3, #28]
 8004e3e:	021b      	lsls	r3, r3, #8
 8004e40:	4935      	ldr	r1, [pc, #212]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	604b      	str	r3, [r1, #4]
 8004e46:	e01a      	b.n	8004e7e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004e48:	4b33      	ldr	r3, [pc, #204]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a32      	ldr	r2, [pc, #200]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e4e:	f023 0301 	bic.w	r3, r3, #1
 8004e52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004e54:	f7fc fe9e 	bl	8001b94 <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004e5a:	e008      	b.n	8004e6e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e5c:	f7fc fe9a 	bl	8001b94 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e328      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004e6e:	4b2a      	ldr	r3, [pc, #168]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1f0      	bne.n	8004e5c <HAL_RCC_OscConfig+0x1dc>
 8004e7a:	e000      	b.n	8004e7e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004e7c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d073      	beq.n	8004f72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	2b08      	cmp	r3, #8
 8004e8e:	d005      	beq.n	8004e9c <HAL_RCC_OscConfig+0x21c>
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	2b0c      	cmp	r3, #12
 8004e94:	d10e      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	2b03      	cmp	r3, #3
 8004e9a:	d10b      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e9c:	4b1e      	ldr	r3, [pc, #120]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d063      	beq.n	8004f70 <HAL_RCC_OscConfig+0x2f0>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d15f      	bne.n	8004f70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e305      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ebc:	d106      	bne.n	8004ecc <HAL_RCC_OscConfig+0x24c>
 8004ebe:	4b16      	ldr	r3, [pc, #88]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a15      	ldr	r2, [pc, #84]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ec8:	6013      	str	r3, [r2, #0]
 8004eca:	e01d      	b.n	8004f08 <HAL_RCC_OscConfig+0x288>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ed4:	d10c      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x270>
 8004ed6:	4b10      	ldr	r3, [pc, #64]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a0f      	ldr	r2, [pc, #60]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004edc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ee0:	6013      	str	r3, [r2, #0]
 8004ee2:	4b0d      	ldr	r3, [pc, #52]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a0c      	ldr	r2, [pc, #48]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004eec:	6013      	str	r3, [r2, #0]
 8004eee:	e00b      	b.n	8004f08 <HAL_RCC_OscConfig+0x288>
 8004ef0:	4b09      	ldr	r3, [pc, #36]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a08      	ldr	r2, [pc, #32]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004ef6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004efa:	6013      	str	r3, [r2, #0]
 8004efc:	4b06      	ldr	r3, [pc, #24]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a05      	ldr	r2, [pc, #20]	; (8004f18 <HAL_RCC_OscConfig+0x298>)
 8004f02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d01b      	beq.n	8004f48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f10:	f7fc fe40 	bl	8001b94 <HAL_GetTick>
 8004f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f16:	e010      	b.n	8004f3a <HAL_RCC_OscConfig+0x2ba>
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	08013048 	.word	0x08013048
 8004f20:	20000000 	.word	0x20000000
 8004f24:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f28:	f7fc fe34 	bl	8001b94 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b64      	cmp	r3, #100	; 0x64
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e2c2      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f3a:	4baf      	ldr	r3, [pc, #700]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d0f0      	beq.n	8004f28 <HAL_RCC_OscConfig+0x2a8>
 8004f46:	e014      	b.n	8004f72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f48:	f7fc fe24 	bl	8001b94 <HAL_GetTick>
 8004f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f4e:	e008      	b.n	8004f62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f50:	f7fc fe20 	bl	8001b94 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b64      	cmp	r3, #100	; 0x64
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e2ae      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f62:	4ba5      	ldr	r3, [pc, #660]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1f0      	bne.n	8004f50 <HAL_RCC_OscConfig+0x2d0>
 8004f6e:	e000      	b.n	8004f72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0302 	and.w	r3, r3, #2
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d060      	beq.n	8005040 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	2b04      	cmp	r3, #4
 8004f82:	d005      	beq.n	8004f90 <HAL_RCC_OscConfig+0x310>
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	2b0c      	cmp	r3, #12
 8004f88:	d119      	bne.n	8004fbe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d116      	bne.n	8004fbe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f90:	4b99      	ldr	r3, [pc, #612]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d005      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x328>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d101      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e28b      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa8:	4b93      	ldr	r3, [pc, #588]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	061b      	lsls	r3, r3, #24
 8004fb6:	4990      	ldr	r1, [pc, #576]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fbc:	e040      	b.n	8005040 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d023      	beq.n	800500e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fc6:	4b8c      	ldr	r3, [pc, #560]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a8b      	ldr	r2, [pc, #556]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8004fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd2:	f7fc fddf 	bl	8001b94 <HAL_GetTick>
 8004fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fd8:	e008      	b.n	8004fec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fda:	f7fc fddb 	bl	8001b94 <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d901      	bls.n	8004fec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e269      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fec:	4b82      	ldr	r3, [pc, #520]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d0f0      	beq.n	8004fda <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff8:	4b7f      	ldr	r3, [pc, #508]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	061b      	lsls	r3, r3, #24
 8005006:	497c      	ldr	r1, [pc, #496]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005008:	4313      	orrs	r3, r2
 800500a:	604b      	str	r3, [r1, #4]
 800500c:	e018      	b.n	8005040 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800500e:	4b7a      	ldr	r3, [pc, #488]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a79      	ldr	r2, [pc, #484]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005014:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005018:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800501a:	f7fc fdbb 	bl	8001b94 <HAL_GetTick>
 800501e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005020:	e008      	b.n	8005034 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005022:	f7fc fdb7 	bl	8001b94 <HAL_GetTick>
 8005026:	4602      	mov	r2, r0
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	2b02      	cmp	r3, #2
 800502e:	d901      	bls.n	8005034 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005030:	2303      	movs	r3, #3
 8005032:	e245      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005034:	4b70      	ldr	r3, [pc, #448]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1f0      	bne.n	8005022 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0308 	and.w	r3, r3, #8
 8005048:	2b00      	cmp	r3, #0
 800504a:	d03c      	beq.n	80050c6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d01c      	beq.n	800508e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005054:	4b68      	ldr	r3, [pc, #416]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005056:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800505a:	4a67      	ldr	r2, [pc, #412]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 800505c:	f043 0301 	orr.w	r3, r3, #1
 8005060:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005064:	f7fc fd96 	bl	8001b94 <HAL_GetTick>
 8005068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800506a:	e008      	b.n	800507e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800506c:	f7fc fd92 	bl	8001b94 <HAL_GetTick>
 8005070:	4602      	mov	r2, r0
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	2b02      	cmp	r3, #2
 8005078:	d901      	bls.n	800507e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800507a:	2303      	movs	r3, #3
 800507c:	e220      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800507e:	4b5e      	ldr	r3, [pc, #376]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005080:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005084:	f003 0302 	and.w	r3, r3, #2
 8005088:	2b00      	cmp	r3, #0
 800508a:	d0ef      	beq.n	800506c <HAL_RCC_OscConfig+0x3ec>
 800508c:	e01b      	b.n	80050c6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800508e:	4b5a      	ldr	r3, [pc, #360]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005090:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005094:	4a58      	ldr	r2, [pc, #352]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005096:	f023 0301 	bic.w	r3, r3, #1
 800509a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800509e:	f7fc fd79 	bl	8001b94 <HAL_GetTick>
 80050a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050a4:	e008      	b.n	80050b8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050a6:	f7fc fd75 	bl	8001b94 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d901      	bls.n	80050b8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e203      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050b8:	4b4f      	ldr	r3, [pc, #316]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 80050ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1ef      	bne.n	80050a6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0304 	and.w	r3, r3, #4
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f000 80a6 	beq.w	8005220 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050d4:	2300      	movs	r3, #0
 80050d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80050d8:	4b47      	ldr	r3, [pc, #284]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 80050da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10d      	bne.n	8005100 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050e4:	4b44      	ldr	r3, [pc, #272]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 80050e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050e8:	4a43      	ldr	r2, [pc, #268]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 80050ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050ee:	6593      	str	r3, [r2, #88]	; 0x58
 80050f0:	4b41      	ldr	r3, [pc, #260]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 80050f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050f8:	60bb      	str	r3, [r7, #8]
 80050fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050fc:	2301      	movs	r3, #1
 80050fe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005100:	4b3e      	ldr	r3, [pc, #248]	; (80051fc <HAL_RCC_OscConfig+0x57c>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005108:	2b00      	cmp	r3, #0
 800510a:	d118      	bne.n	800513e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800510c:	4b3b      	ldr	r3, [pc, #236]	; (80051fc <HAL_RCC_OscConfig+0x57c>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a3a      	ldr	r2, [pc, #232]	; (80051fc <HAL_RCC_OscConfig+0x57c>)
 8005112:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005116:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005118:	f7fc fd3c 	bl	8001b94 <HAL_GetTick>
 800511c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800511e:	e008      	b.n	8005132 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005120:	f7fc fd38 	bl	8001b94 <HAL_GetTick>
 8005124:	4602      	mov	r2, r0
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	2b02      	cmp	r3, #2
 800512c:	d901      	bls.n	8005132 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e1c6      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005132:	4b32      	ldr	r3, [pc, #200]	; (80051fc <HAL_RCC_OscConfig+0x57c>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800513a:	2b00      	cmp	r3, #0
 800513c:	d0f0      	beq.n	8005120 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d108      	bne.n	8005158 <HAL_RCC_OscConfig+0x4d8>
 8005146:	4b2c      	ldr	r3, [pc, #176]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005148:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800514c:	4a2a      	ldr	r2, [pc, #168]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 800514e:	f043 0301 	orr.w	r3, r3, #1
 8005152:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005156:	e024      	b.n	80051a2 <HAL_RCC_OscConfig+0x522>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	2b05      	cmp	r3, #5
 800515e:	d110      	bne.n	8005182 <HAL_RCC_OscConfig+0x502>
 8005160:	4b25      	ldr	r3, [pc, #148]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005166:	4a24      	ldr	r2, [pc, #144]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005168:	f043 0304 	orr.w	r3, r3, #4
 800516c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005170:	4b21      	ldr	r3, [pc, #132]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005176:	4a20      	ldr	r2, [pc, #128]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005178:	f043 0301 	orr.w	r3, r3, #1
 800517c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005180:	e00f      	b.n	80051a2 <HAL_RCC_OscConfig+0x522>
 8005182:	4b1d      	ldr	r3, [pc, #116]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005184:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005188:	4a1b      	ldr	r2, [pc, #108]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 800518a:	f023 0301 	bic.w	r3, r3, #1
 800518e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005192:	4b19      	ldr	r3, [pc, #100]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 8005194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005198:	4a17      	ldr	r2, [pc, #92]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 800519a:	f023 0304 	bic.w	r3, r3, #4
 800519e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d016      	beq.n	80051d8 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051aa:	f7fc fcf3 	bl	8001b94 <HAL_GetTick>
 80051ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051b0:	e00a      	b.n	80051c8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051b2:	f7fc fcef 	bl	8001b94 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d901      	bls.n	80051c8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e17b      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051c8:	4b0b      	ldr	r3, [pc, #44]	; (80051f8 <HAL_RCC_OscConfig+0x578>)
 80051ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ce:	f003 0302 	and.w	r3, r3, #2
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d0ed      	beq.n	80051b2 <HAL_RCC_OscConfig+0x532>
 80051d6:	e01a      	b.n	800520e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d8:	f7fc fcdc 	bl	8001b94 <HAL_GetTick>
 80051dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80051de:	e00f      	b.n	8005200 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051e0:	f7fc fcd8 	bl	8001b94 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d906      	bls.n	8005200 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e164      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
 80051f6:	bf00      	nop
 80051f8:	40021000 	.word	0x40021000
 80051fc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005200:	4ba8      	ldr	r3, [pc, #672]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1e8      	bne.n	80051e0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800520e:	7ffb      	ldrb	r3, [r7, #31]
 8005210:	2b01      	cmp	r3, #1
 8005212:	d105      	bne.n	8005220 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005214:	4ba3      	ldr	r3, [pc, #652]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005216:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005218:	4aa2      	ldr	r2, [pc, #648]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 800521a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800521e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0320 	and.w	r3, r3, #32
 8005228:	2b00      	cmp	r3, #0
 800522a:	d03c      	beq.n	80052a6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005230:	2b00      	cmp	r3, #0
 8005232:	d01c      	beq.n	800526e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005234:	4b9b      	ldr	r3, [pc, #620]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005236:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800523a:	4a9a      	ldr	r2, [pc, #616]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 800523c:	f043 0301 	orr.w	r3, r3, #1
 8005240:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005244:	f7fc fca6 	bl	8001b94 <HAL_GetTick>
 8005248:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800524a:	e008      	b.n	800525e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800524c:	f7fc fca2 	bl	8001b94 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	2b02      	cmp	r3, #2
 8005258:	d901      	bls.n	800525e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e130      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800525e:	4b91      	ldr	r3, [pc, #580]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005260:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	2b00      	cmp	r3, #0
 800526a:	d0ef      	beq.n	800524c <HAL_RCC_OscConfig+0x5cc>
 800526c:	e01b      	b.n	80052a6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800526e:	4b8d      	ldr	r3, [pc, #564]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005270:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005274:	4a8b      	ldr	r2, [pc, #556]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005276:	f023 0301 	bic.w	r3, r3, #1
 800527a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800527e:	f7fc fc89 	bl	8001b94 <HAL_GetTick>
 8005282:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005284:	e008      	b.n	8005298 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005286:	f7fc fc85 	bl	8001b94 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	2b02      	cmp	r3, #2
 8005292:	d901      	bls.n	8005298 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e113      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005298:	4b82      	ldr	r3, [pc, #520]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 800529a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1ef      	bne.n	8005286 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 8107 	beq.w	80054be <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	f040 80cb 	bne.w	8005450 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80052ba:	4b7a      	ldr	r3, [pc, #488]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	f003 0203 	and.w	r2, r3, #3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d12c      	bne.n	8005328 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d8:	3b01      	subs	r3, #1
 80052da:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80052dc:	429a      	cmp	r2, r3
 80052de:	d123      	bne.n	8005328 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052ea:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d11b      	bne.n	8005328 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052fa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d113      	bne.n	8005328 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800530a:	085b      	lsrs	r3, r3, #1
 800530c:	3b01      	subs	r3, #1
 800530e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005310:	429a      	cmp	r2, r3
 8005312:	d109      	bne.n	8005328 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531e:	085b      	lsrs	r3, r3, #1
 8005320:	3b01      	subs	r3, #1
 8005322:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005324:	429a      	cmp	r2, r3
 8005326:	d06d      	beq.n	8005404 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	2b0c      	cmp	r3, #12
 800532c:	d068      	beq.n	8005400 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800532e:	4b5d      	ldr	r3, [pc, #372]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d105      	bne.n	8005346 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800533a:	4b5a      	ldr	r3, [pc, #360]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d001      	beq.n	800534a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e0ba      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800534a:	4b56      	ldr	r3, [pc, #344]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a55      	ldr	r2, [pc, #340]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005350:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005354:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005356:	f7fc fc1d 	bl	8001b94 <HAL_GetTick>
 800535a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800535c:	e008      	b.n	8005370 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800535e:	f7fc fc19 	bl	8001b94 <HAL_GetTick>
 8005362:	4602      	mov	r2, r0
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	2b02      	cmp	r3, #2
 800536a:	d901      	bls.n	8005370 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e0a7      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005370:	4b4c      	ldr	r3, [pc, #304]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1f0      	bne.n	800535e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800537c:	4b49      	ldr	r3, [pc, #292]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 800537e:	68da      	ldr	r2, [r3, #12]
 8005380:	4b49      	ldr	r3, [pc, #292]	; (80054a8 <HAL_RCC_OscConfig+0x828>)
 8005382:	4013      	ands	r3, r2
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800538c:	3a01      	subs	r2, #1
 800538e:	0112      	lsls	r2, r2, #4
 8005390:	4311      	orrs	r1, r2
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005396:	0212      	lsls	r2, r2, #8
 8005398:	4311      	orrs	r1, r2
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800539e:	0852      	lsrs	r2, r2, #1
 80053a0:	3a01      	subs	r2, #1
 80053a2:	0552      	lsls	r2, r2, #21
 80053a4:	4311      	orrs	r1, r2
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80053aa:	0852      	lsrs	r2, r2, #1
 80053ac:	3a01      	subs	r2, #1
 80053ae:	0652      	lsls	r2, r2, #25
 80053b0:	4311      	orrs	r1, r2
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80053b6:	06d2      	lsls	r2, r2, #27
 80053b8:	430a      	orrs	r2, r1
 80053ba:	493a      	ldr	r1, [pc, #232]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 80053bc:	4313      	orrs	r3, r2
 80053be:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80053c0:	4b38      	ldr	r3, [pc, #224]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a37      	ldr	r2, [pc, #220]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 80053c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80053cc:	4b35      	ldr	r3, [pc, #212]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	4a34      	ldr	r2, [pc, #208]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 80053d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80053d8:	f7fc fbdc 	bl	8001b94 <HAL_GetTick>
 80053dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053de:	e008      	b.n	80053f2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053e0:	f7fc fbd8 	bl	8001b94 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e066      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053f2:	4b2c      	ldr	r3, [pc, #176]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d0f0      	beq.n	80053e0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80053fe:	e05e      	b.n	80054be <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e05d      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005404:	4b27      	ldr	r3, [pc, #156]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d156      	bne.n	80054be <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005410:	4b24      	ldr	r3, [pc, #144]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a23      	ldr	r2, [pc, #140]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005416:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800541a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800541c:	4b21      	ldr	r3, [pc, #132]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	4a20      	ldr	r2, [pc, #128]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005422:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005426:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005428:	f7fc fbb4 	bl	8001b94 <HAL_GetTick>
 800542c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800542e:	e008      	b.n	8005442 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005430:	f7fc fbb0 	bl	8001b94 <HAL_GetTick>
 8005434:	4602      	mov	r2, r0
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	1ad3      	subs	r3, r2, r3
 800543a:	2b02      	cmp	r3, #2
 800543c:	d901      	bls.n	8005442 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e03e      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005442:	4b18      	ldr	r3, [pc, #96]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d0f0      	beq.n	8005430 <HAL_RCC_OscConfig+0x7b0>
 800544e:	e036      	b.n	80054be <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	2b0c      	cmp	r3, #12
 8005454:	d031      	beq.n	80054ba <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005456:	4b13      	ldr	r3, [pc, #76]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a12      	ldr	r2, [pc, #72]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 800545c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005460:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8005462:	4b10      	ldr	r3, [pc, #64]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d105      	bne.n	800547a <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800546e:	4b0d      	ldr	r3, [pc, #52]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	4a0c      	ldr	r2, [pc, #48]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005474:	f023 0303 	bic.w	r3, r3, #3
 8005478:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800547a:	4b0a      	ldr	r3, [pc, #40]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	4a09      	ldr	r2, [pc, #36]	; (80054a4 <HAL_RCC_OscConfig+0x824>)
 8005480:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005484:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005488:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800548a:	f7fc fb83 	bl	8001b94 <HAL_GetTick>
 800548e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005490:	e00c      	b.n	80054ac <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005492:	f7fc fb7f 	bl	8001b94 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b02      	cmp	r3, #2
 800549e:	d905      	bls.n	80054ac <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e00d      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
 80054a4:	40021000 	.word	0x40021000
 80054a8:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054ac:	4b06      	ldr	r3, [pc, #24]	; (80054c8 <HAL_RCC_OscConfig+0x848>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1ec      	bne.n	8005492 <HAL_RCC_OscConfig+0x812>
 80054b8:	e001      	b.n	80054be <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e000      	b.n	80054c0 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3720      	adds	r7, #32
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	40021000 	.word	0x40021000

080054cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80054d6:	2300      	movs	r3, #0
 80054d8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d101      	bne.n	80054e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e10f      	b.n	8005704 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054e4:	4b89      	ldr	r3, [pc, #548]	; (800570c <HAL_RCC_ClockConfig+0x240>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 030f 	and.w	r3, r3, #15
 80054ec:	683a      	ldr	r2, [r7, #0]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d910      	bls.n	8005514 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054f2:	4b86      	ldr	r3, [pc, #536]	; (800570c <HAL_RCC_ClockConfig+0x240>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f023 020f 	bic.w	r2, r3, #15
 80054fa:	4984      	ldr	r1, [pc, #528]	; (800570c <HAL_RCC_ClockConfig+0x240>)
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	4313      	orrs	r3, r2
 8005500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005502:	4b82      	ldr	r3, [pc, #520]	; (800570c <HAL_RCC_ClockConfig+0x240>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 030f 	and.w	r3, r3, #15
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	429a      	cmp	r2, r3
 800550e:	d001      	beq.n	8005514 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e0f7      	b.n	8005704 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	2b00      	cmp	r3, #0
 800551e:	f000 8089 	beq.w	8005634 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	2b03      	cmp	r3, #3
 8005528:	d133      	bne.n	8005592 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800552a:	4b79      	ldr	r3, [pc, #484]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d101      	bne.n	800553a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e0e4      	b.n	8005704 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800553a:	f000 fa41 	bl	80059c0 <RCC_GetSysClockFreqFromPLLSource>
 800553e:	4603      	mov	r3, r0
 8005540:	4a74      	ldr	r2, [pc, #464]	; (8005714 <HAL_RCC_ClockConfig+0x248>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d955      	bls.n	80055f2 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005546:	4b72      	ldr	r3, [pc, #456]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10a      	bne.n	8005568 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005552:	4b6f      	ldr	r3, [pc, #444]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800555a:	4a6d      	ldr	r2, [pc, #436]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 800555c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005560:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005562:	2380      	movs	r3, #128	; 0x80
 8005564:	617b      	str	r3, [r7, #20]
 8005566:	e044      	b.n	80055f2 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	2b00      	cmp	r3, #0
 8005572:	d03e      	beq.n	80055f2 <HAL_RCC_ClockConfig+0x126>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d13a      	bne.n	80055f2 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800557c:	4b64      	ldr	r3, [pc, #400]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005584:	4a62      	ldr	r2, [pc, #392]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 8005586:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800558a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800558c:	2380      	movs	r3, #128	; 0x80
 800558e:	617b      	str	r3, [r7, #20]
 8005590:	e02f      	b.n	80055f2 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	2b02      	cmp	r3, #2
 8005598:	d107      	bne.n	80055aa <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800559a:	4b5d      	ldr	r3, [pc, #372]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d115      	bne.n	80055d2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e0ac      	b.n	8005704 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d107      	bne.n	80055c2 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80055b2:	4b57      	ldr	r3, [pc, #348]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 0302 	and.w	r3, r3, #2
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d109      	bne.n	80055d2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e0a0      	b.n	8005704 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055c2:	4b53      	ldr	r3, [pc, #332]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d101      	bne.n	80055d2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e098      	b.n	8005704 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80055d2:	f000 f8a7 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 80055d6:	4603      	mov	r3, r0
 80055d8:	4a4e      	ldr	r2, [pc, #312]	; (8005714 <HAL_RCC_ClockConfig+0x248>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d909      	bls.n	80055f2 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80055de:	4b4c      	ldr	r3, [pc, #304]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055e6:	4a4a      	ldr	r2, [pc, #296]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 80055e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055ec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80055ee:	2380      	movs	r3, #128	; 0x80
 80055f0:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80055f2:	4b47      	ldr	r3, [pc, #284]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	f023 0203 	bic.w	r2, r3, #3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	4944      	ldr	r1, [pc, #272]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 8005600:	4313      	orrs	r3, r2
 8005602:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005604:	f7fc fac6 	bl	8001b94 <HAL_GetTick>
 8005608:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800560a:	e00a      	b.n	8005622 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800560c:	f7fc fac2 	bl	8001b94 <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	f241 3288 	movw	r2, #5000	; 0x1388
 800561a:	4293      	cmp	r3, r2
 800561c:	d901      	bls.n	8005622 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e070      	b.n	8005704 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005622:	4b3b      	ldr	r3, [pc, #236]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f003 020c 	and.w	r2, r3, #12
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	429a      	cmp	r2, r3
 8005632:	d1eb      	bne.n	800560c <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	2b00      	cmp	r3, #0
 800563e:	d009      	beq.n	8005654 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005640:	4b33      	ldr	r3, [pc, #204]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	4930      	ldr	r1, [pc, #192]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 800564e:	4313      	orrs	r3, r2
 8005650:	608b      	str	r3, [r1, #8]
 8005652:	e008      	b.n	8005666 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	2b80      	cmp	r3, #128	; 0x80
 8005658:	d105      	bne.n	8005666 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800565a:	4b2d      	ldr	r3, [pc, #180]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	4a2c      	ldr	r2, [pc, #176]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 8005660:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005664:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005666:	4b29      	ldr	r3, [pc, #164]	; (800570c <HAL_RCC_ClockConfig+0x240>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 030f 	and.w	r3, r3, #15
 800566e:	683a      	ldr	r2, [r7, #0]
 8005670:	429a      	cmp	r2, r3
 8005672:	d210      	bcs.n	8005696 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005674:	4b25      	ldr	r3, [pc, #148]	; (800570c <HAL_RCC_ClockConfig+0x240>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f023 020f 	bic.w	r2, r3, #15
 800567c:	4923      	ldr	r1, [pc, #140]	; (800570c <HAL_RCC_ClockConfig+0x240>)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	4313      	orrs	r3, r2
 8005682:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005684:	4b21      	ldr	r3, [pc, #132]	; (800570c <HAL_RCC_ClockConfig+0x240>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d001      	beq.n	8005696 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e036      	b.n	8005704 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0304 	and.w	r3, r3, #4
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d008      	beq.n	80056b4 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056a2:	4b1b      	ldr	r3, [pc, #108]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	4918      	ldr	r1, [pc, #96]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0308 	and.w	r3, r3, #8
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d009      	beq.n	80056d4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056c0:	4b13      	ldr	r3, [pc, #76]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	00db      	lsls	r3, r3, #3
 80056ce:	4910      	ldr	r1, [pc, #64]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80056d4:	f000 f826 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 80056d8:	4602      	mov	r2, r0
 80056da:	4b0d      	ldr	r3, [pc, #52]	; (8005710 <HAL_RCC_ClockConfig+0x244>)
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	091b      	lsrs	r3, r3, #4
 80056e0:	f003 030f 	and.w	r3, r3, #15
 80056e4:	490c      	ldr	r1, [pc, #48]	; (8005718 <HAL_RCC_ClockConfig+0x24c>)
 80056e6:	5ccb      	ldrb	r3, [r1, r3]
 80056e8:	f003 031f 	and.w	r3, r3, #31
 80056ec:	fa22 f303 	lsr.w	r3, r2, r3
 80056f0:	4a0a      	ldr	r2, [pc, #40]	; (800571c <HAL_RCC_ClockConfig+0x250>)
 80056f2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80056f4:	4b0a      	ldr	r3, [pc, #40]	; (8005720 <HAL_RCC_ClockConfig+0x254>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7fc f91b 	bl	8001934 <HAL_InitTick>
 80056fe:	4603      	mov	r3, r0
 8005700:	73fb      	strb	r3, [r7, #15]

  return status;
 8005702:	7bfb      	ldrb	r3, [r7, #15]
}
 8005704:	4618      	mov	r0, r3
 8005706:	3718      	adds	r7, #24
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	40022000 	.word	0x40022000
 8005710:	40021000 	.word	0x40021000
 8005714:	04c4b400 	.word	0x04c4b400
 8005718:	08013048 	.word	0x08013048
 800571c:	20000000 	.word	0x20000000
 8005720:	20000004 	.word	0x20000004

08005724 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005724:	b480      	push	{r7}
 8005726:	b089      	sub	sp, #36	; 0x24
 8005728:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800572a:	2300      	movs	r3, #0
 800572c:	61fb      	str	r3, [r7, #28]
 800572e:	2300      	movs	r3, #0
 8005730:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005732:	4b3e      	ldr	r3, [pc, #248]	; (800582c <HAL_RCC_GetSysClockFreq+0x108>)
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f003 030c 	and.w	r3, r3, #12
 800573a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800573c:	4b3b      	ldr	r3, [pc, #236]	; (800582c <HAL_RCC_GetSysClockFreq+0x108>)
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	f003 0303 	and.w	r3, r3, #3
 8005744:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d005      	beq.n	8005758 <HAL_RCC_GetSysClockFreq+0x34>
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	2b0c      	cmp	r3, #12
 8005750:	d121      	bne.n	8005796 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2b01      	cmp	r3, #1
 8005756:	d11e      	bne.n	8005796 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005758:	4b34      	ldr	r3, [pc, #208]	; (800582c <HAL_RCC_GetSysClockFreq+0x108>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0308 	and.w	r3, r3, #8
 8005760:	2b00      	cmp	r3, #0
 8005762:	d107      	bne.n	8005774 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005764:	4b31      	ldr	r3, [pc, #196]	; (800582c <HAL_RCC_GetSysClockFreq+0x108>)
 8005766:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800576a:	0a1b      	lsrs	r3, r3, #8
 800576c:	f003 030f 	and.w	r3, r3, #15
 8005770:	61fb      	str	r3, [r7, #28]
 8005772:	e005      	b.n	8005780 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005774:	4b2d      	ldr	r3, [pc, #180]	; (800582c <HAL_RCC_GetSysClockFreq+0x108>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	091b      	lsrs	r3, r3, #4
 800577a:	f003 030f 	and.w	r3, r3, #15
 800577e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005780:	4a2b      	ldr	r2, [pc, #172]	; (8005830 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005788:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10d      	bne.n	80057ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005794:	e00a      	b.n	80057ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	2b04      	cmp	r3, #4
 800579a:	d102      	bne.n	80057a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800579c:	4b25      	ldr	r3, [pc, #148]	; (8005834 <HAL_RCC_GetSysClockFreq+0x110>)
 800579e:	61bb      	str	r3, [r7, #24]
 80057a0:	e004      	b.n	80057ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	2b08      	cmp	r3, #8
 80057a6:	d101      	bne.n	80057ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80057a8:	4b22      	ldr	r3, [pc, #136]	; (8005834 <HAL_RCC_GetSysClockFreq+0x110>)
 80057aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	2b0c      	cmp	r3, #12
 80057b0:	d134      	bne.n	800581c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057b2:	4b1e      	ldr	r3, [pc, #120]	; (800582c <HAL_RCC_GetSysClockFreq+0x108>)
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	f003 0303 	and.w	r3, r3, #3
 80057ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d003      	beq.n	80057ca <HAL_RCC_GetSysClockFreq+0xa6>
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	2b03      	cmp	r3, #3
 80057c6:	d003      	beq.n	80057d0 <HAL_RCC_GetSysClockFreq+0xac>
 80057c8:	e005      	b.n	80057d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80057ca:	4b1a      	ldr	r3, [pc, #104]	; (8005834 <HAL_RCC_GetSysClockFreq+0x110>)
 80057cc:	617b      	str	r3, [r7, #20]
      break;
 80057ce:	e005      	b.n	80057dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80057d0:	4b18      	ldr	r3, [pc, #96]	; (8005834 <HAL_RCC_GetSysClockFreq+0x110>)
 80057d2:	617b      	str	r3, [r7, #20]
      break;
 80057d4:	e002      	b.n	80057dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	617b      	str	r3, [r7, #20]
      break;
 80057da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057dc:	4b13      	ldr	r3, [pc, #76]	; (800582c <HAL_RCC_GetSysClockFreq+0x108>)
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	091b      	lsrs	r3, r3, #4
 80057e2:	f003 030f 	and.w	r3, r3, #15
 80057e6:	3301      	adds	r3, #1
 80057e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80057ea:	4b10      	ldr	r3, [pc, #64]	; (800582c <HAL_RCC_GetSysClockFreq+0x108>)
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	0a1b      	lsrs	r3, r3, #8
 80057f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057f4:	697a      	ldr	r2, [r7, #20]
 80057f6:	fb02 f203 	mul.w	r2, r2, r3
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005800:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005802:	4b0a      	ldr	r3, [pc, #40]	; (800582c <HAL_RCC_GetSysClockFreq+0x108>)
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	0e5b      	lsrs	r3, r3, #25
 8005808:	f003 0303 	and.w	r3, r3, #3
 800580c:	3301      	adds	r3, #1
 800580e:	005b      	lsls	r3, r3, #1
 8005810:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005812:	697a      	ldr	r2, [r7, #20]
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	fbb2 f3f3 	udiv	r3, r2, r3
 800581a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800581c:	69bb      	ldr	r3, [r7, #24]
}
 800581e:	4618      	mov	r0, r3
 8005820:	3724      	adds	r7, #36	; 0x24
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	40021000 	.word	0x40021000
 8005830:	08013060 	.word	0x08013060
 8005834:	00f42400 	.word	0x00f42400

08005838 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005838:	b480      	push	{r7}
 800583a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800583c:	4b03      	ldr	r3, [pc, #12]	; (800584c <HAL_RCC_GetHCLKFreq+0x14>)
 800583e:	681b      	ldr	r3, [r3, #0]
}
 8005840:	4618      	mov	r0, r3
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	20000000 	.word	0x20000000

08005850 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005854:	f7ff fff0 	bl	8005838 <HAL_RCC_GetHCLKFreq>
 8005858:	4602      	mov	r2, r0
 800585a:	4b06      	ldr	r3, [pc, #24]	; (8005874 <HAL_RCC_GetPCLK1Freq+0x24>)
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	0a1b      	lsrs	r3, r3, #8
 8005860:	f003 0307 	and.w	r3, r3, #7
 8005864:	4904      	ldr	r1, [pc, #16]	; (8005878 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005866:	5ccb      	ldrb	r3, [r1, r3]
 8005868:	f003 031f 	and.w	r3, r3, #31
 800586c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005870:	4618      	mov	r0, r3
 8005872:	bd80      	pop	{r7, pc}
 8005874:	40021000 	.word	0x40021000
 8005878:	08013058 	.word	0x08013058

0800587c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005880:	f7ff ffda 	bl	8005838 <HAL_RCC_GetHCLKFreq>
 8005884:	4602      	mov	r2, r0
 8005886:	4b06      	ldr	r3, [pc, #24]	; (80058a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	0adb      	lsrs	r3, r3, #11
 800588c:	f003 0307 	and.w	r3, r3, #7
 8005890:	4904      	ldr	r1, [pc, #16]	; (80058a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005892:	5ccb      	ldrb	r3, [r1, r3]
 8005894:	f003 031f 	and.w	r3, r3, #31
 8005898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800589c:	4618      	mov	r0, r3
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	40021000 	.word	0x40021000
 80058a4:	08013058 	.word	0x08013058

080058a8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	220f      	movs	r2, #15
 80058b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80058b8:	4b12      	ldr	r3, [pc, #72]	; (8005904 <HAL_RCC_GetClockConfig+0x5c>)
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f003 0203 	and.w	r2, r3, #3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80058c4:	4b0f      	ldr	r3, [pc, #60]	; (8005904 <HAL_RCC_GetClockConfig+0x5c>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80058d0:	4b0c      	ldr	r3, [pc, #48]	; (8005904 <HAL_RCC_GetClockConfig+0x5c>)
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80058dc:	4b09      	ldr	r3, [pc, #36]	; (8005904 <HAL_RCC_GetClockConfig+0x5c>)
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	08db      	lsrs	r3, r3, #3
 80058e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80058ea:	4b07      	ldr	r3, [pc, #28]	; (8005908 <HAL_RCC_GetClockConfig+0x60>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 020f 	and.w	r2, r3, #15
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	601a      	str	r2, [r3, #0]
}
 80058f6:	bf00      	nop
 80058f8:	370c      	adds	r7, #12
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	40021000 	.word	0x40021000
 8005908:	40022000 	.word	0x40022000

0800590c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005914:	2300      	movs	r3, #0
 8005916:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005918:	4b27      	ldr	r3, [pc, #156]	; (80059b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800591a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800591c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d003      	beq.n	800592c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005924:	f7ff f8c8 	bl	8004ab8 <HAL_PWREx_GetVoltageRange>
 8005928:	6178      	str	r0, [r7, #20]
 800592a:	e014      	b.n	8005956 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800592c:	4b22      	ldr	r3, [pc, #136]	; (80059b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800592e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005930:	4a21      	ldr	r2, [pc, #132]	; (80059b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005932:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005936:	6593      	str	r3, [r2, #88]	; 0x58
 8005938:	4b1f      	ldr	r3, [pc, #124]	; (80059b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800593a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800593c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005940:	60fb      	str	r3, [r7, #12]
 8005942:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005944:	f7ff f8b8 	bl	8004ab8 <HAL_PWREx_GetVoltageRange>
 8005948:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800594a:	4b1b      	ldr	r3, [pc, #108]	; (80059b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800594c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800594e:	4a1a      	ldr	r2, [pc, #104]	; (80059b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005950:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005954:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800595c:	d10b      	bne.n	8005976 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2b80      	cmp	r3, #128	; 0x80
 8005962:	d913      	bls.n	800598c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2ba0      	cmp	r3, #160	; 0xa0
 8005968:	d902      	bls.n	8005970 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800596a:	2302      	movs	r3, #2
 800596c:	613b      	str	r3, [r7, #16]
 800596e:	e00d      	b.n	800598c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005970:	2301      	movs	r3, #1
 8005972:	613b      	str	r3, [r7, #16]
 8005974:	e00a      	b.n	800598c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2b7f      	cmp	r3, #127	; 0x7f
 800597a:	d902      	bls.n	8005982 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800597c:	2302      	movs	r3, #2
 800597e:	613b      	str	r3, [r7, #16]
 8005980:	e004      	b.n	800598c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2b70      	cmp	r3, #112	; 0x70
 8005986:	d101      	bne.n	800598c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005988:	2301      	movs	r3, #1
 800598a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800598c:	4b0b      	ldr	r3, [pc, #44]	; (80059bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f023 020f 	bic.w	r2, r3, #15
 8005994:	4909      	ldr	r1, [pc, #36]	; (80059bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	4313      	orrs	r3, r2
 800599a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800599c:	4b07      	ldr	r3, [pc, #28]	; (80059bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 030f 	and.w	r3, r3, #15
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d001      	beq.n	80059ae <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e000      	b.n	80059b0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3718      	adds	r7, #24
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	40021000 	.word	0x40021000
 80059bc:	40022000 	.word	0x40022000

080059c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b087      	sub	sp, #28
 80059c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80059c6:	2300      	movs	r3, #0
 80059c8:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80059ca:	4b2d      	ldr	r3, [pc, #180]	; (8005a80 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	f003 0303 	and.w	r3, r3, #3
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d118      	bne.n	8005a08 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80059d6:	4b2a      	ldr	r3, [pc, #168]	; (8005a80 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0308 	and.w	r3, r3, #8
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d107      	bne.n	80059f2 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80059e2:	4b27      	ldr	r3, [pc, #156]	; (8005a80 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80059e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80059e8:	0a1b      	lsrs	r3, r3, #8
 80059ea:	f003 030f 	and.w	r3, r3, #15
 80059ee:	617b      	str	r3, [r7, #20]
 80059f0:	e005      	b.n	80059fe <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80059f2:	4b23      	ldr	r3, [pc, #140]	; (8005a80 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	091b      	lsrs	r3, r3, #4
 80059f8:	f003 030f 	and.w	r3, r3, #15
 80059fc:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80059fe:	4a21      	ldr	r2, [pc, #132]	; (8005a84 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a06:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a08:	4b1d      	ldr	r3, [pc, #116]	; (8005a80 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	f003 0303 	and.w	r3, r3, #3
 8005a10:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d003      	beq.n	8005a20 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2b03      	cmp	r3, #3
 8005a1c:	d003      	beq.n	8005a26 <RCC_GetSysClockFreqFromPLLSource+0x66>
 8005a1e:	e005      	b.n	8005a2c <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005a20:	4b19      	ldr	r3, [pc, #100]	; (8005a88 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005a22:	613b      	str	r3, [r7, #16]
    break;
 8005a24:	e005      	b.n	8005a32 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005a26:	4b18      	ldr	r3, [pc, #96]	; (8005a88 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005a28:	613b      	str	r3, [r7, #16]
    break;
 8005a2a:	e002      	b.n	8005a32 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	613b      	str	r3, [r7, #16]
    break;
 8005a30:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a32:	4b13      	ldr	r3, [pc, #76]	; (8005a80 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	091b      	lsrs	r3, r3, #4
 8005a38:	f003 030f 	and.w	r3, r3, #15
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005a40:	4b0f      	ldr	r3, [pc, #60]	; (8005a80 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	0a1b      	lsrs	r3, r3, #8
 8005a46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	fb02 f203 	mul.w	r2, r2, r3
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a56:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a58:	4b09      	ldr	r3, [pc, #36]	; (8005a80 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	0e5b      	lsrs	r3, r3, #25
 8005a5e:	f003 0303 	and.w	r3, r3, #3
 8005a62:	3301      	adds	r3, #1
 8005a64:	005b      	lsls	r3, r3, #1
 8005a66:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a70:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005a72:	683b      	ldr	r3, [r7, #0]
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	371c      	adds	r7, #28
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr
 8005a80:	40021000 	.word	0x40021000
 8005a84:	08013060 	.word	0x08013060
 8005a88:	00f42400 	.word	0x00f42400

08005a8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b086      	sub	sp, #24
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a94:	2300      	movs	r3, #0
 8005a96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a98:	2300      	movs	r3, #0
 8005a9a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d040      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005aac:	2b80      	cmp	r3, #128	; 0x80
 8005aae:	d02a      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005ab0:	2b80      	cmp	r3, #128	; 0x80
 8005ab2:	d825      	bhi.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005ab4:	2b60      	cmp	r3, #96	; 0x60
 8005ab6:	d026      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005ab8:	2b60      	cmp	r3, #96	; 0x60
 8005aba:	d821      	bhi.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005abc:	2b40      	cmp	r3, #64	; 0x40
 8005abe:	d006      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005ac0:	2b40      	cmp	r3, #64	; 0x40
 8005ac2:	d81d      	bhi.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d009      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005ac8:	2b20      	cmp	r3, #32
 8005aca:	d010      	beq.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005acc:	e018      	b.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005ace:	4b89      	ldr	r3, [pc, #548]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	4a88      	ldr	r2, [pc, #544]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ad4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ad8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ada:	e015      	b.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	3304      	adds	r3, #4
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f001 fa7e 	bl	8006fe4 <RCCEx_PLLSAI1_Config>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005aec:	e00c      	b.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	3320      	adds	r3, #32
 8005af2:	2100      	movs	r1, #0
 8005af4:	4618      	mov	r0, r3
 8005af6:	f001 fb69 	bl	80071cc <RCCEx_PLLSAI2_Config>
 8005afa:	4603      	mov	r3, r0
 8005afc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005afe:	e003      	b.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	74fb      	strb	r3, [r7, #19]
      break;
 8005b04:	e000      	b.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005b06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b08:	7cfb      	ldrb	r3, [r7, #19]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10b      	bne.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b0e:	4b79      	ldr	r3, [pc, #484]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b10:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005b14:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b1c:	4975      	ldr	r1, [pc, #468]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005b24:	e001      	b.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b26:	7cfb      	ldrb	r3, [r7, #19]
 8005b28:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d047      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b3e:	d030      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b44:	d82a      	bhi.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005b46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b4a:	d02a      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005b4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b50:	d824      	bhi.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005b52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b56:	d008      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005b58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b5c:	d81e      	bhi.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00a      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005b62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b66:	d010      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005b68:	e018      	b.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005b6a:	4b62      	ldr	r3, [pc, #392]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	4a61      	ldr	r2, [pc, #388]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b74:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b76:	e015      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	3304      	adds	r3, #4
 8005b7c:	2100      	movs	r1, #0
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f001 fa30 	bl	8006fe4 <RCCEx_PLLSAI1_Config>
 8005b84:	4603      	mov	r3, r0
 8005b86:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b88:	e00c      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	3320      	adds	r3, #32
 8005b8e:	2100      	movs	r1, #0
 8005b90:	4618      	mov	r0, r3
 8005b92:	f001 fb1b 	bl	80071cc <RCCEx_PLLSAI2_Config>
 8005b96:	4603      	mov	r3, r0
 8005b98:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b9a:	e003      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	74fb      	strb	r3, [r7, #19]
      break;
 8005ba0:	e000      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005ba2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ba4:	7cfb      	ldrb	r3, [r7, #19]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10b      	bne.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005baa:	4b52      	ldr	r3, [pc, #328]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005bb0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb8:	494e      	ldr	r1, [pc, #312]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005bc0:	e001      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bc2:	7cfb      	ldrb	r3, [r7, #19]
 8005bc4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	f000 809f 	beq.w	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005bd8:	4b46      	ldr	r3, [pc, #280]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005be4:	2301      	movs	r3, #1
 8005be6:	e000      	b.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005be8:	2300      	movs	r3, #0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00d      	beq.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bee:	4b41      	ldr	r3, [pc, #260]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf2:	4a40      	ldr	r2, [pc, #256]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bf8:	6593      	str	r3, [r2, #88]	; 0x58
 8005bfa:	4b3e      	ldr	r3, [pc, #248]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c02:	60bb      	str	r3, [r7, #8]
 8005c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c06:	2301      	movs	r3, #1
 8005c08:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c0a:	4b3b      	ldr	r3, [pc, #236]	; (8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a3a      	ldr	r2, [pc, #232]	; (8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c16:	f7fb ffbd 	bl	8001b94 <HAL_GetTick>
 8005c1a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005c1c:	e009      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c1e:	f7fb ffb9 	bl	8001b94 <HAL_GetTick>
 8005c22:	4602      	mov	r2, r0
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d902      	bls.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	74fb      	strb	r3, [r7, #19]
        break;
 8005c30:	e005      	b.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005c32:	4b31      	ldr	r3, [pc, #196]	; (8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d0ef      	beq.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005c3e:	7cfb      	ldrb	r3, [r7, #19]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d15b      	bne.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c44:	4b2b      	ldr	r3, [pc, #172]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c4e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d01f      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d019      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c62:	4b24      	ldr	r3, [pc, #144]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c6c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005c6e:	4b21      	ldr	r3, [pc, #132]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c74:	4a1f      	ldr	r2, [pc, #124]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c7e:	4b1d      	ldr	r3, [pc, #116]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c84:	4a1b      	ldr	r2, [pc, #108]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005c8e:	4a19      	ldr	r2, [pc, #100]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f003 0301 	and.w	r3, r3, #1
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d016      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ca0:	f7fb ff78 	bl	8001b94 <HAL_GetTick>
 8005ca4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ca6:	e00b      	b.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ca8:	f7fb ff74 	bl	8001b94 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d902      	bls.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	74fb      	strb	r3, [r7, #19]
            break;
 8005cbe:	e006      	b.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cc0:	4b0c      	ldr	r3, [pc, #48]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cc6:	f003 0302 	and.w	r3, r3, #2
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d0ec      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005cce:	7cfb      	ldrb	r3, [r7, #19]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d10c      	bne.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005cd4:	4b07      	ldr	r3, [pc, #28]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cda:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ce4:	4903      	ldr	r1, [pc, #12]	; (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005cec:	e008      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005cee:	7cfb      	ldrb	r3, [r7, #19]
 8005cf0:	74bb      	strb	r3, [r7, #18]
 8005cf2:	e005      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005cf4:	40021000 	.word	0x40021000
 8005cf8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cfc:	7cfb      	ldrb	r3, [r7, #19]
 8005cfe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d00:	7c7b      	ldrb	r3, [r7, #17]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d105      	bne.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d06:	4ba0      	ldr	r3, [pc, #640]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d0a:	4a9f      	ldr	r2, [pc, #636]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d10:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0301 	and.w	r3, r3, #1
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d00a      	beq.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d1e:	4b9a      	ldr	r3, [pc, #616]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d24:	f023 0203 	bic.w	r2, r3, #3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d2c:	4996      	ldr	r1, [pc, #600]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 0302 	and.w	r3, r3, #2
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d00a      	beq.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d40:	4b91      	ldr	r3, [pc, #580]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d46:	f023 020c 	bic.w	r2, r3, #12
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4e:	498e      	ldr	r1, [pc, #568]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d50:	4313      	orrs	r3, r2
 8005d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 0304 	and.w	r3, r3, #4
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00a      	beq.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005d62:	4b89      	ldr	r3, [pc, #548]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d68:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d70:	4985      	ldr	r1, [pc, #532]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0308 	and.w	r3, r3, #8
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d00a      	beq.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005d84:	4b80      	ldr	r3, [pc, #512]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d8a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d92:	497d      	ldr	r1, [pc, #500]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d94:	4313      	orrs	r3, r2
 8005d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 0310 	and.w	r3, r3, #16
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00a      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005da6:	4b78      	ldr	r3, [pc, #480]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005db4:	4974      	ldr	r1, [pc, #464]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0320 	and.w	r3, r3, #32
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00a      	beq.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005dc8:	4b6f      	ldr	r3, [pc, #444]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dd6:	496c      	ldr	r1, [pc, #432]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00a      	beq.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dea:	4b67      	ldr	r3, [pc, #412]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005df0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005df8:	4963      	ldr	r1, [pc, #396]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d00a      	beq.n	8005e22 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005e0c:	4b5e      	ldr	r3, [pc, #376]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e12:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e1a:	495b      	ldr	r1, [pc, #364]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00a      	beq.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e2e:	4b56      	ldr	r3, [pc, #344]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e34:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e3c:	4952      	ldr	r1, [pc, #328]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00a      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e50:	4b4d      	ldr	r3, [pc, #308]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e56:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e5e:	494a      	ldr	r1, [pc, #296]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e60:	4313      	orrs	r3, r2
 8005e62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00a      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e72:	4b45      	ldr	r3, [pc, #276]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e80:	4941      	ldr	r1, [pc, #260]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d00a      	beq.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005e94:	4b3c      	ldr	r3, [pc, #240]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005e9a:	f023 0203 	bic.w	r2, r3, #3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ea2:	4939      	ldr	r1, [pc, #228]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d028      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005eb6:	4b34      	ldr	r3, [pc, #208]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ebc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ec4:	4930      	ldr	r1, [pc, #192]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ed0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ed4:	d106      	bne.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ed6:	4b2c      	ldr	r3, [pc, #176]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	4a2b      	ldr	r2, [pc, #172]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005edc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ee0:	60d3      	str	r3, [r2, #12]
 8005ee2:	e011      	b.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ee8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005eec:	d10c      	bne.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	3304      	adds	r3, #4
 8005ef2:	2101      	movs	r1, #1
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f001 f875 	bl	8006fe4 <RCCEx_PLLSAI1_Config>
 8005efa:	4603      	mov	r3, r0
 8005efc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005efe:	7cfb      	ldrb	r3, [r7, #19]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d001      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005f04:	7cfb      	ldrb	r3, [r7, #19]
 8005f06:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d04d      	beq.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f1c:	d108      	bne.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005f1e:	4b1a      	ldr	r3, [pc, #104]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f20:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f24:	4a18      	ldr	r2, [pc, #96]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f2a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005f2e:	e012      	b.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005f30:	4b15      	ldr	r3, [pc, #84]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f32:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f36:	4a14      	ldr	r2, [pc, #80]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f3c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005f40:	4b11      	ldr	r3, [pc, #68]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f46:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f4e:	490e      	ldr	r1, [pc, #56]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f50:	4313      	orrs	r3, r2
 8005f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f5e:	d106      	bne.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f60:	4b09      	ldr	r3, [pc, #36]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	4a08      	ldr	r2, [pc, #32]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f6a:	60d3      	str	r3, [r2, #12]
 8005f6c:	e020      	b.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f76:	d109      	bne.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f78:	4b03      	ldr	r3, [pc, #12]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	4a02      	ldr	r2, [pc, #8]	; (8005f88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f82:	60d3      	str	r3, [r2, #12]
 8005f84:	e014      	b.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005f86:	bf00      	nop
 8005f88:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005f94:	d10c      	bne.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	3304      	adds	r3, #4
 8005f9a:	2101      	movs	r1, #1
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f001 f821 	bl	8006fe4 <RCCEx_PLLSAI1_Config>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005fa6:	7cfb      	ldrb	r3, [r7, #19]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d001      	beq.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005fac:	7cfb      	ldrb	r3, [r7, #19]
 8005fae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d028      	beq.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005fbc:	4b7a      	ldr	r3, [pc, #488]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fca:	4977      	ldr	r1, [pc, #476]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005fda:	d106      	bne.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fdc:	4b72      	ldr	r3, [pc, #456]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	4a71      	ldr	r2, [pc, #452]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005fe2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005fe6:	60d3      	str	r3, [r2, #12]
 8005fe8:	e011      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005ff2:	d10c      	bne.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	3304      	adds	r3, #4
 8005ff8:	2101      	movs	r1, #1
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f000 fff2 	bl	8006fe4 <RCCEx_PLLSAI1_Config>
 8006000:	4603      	mov	r3, r0
 8006002:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006004:	7cfb      	ldrb	r3, [r7, #19]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800600a:	7cfb      	ldrb	r3, [r7, #19]
 800600c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d01e      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800601a:	4b63      	ldr	r3, [pc, #396]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800601c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006020:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800602a:	495f      	ldr	r1, [pc, #380]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800602c:	4313      	orrs	r3, r2
 800602e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006038:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800603c:	d10c      	bne.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	3304      	adds	r3, #4
 8006042:	2102      	movs	r1, #2
 8006044:	4618      	mov	r0, r3
 8006046:	f000 ffcd 	bl	8006fe4 <RCCEx_PLLSAI1_Config>
 800604a:	4603      	mov	r3, r0
 800604c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800604e:	7cfb      	ldrb	r3, [r7, #19]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d001      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006054:	7cfb      	ldrb	r3, [r7, #19]
 8006056:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006060:	2b00      	cmp	r3, #0
 8006062:	d00b      	beq.n	800607c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006064:	4b50      	ldr	r3, [pc, #320]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8006066:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800606a:	f023 0204 	bic.w	r2, r3, #4
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006074:	494c      	ldr	r1, [pc, #304]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8006076:	4313      	orrs	r3, r2
 8006078:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00b      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006088:	4b47      	ldr	r3, [pc, #284]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800608a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800608e:	f023 0218 	bic.w	r2, r3, #24
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006098:	4943      	ldr	r1, [pc, #268]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800609a:	4313      	orrs	r3, r2
 800609c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d035      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80060ac:	4b3e      	ldr	r3, [pc, #248]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a3d      	ldr	r2, [pc, #244]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80060b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060b8:	f7fb fd6c 	bl	8001b94 <HAL_GetTick>
 80060bc:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80060be:	e009      	b.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80060c0:	f7fb fd68 	bl	8001b94 <HAL_GetTick>
 80060c4:	4602      	mov	r2, r0
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d902      	bls.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	74fb      	strb	r3, [r7, #19]
        break;
 80060d2:	e005      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80060d4:	4b34      	ldr	r3, [pc, #208]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1ef      	bne.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 80060e0:	7cfb      	ldrb	r3, [r7, #19]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d113      	bne.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 80060e6:	4b30      	ldr	r3, [pc, #192]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80060e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80060ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060f6:	492c      	ldr	r1, [pc, #176]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	3320      	adds	r3, #32
 8006102:	2102      	movs	r1, #2
 8006104:	4618      	mov	r0, r3
 8006106:	f001 f861 	bl	80071cc <RCCEx_PLLSAI2_Config>
 800610a:	4603      	mov	r3, r0
 800610c:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800610e:	7cfb      	ldrb	r3, [r7, #19]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d001      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8006114:	7cfb      	ldrb	r3, [r7, #19]
 8006116:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d01e      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8006124:	4b20      	ldr	r3, [pc, #128]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8006126:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800612a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006134:	491c      	ldr	r1, [pc, #112]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8006136:	4313      	orrs	r3, r2
 8006138:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006146:	d10c      	bne.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	3320      	adds	r3, #32
 800614c:	2101      	movs	r1, #1
 800614e:	4618      	mov	r0, r3
 8006150:	f001 f83c 	bl	80071cc <RCCEx_PLLSAI2_Config>
 8006154:	4603      	mov	r3, r0
 8006156:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006158:	7cfb      	ldrb	r3, [r7, #19]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d001      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 800615e:	7cfb      	ldrb	r3, [r7, #19]
 8006160:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d017      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800616e:	4b0e      	ldr	r3, [pc, #56]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8006170:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006174:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800617e:	490a      	ldr	r1, [pc, #40]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8006180:	4313      	orrs	r3, r2
 8006182:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800618c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006190:	d105      	bne.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006192:	4b05      	ldr	r3, [pc, #20]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	4a04      	ldr	r2, [pc, #16]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8006198:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800619c:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800619e:	7cbb      	ldrb	r3, [r7, #18]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3718      	adds	r7, #24
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	40021000 	.word	0x40021000

080061ac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b088      	sub	sp, #32
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80061b4:	2300      	movs	r3, #0
 80061b6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80061be:	d13e      	bne.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80061c0:	4bbd      	ldr	r3, [pc, #756]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 80061c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061ca:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061d2:	d028      	beq.n	8006226 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061da:	f200 86ec 	bhi.w	8006fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061e4:	d005      	beq.n	80061f2 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061ec:	d00e      	beq.n	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80061ee:	f000 bee2 	b.w	8006fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80061f2:	4bb1      	ldr	r3, [pc, #708]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 80061f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061f8:	f003 0302 	and.w	r3, r3, #2
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	f040 86e3 	bne.w	8006fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xe1c>
        frequency = LSE_VALUE;
 8006202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006206:	61fb      	str	r3, [r7, #28]
      break;
 8006208:	f000 bede 	b.w	8006fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xe1c>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800620c:	4baa      	ldr	r3, [pc, #680]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 800620e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006212:	f003 0302 	and.w	r3, r3, #2
 8006216:	2b02      	cmp	r3, #2
 8006218:	f040 86d8 	bne.w	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0xe20>
          frequency = LSI_VALUE;
 800621c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006220:	61fb      	str	r3, [r7, #28]
      break;
 8006222:	f000 bed3 	b.w	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0xe20>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006226:	4ba4      	ldr	r3, [pc, #656]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800622e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006232:	f040 86cd 	bne.w	8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
        frequency = HSE_VALUE / 32U;
 8006236:	4ba1      	ldr	r3, [pc, #644]	; (80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8006238:	61fb      	str	r3, [r7, #28]
      break;
 800623a:	f000 bec9 	b.w	8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800623e:	4b9e      	ldr	r3, [pc, #632]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	f003 0303 	and.w	r3, r3, #3
 8006246:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	2b03      	cmp	r3, #3
 800624c:	d036      	beq.n	80062bc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	2b03      	cmp	r3, #3
 8006252:	d840      	bhi.n	80062d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	2b01      	cmp	r3, #1
 8006258:	d003      	beq.n	8006262 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	2b02      	cmp	r3, #2
 800625e:	d020      	beq.n	80062a2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8006260:	e039      	b.n	80062d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006262:	4b95      	ldr	r3, [pc, #596]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 0302 	and.w	r3, r3, #2
 800626a:	2b02      	cmp	r3, #2
 800626c:	d116      	bne.n	800629c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800626e:	4b92      	ldr	r3, [pc, #584]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0308 	and.w	r3, r3, #8
 8006276:	2b00      	cmp	r3, #0
 8006278:	d005      	beq.n	8006286 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800627a:	4b8f      	ldr	r3, [pc, #572]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	091b      	lsrs	r3, r3, #4
 8006280:	f003 030f 	and.w	r3, r3, #15
 8006284:	e005      	b.n	8006292 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8006286:	4b8c      	ldr	r3, [pc, #560]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8006288:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800628c:	0a1b      	lsrs	r3, r3, #8
 800628e:	f003 030f 	and.w	r3, r3, #15
 8006292:	4a8b      	ldr	r2, [pc, #556]	; (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 8006294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006298:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800629a:	e01f      	b.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800629c:	2300      	movs	r3, #0
 800629e:	61bb      	str	r3, [r7, #24]
      break;
 80062a0:	e01c      	b.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80062a2:	4b85      	ldr	r3, [pc, #532]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ae:	d102      	bne.n	80062b6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80062b0:	4b84      	ldr	r3, [pc, #528]	; (80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>)
 80062b2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80062b4:	e012      	b.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80062b6:	2300      	movs	r3, #0
 80062b8:	61bb      	str	r3, [r7, #24]
      break;
 80062ba:	e00f      	b.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80062bc:	4b7e      	ldr	r3, [pc, #504]	; (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80062c8:	d102      	bne.n	80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80062ca:	4b7e      	ldr	r3, [pc, #504]	; (80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>)
 80062cc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80062ce:	e005      	b.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80062d0:	2300      	movs	r3, #0
 80062d2:	61bb      	str	r3, [r7, #24]
      break;
 80062d4:	e002      	b.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80062d6:	2300      	movs	r3, #0
 80062d8:	61bb      	str	r3, [r7, #24]
      break;
 80062da:	bf00      	nop
    }

    switch(PeriphClk)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062e2:	f000 85fe 	beq.w	8006ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062ec:	f200 8672 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80062f6:	f000 8466 	beq.w	8006bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006300:	f200 8668 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800630a:	f000 852d 	beq.w	8006d68 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006314:	f200 865e 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800631e:	f000 8183 	beq.w	8006628 <HAL_RCCEx_GetPeriphCLKFreq+0x47c>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006328:	f200 8654 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006332:	f000 80c9 	beq.w	80064c8 <HAL_RCCEx_GetPeriphCLKFreq+0x31c>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800633c:	f200 864a 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006346:	f000 842d 	beq.w	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006350:	f200 8640 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800635a:	f000 83e1 	beq.w	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006364:	f200 8636 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800636e:	f000 80ab 	beq.w	80064c8 <HAL_RCCEx_GetPeriphCLKFreq+0x31c>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006378:	f200 862c 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006382:	f000 8091 	beq.w	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800638c:	f200 8622 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006396:	d07f      	beq.n	8006498 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800639e:	f200 8619 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063a8:	f000 8551 	beq.w	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063b2:	f200 860f 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063bc:	f000 84fd 	beq.w	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063c6:	f200 8605 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063d0:	f000 849e 	beq.w	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063da:	f200 85fb 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b80      	cmp	r3, #128	; 0x80
 80063e2:	f000 8463 	beq.w	8006cac <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2b80      	cmp	r3, #128	; 0x80
 80063ea:	f200 85f3 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2b20      	cmp	r3, #32
 80063f2:	d84b      	bhi.n	800648c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	f000 85ec 	beq.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	3b01      	subs	r3, #1
 8006400:	2b1f      	cmp	r3, #31
 8006402:	f200 85e7 	bhi.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
 8006406:	a201      	add	r2, pc, #4	; (adr r2, 800640c <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 8006408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800640c:	0800681b 	.word	0x0800681b
 8006410:	0800688b 	.word	0x0800688b
 8006414:	08006fd5 	.word	0x08006fd5
 8006418:	0800691f 	.word	0x0800691f
 800641c:	08006fd5 	.word	0x08006fd5
 8006420:	08006fd5 	.word	0x08006fd5
 8006424:	08006fd5 	.word	0x08006fd5
 8006428:	08006997 	.word	0x08006997
 800642c:	08006fd5 	.word	0x08006fd5
 8006430:	08006fd5 	.word	0x08006fd5
 8006434:	08006fd5 	.word	0x08006fd5
 8006438:	08006fd5 	.word	0x08006fd5
 800643c:	08006fd5 	.word	0x08006fd5
 8006440:	08006fd5 	.word	0x08006fd5
 8006444:	08006fd5 	.word	0x08006fd5
 8006448:	08006a0f 	.word	0x08006a0f
 800644c:	08006fd5 	.word	0x08006fd5
 8006450:	08006fd5 	.word	0x08006fd5
 8006454:	08006fd5 	.word	0x08006fd5
 8006458:	08006fd5 	.word	0x08006fd5
 800645c:	08006fd5 	.word	0x08006fd5
 8006460:	08006fd5 	.word	0x08006fd5
 8006464:	08006fd5 	.word	0x08006fd5
 8006468:	08006fd5 	.word	0x08006fd5
 800646c:	08006fd5 	.word	0x08006fd5
 8006470:	08006fd5 	.word	0x08006fd5
 8006474:	08006fd5 	.word	0x08006fd5
 8006478:	08006fd5 	.word	0x08006fd5
 800647c:	08006fd5 	.word	0x08006fd5
 8006480:	08006fd5 	.word	0x08006fd5
 8006484:	08006fd5 	.word	0x08006fd5
 8006488:	08006a9f 	.word	0x08006a9f
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2b40      	cmp	r3, #64	; 0x40
 8006490:	f000 83e0 	beq.w	8006c54 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8006494:	f000 bd9e 	b.w	8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8006498:	69b9      	ldr	r1, [r7, #24]
 800649a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800649e:	f000 ff89 	bl	80073b4 <RCCEx_GetSAIxPeriphCLKFreq>
 80064a2:	61f8      	str	r0, [r7, #28]
      break;
 80064a4:	f000 bd99 	b.w	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80064a8:	69b9      	ldr	r1, [r7, #24]
 80064aa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80064ae:	f000 ff81 	bl	80073b4 <RCCEx_GetSAIxPeriphCLKFreq>
 80064b2:	61f8      	str	r0, [r7, #28]
      break;
 80064b4:	f000 bd91 	b.w	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
 80064b8:	40021000 	.word	0x40021000
 80064bc:	0007a120 	.word	0x0007a120
 80064c0:	08013060 	.word	0x08013060
 80064c4:	00f42400 	.word	0x00f42400
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80064c8:	4bb0      	ldr	r3, [pc, #704]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80064ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ce:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80064d2:	60fb      	str	r3, [r7, #12]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80064da:	d015      	beq.n	8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80064e2:	f200 8092 	bhi.w	800660a <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064ec:	d029      	beq.n	8006542 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064f4:	f200 8089 	bhi.w	800660a <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d07b      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006504:	d04a      	beq.n	800659c <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
          break;
 8006506:	e080      	b.n	800660a <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006508:	4ba0      	ldr	r3, [pc, #640]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0302 	and.w	r3, r3, #2
 8006510:	2b02      	cmp	r3, #2
 8006512:	d17d      	bne.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006514:	4b9d      	ldr	r3, [pc, #628]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 0308 	and.w	r3, r3, #8
 800651c:	2b00      	cmp	r3, #0
 800651e:	d005      	beq.n	800652c <HAL_RCCEx_GetPeriphCLKFreq+0x380>
 8006520:	4b9a      	ldr	r3, [pc, #616]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	091b      	lsrs	r3, r3, #4
 8006526:	f003 030f 	and.w	r3, r3, #15
 800652a:	e005      	b.n	8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
 800652c:	4b97      	ldr	r3, [pc, #604]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800652e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006532:	0a1b      	lsrs	r3, r3, #8
 8006534:	f003 030f 	and.w	r3, r3, #15
 8006538:	4a95      	ldr	r2, [pc, #596]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>)
 800653a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800653e:	61fb      	str	r3, [r7, #28]
          break;
 8006540:	e066      	b.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006542:	4b92      	ldr	r3, [pc, #584]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800654a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800654e:	d162      	bne.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006550:	4b8e      	ldr	r3, [pc, #568]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006558:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800655c:	d15b      	bne.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800655e:	4b8b      	ldr	r3, [pc, #556]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	0a1b      	lsrs	r3, r3, #8
 8006564:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006568:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	fb02 f203 	mul.w	r2, r2, r3
 8006572:	4b86      	ldr	r3, [pc, #536]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006574:	68db      	ldr	r3, [r3, #12]
 8006576:	091b      	lsrs	r3, r3, #4
 8006578:	f003 030f 	and.w	r3, r3, #15
 800657c:	3301      	adds	r3, #1
 800657e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006582:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006584:	4b81      	ldr	r3, [pc, #516]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	0d5b      	lsrs	r3, r3, #21
 800658a:	f003 0303 	and.w	r3, r3, #3
 800658e:	3301      	adds	r3, #1
 8006590:	005b      	lsls	r3, r3, #1
 8006592:	69ba      	ldr	r2, [r7, #24]
 8006594:	fbb2 f3f3 	udiv	r3, r2, r3
 8006598:	61fb      	str	r3, [r7, #28]
          break;
 800659a:	e03c      	b.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800659c:	4b7b      	ldr	r3, [pc, #492]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80065a8:	d138      	bne.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80065aa:	4b78      	ldr	r3, [pc, #480]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065b6:	d131      	bne.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x470>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80065b8:	4b74      	ldr	r3, [pc, #464]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	0a1b      	lsrs	r3, r3, #8
 80065be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065c2:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	68ba      	ldr	r2, [r7, #8]
 80065c8:	fb02 f203 	mul.w	r2, r2, r3
 80065cc:	4b6f      	ldr	r3, [pc, #444]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80065ce:	691b      	ldr	r3, [r3, #16]
 80065d0:	091b      	lsrs	r3, r3, #4
 80065d2:	f003 030f 	and.w	r3, r3, #15
 80065d6:	3301      	adds	r3, #1
 80065d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80065dc:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80065de:	4b6b      	ldr	r3, [pc, #428]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	0d5b      	lsrs	r3, r3, #21
 80065e4:	f003 0303 	and.w	r3, r3, #3
 80065e8:	3301      	adds	r3, #1
 80065ea:	005b      	lsls	r3, r3, #1
 80065ec:	69ba      	ldr	r2, [r7, #24]
 80065ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f2:	61fb      	str	r3, [r7, #28]
          break;
 80065f4:	e012      	b.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x470>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80065f6:	4b65      	ldr	r3, [pc, #404]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80065f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065fc:	f003 0302 	and.w	r3, r3, #2
 8006600:	2b02      	cmp	r3, #2
 8006602:	d10e      	bne.n	8006622 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
            frequency = HSI48_VALUE;
 8006604:	4b63      	ldr	r3, [pc, #396]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 8006606:	61fb      	str	r3, [r7, #28]
          break;
 8006608:	e00b      	b.n	8006622 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
          break;
 800660a:	bf00      	nop
 800660c:	f000 bce5 	b.w	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006610:	bf00      	nop
 8006612:	f000 bce2 	b.w	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006616:	bf00      	nop
 8006618:	f000 bcdf 	b.w	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800661c:	bf00      	nop
 800661e:	f000 bcdc 	b.w	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006622:	bf00      	nop
        break;
 8006624:	f000 bcd9 	b.w	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8006628:	4b58      	ldr	r3, [pc, #352]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800662a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800662e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006632:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006636:	d13d      	bne.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x508>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006638:	4b54      	ldr	r3, [pc, #336]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006640:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006644:	f040 84c8 	bne.w	8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8006648:	4b50      	ldr	r3, [pc, #320]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006650:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006654:	f040 84c0 	bne.w	8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006658:	4b4c      	ldr	r3, [pc, #304]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	0a1b      	lsrs	r3, r3, #8
 800665e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006662:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	fb02 f203 	mul.w	r2, r2, r3
 800666c:	4b47      	ldr	r3, [pc, #284]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	091b      	lsrs	r3, r3, #4
 8006672:	f003 030f 	and.w	r3, r3, #15
 8006676:	3301      	adds	r3, #1
 8006678:	fbb2 f3f3 	udiv	r3, r2, r3
 800667c:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800667e:	4b43      	ldr	r3, [pc, #268]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	0edb      	lsrs	r3, r3, #27
 8006684:	f003 031f 	and.w	r3, r3, #31
 8006688:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10a      	bne.n	80066a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8006690:	4b3e      	ldr	r3, [pc, #248]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006698:	2b00      	cmp	r3, #0
 800669a:	d002      	beq.n	80066a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
                pllp = 17U;
 800669c:	2311      	movs	r3, #17
 800669e:	617b      	str	r3, [r7, #20]
 80066a0:	e001      	b.n	80066a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
                pllp = 7U;
 80066a2:	2307      	movs	r3, #7
 80066a4:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 80066a6:	69ba      	ldr	r2, [r7, #24]
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ae:	61fb      	str	r3, [r7, #28]
      break;
 80066b0:	f000 bc92 	b.w	8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80066b4:	4b35      	ldr	r3, [pc, #212]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80066b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066ba:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80066be:	60fb      	str	r3, [r7, #12]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80066c6:	d016      	beq.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80066ce:	f200 809a 	bhi.w	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066d8:	d02b      	beq.n	8006732 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066e0:	f200 8091 	bhi.w	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 8083 	beq.w	80067f2 <HAL_RCCEx_GetPeriphCLKFreq+0x646>
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80066f2:	d051      	beq.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
          break;
 80066f4:	e087      	b.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80066f6:	4b25      	ldr	r3, [pc, #148]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f003 0302 	and.w	r3, r3, #2
 80066fe:	2b02      	cmp	r3, #2
 8006700:	f040 8083 	bne.w	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006704:	4b21      	ldr	r3, [pc, #132]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0308 	and.w	r3, r3, #8
 800670c:	2b00      	cmp	r3, #0
 800670e:	d005      	beq.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x570>
 8006710:	4b1e      	ldr	r3, [pc, #120]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	091b      	lsrs	r3, r3, #4
 8006716:	f003 030f 	and.w	r3, r3, #15
 800671a:	e005      	b.n	8006728 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>
 800671c:	4b1b      	ldr	r3, [pc, #108]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800671e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006722:	0a1b      	lsrs	r3, r3, #8
 8006724:	f003 030f 	and.w	r3, r3, #15
 8006728:	4a19      	ldr	r2, [pc, #100]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>)
 800672a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800672e:	61fb      	str	r3, [r7, #28]
          break;
 8006730:	e06b      	b.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006732:	4b16      	ldr	r3, [pc, #88]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800673a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800673e:	d166      	bne.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x662>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006740:	4b12      	ldr	r3, [pc, #72]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006748:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800674c:	d15f      	bne.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x662>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800674e:	4b0f      	ldr	r3, [pc, #60]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006750:	68db      	ldr	r3, [r3, #12]
 8006752:	0a1b      	lsrs	r3, r3, #8
 8006754:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006758:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800675a:	69bb      	ldr	r3, [r7, #24]
 800675c:	68ba      	ldr	r2, [r7, #8]
 800675e:	fb02 f203 	mul.w	r2, r2, r3
 8006762:	4b0a      	ldr	r3, [pc, #40]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	091b      	lsrs	r3, r3, #4
 8006768:	f003 030f 	and.w	r3, r3, #15
 800676c:	3301      	adds	r3, #1
 800676e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006772:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006774:	4b05      	ldr	r3, [pc, #20]	; (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	0d5b      	lsrs	r3, r3, #21
 800677a:	f003 0303 	and.w	r3, r3, #3
 800677e:	3301      	adds	r3, #1
 8006780:	005b      	lsls	r3, r3, #1
 8006782:	69ba      	ldr	r2, [r7, #24]
 8006784:	fbb2 f3f3 	udiv	r3, r2, r3
 8006788:	61fb      	str	r3, [r7, #28]
          break;
 800678a:	e040      	b.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 800678c:	40021000 	.word	0x40021000
 8006790:	08013060 	.word	0x08013060
 8006794:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8006798:	4bae      	ldr	r3, [pc, #696]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80067a4:	d135      	bne.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80067a6:	4bab      	ldr	r3, [pc, #684]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80067ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80067b2:	d12e      	bne.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80067b4:	4ba7      	ldr	r3, [pc, #668]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	0a1b      	lsrs	r3, r3, #8
 80067ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067be:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	68ba      	ldr	r2, [r7, #8]
 80067c4:	fb02 f203 	mul.w	r2, r2, r3
 80067c8:	4ba2      	ldr	r3, [pc, #648]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	091b      	lsrs	r3, r3, #4
 80067ce:	f003 030f 	and.w	r3, r3, #15
 80067d2:	3301      	adds	r3, #1
 80067d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067d8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80067da:	4b9e      	ldr	r3, [pc, #632]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	0d5b      	lsrs	r3, r3, #21
 80067e0:	f003 0303 	and.w	r3, r3, #3
 80067e4:	3301      	adds	r3, #1
 80067e6:	005b      	lsls	r3, r3, #1
 80067e8:	69ba      	ldr	r2, [r7, #24]
 80067ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80067ee:	61fb      	str	r3, [r7, #28]
          break;
 80067f0:	e00f      	b.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80067f2:	4b98      	ldr	r3, [pc, #608]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80067f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80067f8:	f003 0302 	and.w	r3, r3, #2
 80067fc:	2b02      	cmp	r3, #2
 80067fe:	d10a      	bne.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
            frequency = HSI48_VALUE;
 8006800:	4b95      	ldr	r3, [pc, #596]	; (8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 8006802:	61fb      	str	r3, [r7, #28]
          break;
 8006804:	e007      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
          break;
 8006806:	bf00      	nop
 8006808:	e3e6      	b.n	8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800680a:	bf00      	nop
 800680c:	e3e4      	b.n	8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800680e:	bf00      	nop
 8006810:	e3e2      	b.n	8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006812:	bf00      	nop
 8006814:	e3e0      	b.n	8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006816:	bf00      	nop
      break;
 8006818:	e3de      	b.n	8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800681a:	4b8e      	ldr	r3, [pc, #568]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 800681c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006820:	f003 0303 	and.w	r3, r3, #3
 8006824:	60fb      	str	r3, [r7, #12]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2b03      	cmp	r3, #3
 800682a:	d828      	bhi.n	800687e <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 800682c:	a201      	add	r2, pc, #4	; (adr r2, 8006834 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 800682e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006832:	bf00      	nop
 8006834:	08006845 	.word	0x08006845
 8006838:	0800684d 	.word	0x0800684d
 800683c:	08006855 	.word	0x08006855
 8006840:	08006869 	.word	0x08006869
          frequency = HAL_RCC_GetPCLK2Freq();
 8006844:	f7ff f81a 	bl	800587c <HAL_RCC_GetPCLK2Freq>
 8006848:	61f8      	str	r0, [r7, #28]
          break;
 800684a:	e01d      	b.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          frequency = HAL_RCC_GetSysClockFreq();
 800684c:	f7fe ff6a 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8006850:	61f8      	str	r0, [r7, #28]
          break;
 8006852:	e019      	b.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006854:	4b7f      	ldr	r3, [pc, #508]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800685c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006860:	d10f      	bne.n	8006882 <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
            frequency = HSI_VALUE;
 8006862:	4b7e      	ldr	r3, [pc, #504]	; (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
 8006864:	61fb      	str	r3, [r7, #28]
          break;
 8006866:	e00c      	b.n	8006882 <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006868:	4b7a      	ldr	r3, [pc, #488]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 800686a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b02      	cmp	r3, #2
 8006874:	d107      	bne.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
            frequency = LSE_VALUE;
 8006876:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800687a:	61fb      	str	r3, [r7, #28]
          break;
 800687c:	e003      	b.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          break;
 800687e:	bf00      	nop
 8006880:	e3ab      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006882:	bf00      	nop
 8006884:	e3a9      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006886:	bf00      	nop
        break;
 8006888:	e3a7      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800688a:	4b72      	ldr	r3, [pc, #456]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 800688c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006890:	f003 030c 	and.w	r3, r3, #12
 8006894:	60fb      	str	r3, [r7, #12]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2b0c      	cmp	r3, #12
 800689a:	d83a      	bhi.n	8006912 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
 800689c:	a201      	add	r2, pc, #4	; (adr r2, 80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>)
 800689e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068a2:	bf00      	nop
 80068a4:	080068d9 	.word	0x080068d9
 80068a8:	08006913 	.word	0x08006913
 80068ac:	08006913 	.word	0x08006913
 80068b0:	08006913 	.word	0x08006913
 80068b4:	080068e1 	.word	0x080068e1
 80068b8:	08006913 	.word	0x08006913
 80068bc:	08006913 	.word	0x08006913
 80068c0:	08006913 	.word	0x08006913
 80068c4:	080068e9 	.word	0x080068e9
 80068c8:	08006913 	.word	0x08006913
 80068cc:	08006913 	.word	0x08006913
 80068d0:	08006913 	.word	0x08006913
 80068d4:	080068fd 	.word	0x080068fd
          frequency = HAL_RCC_GetPCLK1Freq();
 80068d8:	f7fe ffba 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 80068dc:	61f8      	str	r0, [r7, #28]
          break;
 80068de:	e01d      	b.n	800691c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          frequency = HAL_RCC_GetSysClockFreq();
 80068e0:	f7fe ff20 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 80068e4:	61f8      	str	r0, [r7, #28]
          break;
 80068e6:	e019      	b.n	800691c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80068e8:	4b5a      	ldr	r3, [pc, #360]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068f4:	d10f      	bne.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
            frequency = HSI_VALUE;
 80068f6:	4b59      	ldr	r3, [pc, #356]	; (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
 80068f8:	61fb      	str	r3, [r7, #28]
          break;
 80068fa:	e00c      	b.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80068fc:	4b55      	ldr	r3, [pc, #340]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006902:	f003 0302 	and.w	r3, r3, #2
 8006906:	2b02      	cmp	r3, #2
 8006908:	d107      	bne.n	800691a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
            frequency = LSE_VALUE;
 800690a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800690e:	61fb      	str	r3, [r7, #28]
          break;
 8006910:	e003      	b.n	800691a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
          break;
 8006912:	bf00      	nop
 8006914:	e361      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006916:	bf00      	nop
 8006918:	e35f      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800691a:	bf00      	nop
        break;
 800691c:	e35d      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800691e:	4b4d      	ldr	r3, [pc, #308]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 8006920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006924:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006928:	60fb      	str	r3, [r7, #12]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2b30      	cmp	r3, #48	; 0x30
 800692e:	d021      	beq.n	8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2b30      	cmp	r3, #48	; 0x30
 8006934:	d829      	bhi.n	800698a <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2b20      	cmp	r3, #32
 800693a:	d011      	beq.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2b20      	cmp	r3, #32
 8006940:	d823      	bhi.n	800698a <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d003      	beq.n	8006950 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2b10      	cmp	r3, #16
 800694c:	d004      	beq.n	8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          break;
 800694e:	e01c      	b.n	800698a <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006950:	f7fe ff7e 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 8006954:	61f8      	str	r0, [r7, #28]
          break;
 8006956:	e01d      	b.n	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8006958:	f7fe fee4 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 800695c:	61f8      	str	r0, [r7, #28]
          break;
 800695e:	e019      	b.n	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006960:	4b3c      	ldr	r3, [pc, #240]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006968:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800696c:	d10f      	bne.n	800698e <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
            frequency = HSI_VALUE;
 800696e:	4b3b      	ldr	r3, [pc, #236]	; (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
 8006970:	61fb      	str	r3, [r7, #28]
          break;
 8006972:	e00c      	b.n	800698e <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006974:	4b37      	ldr	r3, [pc, #220]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 8006976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800697a:	f003 0302 	and.w	r3, r3, #2
 800697e:	2b02      	cmp	r3, #2
 8006980:	d107      	bne.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
            frequency = LSE_VALUE;
 8006982:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006986:	61fb      	str	r3, [r7, #28]
          break;
 8006988:	e003      	b.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          break;
 800698a:	bf00      	nop
 800698c:	e325      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800698e:	bf00      	nop
 8006990:	e323      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006992:	bf00      	nop
        break;
 8006994:	e321      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006996:	4b2f      	ldr	r3, [pc, #188]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 8006998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800699c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80069a0:	60fb      	str	r3, [r7, #12]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2bc0      	cmp	r3, #192	; 0xc0
 80069a6:	d021      	beq.n	80069ec <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2bc0      	cmp	r3, #192	; 0xc0
 80069ac:	d829      	bhi.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x856>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b80      	cmp	r3, #128	; 0x80
 80069b2:	d011      	beq.n	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2b80      	cmp	r3, #128	; 0x80
 80069b8:	d823      	bhi.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x856>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d003      	beq.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2b40      	cmp	r3, #64	; 0x40
 80069c4:	d004      	beq.n	80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
          break;
 80069c6:	e01c      	b.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x856>
          frequency = HAL_RCC_GetPCLK1Freq();
 80069c8:	f7fe ff42 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 80069cc:	61f8      	str	r0, [r7, #28]
          break;
 80069ce:	e01d      	b.n	8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
          frequency = HAL_RCC_GetSysClockFreq();
 80069d0:	f7fe fea8 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 80069d4:	61f8      	str	r0, [r7, #28]
          break;
 80069d6:	e019      	b.n	8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80069d8:	4b1e      	ldr	r3, [pc, #120]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069e4:	d10f      	bne.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x85a>
            frequency = HSI_VALUE;
 80069e6:	4b1d      	ldr	r3, [pc, #116]	; (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
 80069e8:	61fb      	str	r3, [r7, #28]
          break;
 80069ea:	e00c      	b.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x85a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80069ec:	4b19      	ldr	r3, [pc, #100]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80069ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d107      	bne.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
            frequency = LSE_VALUE;
 80069fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069fe:	61fb      	str	r3, [r7, #28]
          break;
 8006a00:	e003      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
          break;
 8006a02:	bf00      	nop
 8006a04:	e2e9      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006a06:	bf00      	nop
 8006a08:	e2e7      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006a0a:	bf00      	nop
        break;
 8006a0c:	e2e5      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006a0e:	4b11      	ldr	r3, [pc, #68]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 8006a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a18:	60fb      	str	r3, [r7, #12]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a20:	d02c      	beq.n	8006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a28:	d833      	bhi.n	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a30:	d01a      	beq.n	8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x8bc>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a38:	d82b      	bhi.n	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d004      	beq.n	8006a4a <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a46:	d00b      	beq.n	8006a60 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
          break;
 8006a48:	e023      	b.n	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006a4a:	f7fe ff01 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 8006a4e:	61f8      	str	r0, [r7, #28]
          break;
 8006a50:	e024      	b.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
 8006a52:	bf00      	nop
 8006a54:	40021000 	.word	0x40021000
 8006a58:	02dc6c00 	.word	0x02dc6c00
 8006a5c:	00f42400 	.word	0x00f42400
          frequency = HAL_RCC_GetSysClockFreq();
 8006a60:	f7fe fe60 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8006a64:	61f8      	str	r0, [r7, #28]
          break;
 8006a66:	e019      	b.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006a68:	4ba6      	ldr	r3, [pc, #664]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a74:	d10f      	bne.n	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
            frequency = HSI_VALUE;
 8006a76:	4ba4      	ldr	r3, [pc, #656]	; (8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>)
 8006a78:	61fb      	str	r3, [r7, #28]
          break;
 8006a7a:	e00c      	b.n	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006a7c:	4ba1      	ldr	r3, [pc, #644]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a82:	f003 0302 	and.w	r3, r3, #2
 8006a86:	2b02      	cmp	r3, #2
 8006a88:	d107      	bne.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = LSE_VALUE;
 8006a8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a8e:	61fb      	str	r3, [r7, #28]
          break;
 8006a90:	e003      	b.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8006a92:	bf00      	nop
 8006a94:	e2a1      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006a96:	bf00      	nop
 8006a98:	e29f      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006a9a:	bf00      	nop
        break;
 8006a9c:	e29d      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006a9e:	4b99      	ldr	r3, [pc, #612]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aa4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006aa8:	60fb      	str	r3, [r7, #12]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ab0:	d025      	beq.n	8006afe <HAL_RCCEx_GetPeriphCLKFreq+0x952>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ab8:	d82c      	bhi.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ac0:	d013      	beq.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0x93e>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ac8:	d824      	bhi.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d004      	beq.n	8006ada <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ad6:	d004      	beq.n	8006ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
          break;
 8006ad8:	e01c      	b.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006ada:	f7fe feb9 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 8006ade:	61f8      	str	r0, [r7, #28]
          break;
 8006ae0:	e01d      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          frequency = HAL_RCC_GetSysClockFreq();
 8006ae2:	f7fe fe1f 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8006ae6:	61f8      	str	r0, [r7, #28]
          break;
 8006ae8:	e019      	b.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006aea:	4b86      	ldr	r3, [pc, #536]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006af2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006af6:	d10f      	bne.n	8006b18 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
            frequency = HSI_VALUE;
 8006af8:	4b83      	ldr	r3, [pc, #524]	; (8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>)
 8006afa:	61fb      	str	r3, [r7, #28]
          break;
 8006afc:	e00c      	b.n	8006b18 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006afe:	4b81      	ldr	r3, [pc, #516]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b04:	f003 0302 	and.w	r3, r3, #2
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d107      	bne.n	8006b1c <HAL_RCCEx_GetPeriphCLKFreq+0x970>
            frequency = LSE_VALUE;
 8006b0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b10:	61fb      	str	r3, [r7, #28]
          break;
 8006b12:	e003      	b.n	8006b1c <HAL_RCCEx_GetPeriphCLKFreq+0x970>
          break;
 8006b14:	bf00      	nop
 8006b16:	e260      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006b18:	bf00      	nop
 8006b1a:	e25e      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006b1c:	bf00      	nop
        break;
 8006b1e:	e25c      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006b20:	4b78      	ldr	r3, [pc, #480]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b26:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b2a:	60fb      	str	r3, [r7, #12]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b32:	d007      	beq.n	8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006b3a:	d12f      	bne.n	8006b9c <HAL_RCCEx_GetPeriphCLKFreq+0x9f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8006b3c:	f7fe fdf2 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8006b40:	61f8      	str	r0, [r7, #28]
          break;
 8006b42:	e02e      	b.n	8006ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8006b44:	4b6f      	ldr	r3, [pc, #444]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b4c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b50:	d126      	bne.n	8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 8006b52:	4b6c      	ldr	r3, [pc, #432]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d020      	beq.n	8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006b5e:	4b69      	ldr	r3, [pc, #420]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	0a1b      	lsrs	r3, r3, #8
 8006b64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b68:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	fb02 f203 	mul.w	r2, r2, r3
 8006b72:	4b64      	ldr	r3, [pc, #400]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	091b      	lsrs	r3, r3, #4
 8006b78:	f003 030f 	and.w	r3, r3, #15
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b82:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8006b84:	4b5f      	ldr	r3, [pc, #380]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006b86:	691b      	ldr	r3, [r3, #16]
 8006b88:	0e5b      	lsrs	r3, r3, #25
 8006b8a:	f003 0303 	and.w	r3, r3, #3
 8006b8e:	3301      	adds	r3, #1
 8006b90:	005b      	lsls	r3, r3, #1
 8006b92:	69ba      	ldr	r2, [r7, #24]
 8006b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b98:	61fb      	str	r3, [r7, #28]
          break;
 8006b9a:	e001      	b.n	8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
          break;
 8006b9c:	bf00      	nop
 8006b9e:	e21c      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006ba0:	bf00      	nop
        break;
 8006ba2:	e21a      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006ba4:	4b57      	ldr	r3, [pc, #348]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006ba6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006baa:	f003 0304 	and.w	r3, r3, #4
 8006bae:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d103      	bne.n	8006bbe <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006bb6:	f7fe fe61 	bl	800587c <HAL_RCC_GetPCLK2Freq>
 8006bba:	61f8      	str	r0, [r7, #28]
        break;
 8006bbc:	e20d      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          frequency = HAL_RCC_GetSysClockFreq();
 8006bbe:	f7fe fdb1 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8006bc2:	61f8      	str	r0, [r7, #28]
        break;
 8006bc4:	e209      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8006bc6:	4b4f      	ldr	r3, [pc, #316]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006bc8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006bcc:	f003 0318 	and.w	r3, r3, #24
 8006bd0:	60fb      	str	r3, [r7, #12]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2b10      	cmp	r3, #16
 8006bd6:	d010      	beq.n	8006bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2b10      	cmp	r3, #16
 8006bdc:	d834      	bhi.n	8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d003      	beq.n	8006bec <HAL_RCCEx_GetPeriphCLKFreq+0xa40>
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2b08      	cmp	r3, #8
 8006be8:	d024      	beq.n	8006c34 <HAL_RCCEx_GetPeriphCLKFreq+0xa88>
          break;
 8006bea:	e02d      	b.n	8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8006bec:	69b9      	ldr	r1, [r7, #24]
 8006bee:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006bf2:	f000 fbdf 	bl	80073b4 <RCCEx_GetSAIxPeriphCLKFreq>
 8006bf6:	61f8      	str	r0, [r7, #28]
          break;
 8006bf8:	e02b      	b.n	8006c52 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006bfa:	4b42      	ldr	r3, [pc, #264]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f003 0302 	and.w	r3, r3, #2
 8006c02:	2b02      	cmp	r3, #2
 8006c04:	d122      	bne.n	8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006c06:	4b3f      	ldr	r3, [pc, #252]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0308 	and.w	r3, r3, #8
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d005      	beq.n	8006c1e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8006c12:	4b3c      	ldr	r3, [pc, #240]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	091b      	lsrs	r3, r3, #4
 8006c18:	f003 030f 	and.w	r3, r3, #15
 8006c1c:	e005      	b.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0xa7e>
 8006c1e:	4b39      	ldr	r3, [pc, #228]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006c20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c24:	0a1b      	lsrs	r3, r3, #8
 8006c26:	f003 030f 	and.w	r3, r3, #15
 8006c2a:	4a38      	ldr	r2, [pc, #224]	; (8006d0c <HAL_RCCEx_GetPeriphCLKFreq+0xb60>)
 8006c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c30:	61fb      	str	r3, [r7, #28]
          break;
 8006c32:	e00b      	b.n	8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c34:	4b33      	ldr	r3, [pc, #204]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c40:	d106      	bne.n	8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
            frequency = HSI_VALUE;
 8006c42:	4b31      	ldr	r3, [pc, #196]	; (8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>)
 8006c44:	61fb      	str	r3, [r7, #28]
          break;
 8006c46:	e003      	b.n	8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          break;
 8006c48:	bf00      	nop
 8006c4a:	e1c6      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006c4c:	bf00      	nop
 8006c4e:	e1c4      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006c50:	bf00      	nop
        break;
 8006c52:	e1c2      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006c54:	4b2b      	ldr	r3, [pc, #172]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c5a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006c5e:	60fb      	str	r3, [r7, #12]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c66:	d013      	beq.n	8006c90 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c6e:	d819      	bhi.n	8006ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d004      	beq.n	8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c7c:	d004      	beq.n	8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
          break;
 8006c7e:	e011      	b.n	8006ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006c80:	f7fe fde6 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 8006c84:	61f8      	str	r0, [r7, #28]
          break;
 8006c86:	e010      	b.n	8006caa <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          frequency = HAL_RCC_GetSysClockFreq();
 8006c88:	f7fe fd4c 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8006c8c:	61f8      	str	r0, [r7, #28]
          break;
 8006c8e:	e00c      	b.n	8006caa <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c90:	4b1c      	ldr	r3, [pc, #112]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c9c:	d104      	bne.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
            frequency = HSI_VALUE;
 8006c9e:	4b1a      	ldr	r3, [pc, #104]	; (8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>)
 8006ca0:	61fb      	str	r3, [r7, #28]
          break;
 8006ca2:	e001      	b.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
          break;
 8006ca4:	bf00      	nop
 8006ca6:	e198      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006ca8:	bf00      	nop
        break;
 8006caa:	e196      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006cac:	4b15      	ldr	r3, [pc, #84]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cb2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006cb6:	60fb      	str	r3, [r7, #12]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cbe:	d013      	beq.n	8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cc6:	d819      	bhi.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d004      	beq.n	8006cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006cd4:	d004      	beq.n	8006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xb34>
          break;
 8006cd6:	e011      	b.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006cd8:	f7fe fdba 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 8006cdc:	61f8      	str	r0, [r7, #28]
          break;
 8006cde:	e010      	b.n	8006d02 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
          frequency = HAL_RCC_GetSysClockFreq();
 8006ce0:	f7fe fd20 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8006ce4:	61f8      	str	r0, [r7, #28]
          break;
 8006ce6:	e00c      	b.n	8006d02 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006ce8:	4b06      	ldr	r3, [pc, #24]	; (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb58>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cf4:	d104      	bne.n	8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xb54>
            frequency = HSI_VALUE;
 8006cf6:	4b04      	ldr	r3, [pc, #16]	; (8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>)
 8006cf8:	61fb      	str	r3, [r7, #28]
          break;
 8006cfa:	e001      	b.n	8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xb54>
          break;
 8006cfc:	bf00      	nop
 8006cfe:	e16c      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006d00:	bf00      	nop
        break;
 8006d02:	e16a      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
 8006d04:	40021000 	.word	0x40021000
 8006d08:	00f42400 	.word	0x00f42400
 8006d0c:	08013060 	.word	0x08013060
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006d10:	4baa      	ldr	r3, [pc, #680]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006d1a:	60fb      	str	r3, [r7, #12]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d22:	d013      	beq.n	8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d2a:	d819      	bhi.n	8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d004      	beq.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb90>
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d38:	d004      	beq.n	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
          break;
 8006d3a:	e011      	b.n	8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d3c:	f7fe fd88 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 8006d40:	61f8      	str	r0, [r7, #28]
          break;
 8006d42:	e010      	b.n	8006d66 <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
          frequency = HAL_RCC_GetSysClockFreq();
 8006d44:	f7fe fcee 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8006d48:	61f8      	str	r0, [r7, #28]
          break;
 8006d4a:	e00c      	b.n	8006d66 <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d4c:	4b9b      	ldr	r3, [pc, #620]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d58:	d104      	bne.n	8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
            frequency = HSI_VALUE;
 8006d5a:	4b99      	ldr	r3, [pc, #612]	; (8006fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xe14>)
 8006d5c:	61fb      	str	r3, [r7, #28]
          break;
 8006d5e:	e001      	b.n	8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
          break;
 8006d60:	bf00      	nop
 8006d62:	e13a      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006d64:	bf00      	nop
        break;
 8006d66:	e138      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006d68:	4b94      	ldr	r3, [pc, #592]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006d6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d6e:	f003 0303 	and.w	r3, r3, #3
 8006d72:	60fb      	str	r3, [r7, #12]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d011      	beq.n	8006d9e <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2b02      	cmp	r3, #2
 8006d7e:	d818      	bhi.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d003      	beq.n	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d004      	beq.n	8006d96 <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
          break;
 8006d8c:	e011      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d8e:	f7fe fd5f 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 8006d92:	61f8      	str	r0, [r7, #28]
          break;
 8006d94:	e010      	b.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          frequency = HAL_RCC_GetSysClockFreq();
 8006d96:	f7fe fcc5 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8006d9a:	61f8      	str	r0, [r7, #28]
          break;
 8006d9c:	e00c      	b.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d9e:	4b87      	ldr	r3, [pc, #540]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006da6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006daa:	d104      	bne.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
            frequency = HSI_VALUE;
 8006dac:	4b84      	ldr	r3, [pc, #528]	; (8006fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xe14>)
 8006dae:	61fb      	str	r3, [r7, #28]
          break;
 8006db0:	e001      	b.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
          break;
 8006db2:	bf00      	nop
 8006db4:	e111      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006db6:	bf00      	nop
        break;
 8006db8:	e10f      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006dba:	4b80      	ldr	r3, [pc, #512]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006dc4:	60fb      	str	r3, [r7, #12]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006dcc:	d02c      	beq.n	8006e28 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006dd4:	d833      	bhi.n	8006e3e <HAL_RCCEx_GetPeriphCLKFreq+0xc92>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006ddc:	d01a      	beq.n	8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006de4:	d82b      	bhi.n	8006e3e <HAL_RCCEx_GetPeriphCLKFreq+0xc92>
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d004      	beq.n	8006df6 <HAL_RCCEx_GetPeriphCLKFreq+0xc4a>
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006df2:	d004      	beq.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
          break;
 8006df4:	e023      	b.n	8006e3e <HAL_RCCEx_GetPeriphCLKFreq+0xc92>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006df6:	f7fe fd2b 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 8006dfa:	61f8      	str	r0, [r7, #28]
          break;
 8006dfc:	e026      	b.n	8006e4c <HAL_RCCEx_GetPeriphCLKFreq+0xca0>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006dfe:	4b6f      	ldr	r3, [pc, #444]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e04:	f003 0302 	and.w	r3, r3, #2
 8006e08:	2b02      	cmp	r3, #2
 8006e0a:	d11a      	bne.n	8006e42 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
              frequency = LSI_VALUE;
 8006e0c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006e10:	61fb      	str	r3, [r7, #28]
          break;
 8006e12:	e016      	b.n	8006e42 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e14:	4b69      	ldr	r3, [pc, #420]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e20:	d111      	bne.n	8006e46 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
            frequency = HSI_VALUE;
 8006e22:	4b67      	ldr	r3, [pc, #412]	; (8006fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xe14>)
 8006e24:	61fb      	str	r3, [r7, #28]
          break;
 8006e26:	e00e      	b.n	8006e46 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006e28:	4b64      	ldr	r3, [pc, #400]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e2e:	f003 0302 	and.w	r3, r3, #2
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d109      	bne.n	8006e4a <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
            frequency = LSE_VALUE;
 8006e36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e3a:	61fb      	str	r3, [r7, #28]
          break;
 8006e3c:	e005      	b.n	8006e4a <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          break;
 8006e3e:	bf00      	nop
 8006e40:	e0cb      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006e42:	bf00      	nop
 8006e44:	e0c9      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006e46:	bf00      	nop
 8006e48:	e0c7      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006e4a:	bf00      	nop
        break;
 8006e4c:	e0c5      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006e4e:	4b5b      	ldr	r3, [pc, #364]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e54:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006e58:	60fb      	str	r3, [r7, #12]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006e60:	d02c      	beq.n	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd10>
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006e68:	d833      	bhi.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0xd26>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006e70:	d01a      	beq.n	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006e78:	d82b      	bhi.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0xd26>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d004      	beq.n	8006e8a <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e86:	d004      	beq.n	8006e92 <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
          break;
 8006e88:	e023      	b.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0xd26>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006e8a:	f7fe fce1 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 8006e8e:	61f8      	str	r0, [r7, #28]
          break;
 8006e90:	e026      	b.n	8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006e92:	4b4a      	ldr	r3, [pc, #296]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006e94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	d11a      	bne.n	8006ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xd2a>
              frequency = LSI_VALUE;
 8006ea0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006ea4:	61fb      	str	r3, [r7, #28]
          break;
 8006ea6:	e016      	b.n	8006ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xd2a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006ea8:	4b44      	ldr	r3, [pc, #272]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eb4:	d111      	bne.n	8006eda <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
            frequency = HSI_VALUE;
 8006eb6:	4b42      	ldr	r3, [pc, #264]	; (8006fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xe14>)
 8006eb8:	61fb      	str	r3, [r7, #28]
          break;
 8006eba:	e00e      	b.n	8006eda <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006ebc:	4b3f      	ldr	r3, [pc, #252]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ec2:	f003 0302 	and.w	r3, r3, #2
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	d109      	bne.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
            frequency = LSE_VALUE;
 8006eca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ece:	61fb      	str	r3, [r7, #28]
          break;
 8006ed0:	e005      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          break;
 8006ed2:	bf00      	nop
 8006ed4:	e081      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006ed6:	bf00      	nop
 8006ed8:	e07f      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006eda:	bf00      	nop
 8006edc:	e07d      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006ede:	bf00      	nop
        break;
 8006ee0:	e07b      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8006ee2:	4b36      	ldr	r3, [pc, #216]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006ee4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006ee8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006eec:	60fb      	str	r3, [r7, #12]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006ef4:	d02c      	beq.n	8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0xda4>
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006efc:	d855      	bhi.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xdfe>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d004      	beq.n	8006f0e <HAL_RCCEx_GetPeriphCLKFreq+0xd62>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f0a:	d004      	beq.n	8006f16 <HAL_RCCEx_GetPeriphCLKFreq+0xd6a>
          break;
 8006f0c:	e04d      	b.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0xdfe>
          frequency = HAL_RCC_GetSysClockFreq();
 8006f0e:	f7fe fc09 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 8006f12:	61f8      	str	r0, [r7, #28]
          break;
 8006f14:	e04e      	b.n	8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006f16:	4b29      	ldr	r3, [pc, #164]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0302 	and.w	r3, r3, #2
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d145      	bne.n	8006fae <HAL_RCCEx_GetPeriphCLKFreq+0xe02>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006f22:	4b26      	ldr	r3, [pc, #152]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 0308 	and.w	r3, r3, #8
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d005      	beq.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8006f2e:	4b23      	ldr	r3, [pc, #140]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	091b      	lsrs	r3, r3, #4
 8006f34:	f003 030f 	and.w	r3, r3, #15
 8006f38:	e005      	b.n	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0xd9a>
 8006f3a:	4b20      	ldr	r3, [pc, #128]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006f3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f40:	0a1b      	lsrs	r3, r3, #8
 8006f42:	f003 030f 	and.w	r3, r3, #15
 8006f46:	4a1f      	ldr	r2, [pc, #124]	; (8006fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>)
 8006f48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f4c:	61fb      	str	r3, [r7, #28]
          break;
 8006f4e:	e02e      	b.n	8006fae <HAL_RCCEx_GetPeriphCLKFreq+0xe02>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006f50:	4b1a      	ldr	r3, [pc, #104]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f58:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f5c:	d129      	bne.n	8006fb2 <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006f5e:	4b17      	ldr	r3, [pc, #92]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006f60:	68db      	ldr	r3, [r3, #12]
 8006f62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f6a:	d122      	bne.n	8006fb2 <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006f6c:	4b13      	ldr	r3, [pc, #76]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	0a1b      	lsrs	r3, r3, #8
 8006f72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f76:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	68ba      	ldr	r2, [r7, #8]
 8006f7c:	fb02 f203 	mul.w	r2, r2, r3
 8006f80:	4b0e      	ldr	r3, [pc, #56]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006f82:	68db      	ldr	r3, [r3, #12]
 8006f84:	091b      	lsrs	r3, r3, #4
 8006f86:	f003 030f 	and.w	r3, r3, #15
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f90:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006f92:	4b0a      	ldr	r3, [pc, #40]	; (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe10>)
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	0d5b      	lsrs	r3, r3, #21
 8006f98:	f003 0303 	and.w	r3, r3, #3
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	005b      	lsls	r3, r3, #1
 8006fa0:	69ba      	ldr	r2, [r7, #24]
 8006fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fa6:	61fb      	str	r3, [r7, #28]
          break;
 8006fa8:	e003      	b.n	8006fb2 <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
          break;
 8006faa:	bf00      	nop
 8006fac:	e015      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006fae:	bf00      	nop
 8006fb0:	e013      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006fb2:	bf00      	nop
        break;
 8006fb4:	e011      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
      break;
 8006fb6:	bf00      	nop
 8006fb8:	e00f      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
 8006fba:	bf00      	nop
 8006fbc:	40021000 	.word	0x40021000
 8006fc0:	00f42400 	.word	0x00f42400
 8006fc4:	08013060 	.word	0x08013060
      break;
 8006fc8:	bf00      	nop
 8006fca:	e006      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
      break;
 8006fcc:	bf00      	nop
 8006fce:	e004      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
      break;
 8006fd0:	bf00      	nop
 8006fd2:	e002      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
      break;
 8006fd4:	bf00      	nop
 8006fd6:	e000      	b.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
      break;
 8006fd8:	bf00      	nop
    }
  }

  return(frequency);
 8006fda:	69fb      	ldr	r3, [r7, #28]
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3720      	adds	r7, #32
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}

08006fe4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006ff2:	4b72      	ldr	r3, [pc, #456]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	f003 0303 	and.w	r3, r3, #3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00e      	beq.n	800701c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006ffe:	4b6f      	ldr	r3, [pc, #444]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	f003 0203 	and.w	r2, r3, #3
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	429a      	cmp	r2, r3
 800700c:	d103      	bne.n	8007016 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
       ||
 8007012:	2b00      	cmp	r3, #0
 8007014:	d142      	bne.n	800709c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	73fb      	strb	r3, [r7, #15]
 800701a:	e03f      	b.n	800709c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2b03      	cmp	r3, #3
 8007022:	d018      	beq.n	8007056 <RCCEx_PLLSAI1_Config+0x72>
 8007024:	2b03      	cmp	r3, #3
 8007026:	d825      	bhi.n	8007074 <RCCEx_PLLSAI1_Config+0x90>
 8007028:	2b01      	cmp	r3, #1
 800702a:	d002      	beq.n	8007032 <RCCEx_PLLSAI1_Config+0x4e>
 800702c:	2b02      	cmp	r3, #2
 800702e:	d009      	beq.n	8007044 <RCCEx_PLLSAI1_Config+0x60>
 8007030:	e020      	b.n	8007074 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007032:	4b62      	ldr	r3, [pc, #392]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d11d      	bne.n	800707a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007042:	e01a      	b.n	800707a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007044:	4b5d      	ldr	r3, [pc, #372]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800704c:	2b00      	cmp	r3, #0
 800704e:	d116      	bne.n	800707e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007054:	e013      	b.n	800707e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007056:	4b59      	ldr	r3, [pc, #356]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10f      	bne.n	8007082 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007062:	4b56      	ldr	r3, [pc, #344]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800706a:	2b00      	cmp	r3, #0
 800706c:	d109      	bne.n	8007082 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007072:	e006      	b.n	8007082 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	73fb      	strb	r3, [r7, #15]
      break;
 8007078:	e004      	b.n	8007084 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800707a:	bf00      	nop
 800707c:	e002      	b.n	8007084 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800707e:	bf00      	nop
 8007080:	e000      	b.n	8007084 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007082:	bf00      	nop
    }

    if(status == HAL_OK)
 8007084:	7bfb      	ldrb	r3, [r7, #15]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d108      	bne.n	800709c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800708a:	4b4c      	ldr	r3, [pc, #304]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	f023 0203 	bic.w	r2, r3, #3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4949      	ldr	r1, [pc, #292]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007098:	4313      	orrs	r3, r2
 800709a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800709c:	7bfb      	ldrb	r3, [r7, #15]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f040 8086 	bne.w	80071b0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80070a4:	4b45      	ldr	r3, [pc, #276]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a44      	ldr	r2, [pc, #272]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80070aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80070ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070b0:	f7fa fd70 	bl	8001b94 <HAL_GetTick>
 80070b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80070b6:	e009      	b.n	80070cc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80070b8:	f7fa fd6c 	bl	8001b94 <HAL_GetTick>
 80070bc:	4602      	mov	r2, r0
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	1ad3      	subs	r3, r2, r3
 80070c2:	2b02      	cmp	r3, #2
 80070c4:	d902      	bls.n	80070cc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80070c6:	2303      	movs	r3, #3
 80070c8:	73fb      	strb	r3, [r7, #15]
        break;
 80070ca:	e005      	b.n	80070d8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80070cc:	4b3b      	ldr	r3, [pc, #236]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1ef      	bne.n	80070b8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80070d8:	7bfb      	ldrb	r3, [r7, #15]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d168      	bne.n	80071b0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d113      	bne.n	800710c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80070e4:	4b35      	ldr	r3, [pc, #212]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80070e6:	691a      	ldr	r2, [r3, #16]
 80070e8:	4b35      	ldr	r3, [pc, #212]	; (80071c0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070ea:	4013      	ands	r3, r2
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	6892      	ldr	r2, [r2, #8]
 80070f0:	0211      	lsls	r1, r2, #8
 80070f2:	687a      	ldr	r2, [r7, #4]
 80070f4:	68d2      	ldr	r2, [r2, #12]
 80070f6:	06d2      	lsls	r2, r2, #27
 80070f8:	4311      	orrs	r1, r2
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	6852      	ldr	r2, [r2, #4]
 80070fe:	3a01      	subs	r2, #1
 8007100:	0112      	lsls	r2, r2, #4
 8007102:	430a      	orrs	r2, r1
 8007104:	492d      	ldr	r1, [pc, #180]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007106:	4313      	orrs	r3, r2
 8007108:	610b      	str	r3, [r1, #16]
 800710a:	e02d      	b.n	8007168 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	2b01      	cmp	r3, #1
 8007110:	d115      	bne.n	800713e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007112:	4b2a      	ldr	r3, [pc, #168]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007114:	691a      	ldr	r2, [r3, #16]
 8007116:	4b2b      	ldr	r3, [pc, #172]	; (80071c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007118:	4013      	ands	r3, r2
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	6892      	ldr	r2, [r2, #8]
 800711e:	0211      	lsls	r1, r2, #8
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	6912      	ldr	r2, [r2, #16]
 8007124:	0852      	lsrs	r2, r2, #1
 8007126:	3a01      	subs	r2, #1
 8007128:	0552      	lsls	r2, r2, #21
 800712a:	4311      	orrs	r1, r2
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	6852      	ldr	r2, [r2, #4]
 8007130:	3a01      	subs	r2, #1
 8007132:	0112      	lsls	r2, r2, #4
 8007134:	430a      	orrs	r2, r1
 8007136:	4921      	ldr	r1, [pc, #132]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007138:	4313      	orrs	r3, r2
 800713a:	610b      	str	r3, [r1, #16]
 800713c:	e014      	b.n	8007168 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800713e:	4b1f      	ldr	r3, [pc, #124]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007140:	691a      	ldr	r2, [r3, #16]
 8007142:	4b21      	ldr	r3, [pc, #132]	; (80071c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007144:	4013      	ands	r3, r2
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	6892      	ldr	r2, [r2, #8]
 800714a:	0211      	lsls	r1, r2, #8
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	6952      	ldr	r2, [r2, #20]
 8007150:	0852      	lsrs	r2, r2, #1
 8007152:	3a01      	subs	r2, #1
 8007154:	0652      	lsls	r2, r2, #25
 8007156:	4311      	orrs	r1, r2
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	6852      	ldr	r2, [r2, #4]
 800715c:	3a01      	subs	r2, #1
 800715e:	0112      	lsls	r2, r2, #4
 8007160:	430a      	orrs	r2, r1
 8007162:	4916      	ldr	r1, [pc, #88]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007164:	4313      	orrs	r3, r2
 8007166:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007168:	4b14      	ldr	r3, [pc, #80]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a13      	ldr	r2, [pc, #76]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 800716e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007172:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007174:	f7fa fd0e 	bl	8001b94 <HAL_GetTick>
 8007178:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800717a:	e009      	b.n	8007190 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800717c:	f7fa fd0a 	bl	8001b94 <HAL_GetTick>
 8007180:	4602      	mov	r2, r0
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	1ad3      	subs	r3, r2, r3
 8007186:	2b02      	cmp	r3, #2
 8007188:	d902      	bls.n	8007190 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800718a:	2303      	movs	r3, #3
 800718c:	73fb      	strb	r3, [r7, #15]
          break;
 800718e:	e005      	b.n	800719c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007190:	4b0a      	ldr	r3, [pc, #40]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007198:	2b00      	cmp	r3, #0
 800719a:	d0ef      	beq.n	800717c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800719c:	7bfb      	ldrb	r3, [r7, #15]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d106      	bne.n	80071b0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80071a2:	4b06      	ldr	r3, [pc, #24]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80071a4:	691a      	ldr	r2, [r3, #16]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	699b      	ldr	r3, [r3, #24]
 80071aa:	4904      	ldr	r1, [pc, #16]	; (80071bc <RCCEx_PLLSAI1_Config+0x1d8>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80071b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3710      	adds	r7, #16
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	40021000 	.word	0x40021000
 80071c0:	07ff800f 	.word	0x07ff800f
 80071c4:	ff9f800f 	.word	0xff9f800f
 80071c8:	f9ff800f 	.word	0xf9ff800f

080071cc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80071d6:	2300      	movs	r3, #0
 80071d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80071da:	4b72      	ldr	r3, [pc, #456]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	f003 0303 	and.w	r3, r3, #3
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00e      	beq.n	8007204 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80071e6:	4b6f      	ldr	r3, [pc, #444]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	f003 0203 	and.w	r2, r3, #3
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d103      	bne.n	80071fe <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
       ||
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d142      	bne.n	8007284 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	73fb      	strb	r3, [r7, #15]
 8007202:	e03f      	b.n	8007284 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2b03      	cmp	r3, #3
 800720a:	d018      	beq.n	800723e <RCCEx_PLLSAI2_Config+0x72>
 800720c:	2b03      	cmp	r3, #3
 800720e:	d825      	bhi.n	800725c <RCCEx_PLLSAI2_Config+0x90>
 8007210:	2b01      	cmp	r3, #1
 8007212:	d002      	beq.n	800721a <RCCEx_PLLSAI2_Config+0x4e>
 8007214:	2b02      	cmp	r3, #2
 8007216:	d009      	beq.n	800722c <RCCEx_PLLSAI2_Config+0x60>
 8007218:	e020      	b.n	800725c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800721a:	4b62      	ldr	r3, [pc, #392]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f003 0302 	and.w	r3, r3, #2
 8007222:	2b00      	cmp	r3, #0
 8007224:	d11d      	bne.n	8007262 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800722a:	e01a      	b.n	8007262 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800722c:	4b5d      	ldr	r3, [pc, #372]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007234:	2b00      	cmp	r3, #0
 8007236:	d116      	bne.n	8007266 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800723c:	e013      	b.n	8007266 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800723e:	4b59      	ldr	r3, [pc, #356]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007246:	2b00      	cmp	r3, #0
 8007248:	d10f      	bne.n	800726a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800724a:	4b56      	ldr	r3, [pc, #344]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007252:	2b00      	cmp	r3, #0
 8007254:	d109      	bne.n	800726a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800725a:	e006      	b.n	800726a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800725c:	2301      	movs	r3, #1
 800725e:	73fb      	strb	r3, [r7, #15]
      break;
 8007260:	e004      	b.n	800726c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007262:	bf00      	nop
 8007264:	e002      	b.n	800726c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007266:	bf00      	nop
 8007268:	e000      	b.n	800726c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800726a:	bf00      	nop
    }

    if(status == HAL_OK)
 800726c:	7bfb      	ldrb	r3, [r7, #15]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d108      	bne.n	8007284 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007272:	4b4c      	ldr	r3, [pc, #304]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	f023 0203 	bic.w	r2, r3, #3
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4949      	ldr	r1, [pc, #292]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007280:	4313      	orrs	r3, r2
 8007282:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007284:	7bfb      	ldrb	r3, [r7, #15]
 8007286:	2b00      	cmp	r3, #0
 8007288:	f040 8086 	bne.w	8007398 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800728c:	4b45      	ldr	r3, [pc, #276]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a44      	ldr	r2, [pc, #272]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007292:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007296:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007298:	f7fa fc7c 	bl	8001b94 <HAL_GetTick>
 800729c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800729e:	e009      	b.n	80072b4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80072a0:	f7fa fc78 	bl	8001b94 <HAL_GetTick>
 80072a4:	4602      	mov	r2, r0
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	1ad3      	subs	r3, r2, r3
 80072aa:	2b02      	cmp	r3, #2
 80072ac:	d902      	bls.n	80072b4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	73fb      	strb	r3, [r7, #15]
        break;
 80072b2:	e005      	b.n	80072c0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80072b4:	4b3b      	ldr	r3, [pc, #236]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d1ef      	bne.n	80072a0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80072c0:	7bfb      	ldrb	r3, [r7, #15]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d168      	bne.n	8007398 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d113      	bne.n	80072f4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80072cc:	4b35      	ldr	r3, [pc, #212]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072ce:	695a      	ldr	r2, [r3, #20]
 80072d0:	4b35      	ldr	r3, [pc, #212]	; (80073a8 <RCCEx_PLLSAI2_Config+0x1dc>)
 80072d2:	4013      	ands	r3, r2
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	6892      	ldr	r2, [r2, #8]
 80072d8:	0211      	lsls	r1, r2, #8
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	68d2      	ldr	r2, [r2, #12]
 80072de:	06d2      	lsls	r2, r2, #27
 80072e0:	4311      	orrs	r1, r2
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	6852      	ldr	r2, [r2, #4]
 80072e6:	3a01      	subs	r2, #1
 80072e8:	0112      	lsls	r2, r2, #4
 80072ea:	430a      	orrs	r2, r1
 80072ec:	492d      	ldr	r1, [pc, #180]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072ee:	4313      	orrs	r3, r2
 80072f0:	614b      	str	r3, [r1, #20]
 80072f2:	e02d      	b.n	8007350 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d115      	bne.n	8007326 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80072fa:	4b2a      	ldr	r3, [pc, #168]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072fc:	695a      	ldr	r2, [r3, #20]
 80072fe:	4b2b      	ldr	r3, [pc, #172]	; (80073ac <RCCEx_PLLSAI2_Config+0x1e0>)
 8007300:	4013      	ands	r3, r2
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	6892      	ldr	r2, [r2, #8]
 8007306:	0211      	lsls	r1, r2, #8
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	6912      	ldr	r2, [r2, #16]
 800730c:	0852      	lsrs	r2, r2, #1
 800730e:	3a01      	subs	r2, #1
 8007310:	0552      	lsls	r2, r2, #21
 8007312:	4311      	orrs	r1, r2
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	6852      	ldr	r2, [r2, #4]
 8007318:	3a01      	subs	r2, #1
 800731a:	0112      	lsls	r2, r2, #4
 800731c:	430a      	orrs	r2, r1
 800731e:	4921      	ldr	r1, [pc, #132]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007320:	4313      	orrs	r3, r2
 8007322:	614b      	str	r3, [r1, #20]
 8007324:	e014      	b.n	8007350 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007326:	4b1f      	ldr	r3, [pc, #124]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007328:	695a      	ldr	r2, [r3, #20]
 800732a:	4b21      	ldr	r3, [pc, #132]	; (80073b0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800732c:	4013      	ands	r3, r2
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	6892      	ldr	r2, [r2, #8]
 8007332:	0211      	lsls	r1, r2, #8
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	6952      	ldr	r2, [r2, #20]
 8007338:	0852      	lsrs	r2, r2, #1
 800733a:	3a01      	subs	r2, #1
 800733c:	0652      	lsls	r2, r2, #25
 800733e:	4311      	orrs	r1, r2
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	6852      	ldr	r2, [r2, #4]
 8007344:	3a01      	subs	r2, #1
 8007346:	0112      	lsls	r2, r2, #4
 8007348:	430a      	orrs	r2, r1
 800734a:	4916      	ldr	r1, [pc, #88]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800734c:	4313      	orrs	r3, r2
 800734e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007350:	4b14      	ldr	r3, [pc, #80]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a13      	ldr	r2, [pc, #76]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007356:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800735a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800735c:	f7fa fc1a 	bl	8001b94 <HAL_GetTick>
 8007360:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007362:	e009      	b.n	8007378 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007364:	f7fa fc16 	bl	8001b94 <HAL_GetTick>
 8007368:	4602      	mov	r2, r0
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	2b02      	cmp	r3, #2
 8007370:	d902      	bls.n	8007378 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	73fb      	strb	r3, [r7, #15]
          break;
 8007376:	e005      	b.n	8007384 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007378:	4b0a      	ldr	r3, [pc, #40]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007380:	2b00      	cmp	r3, #0
 8007382:	d0ef      	beq.n	8007364 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007384:	7bfb      	ldrb	r3, [r7, #15]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d106      	bne.n	8007398 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800738a:	4b06      	ldr	r3, [pc, #24]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800738c:	695a      	ldr	r2, [r3, #20]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	699b      	ldr	r3, [r3, #24]
 8007392:	4904      	ldr	r1, [pc, #16]	; (80073a4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007394:	4313      	orrs	r3, r2
 8007396:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007398:	7bfb      	ldrb	r3, [r7, #15]
}
 800739a:	4618      	mov	r0, r3
 800739c:	3710      	adds	r7, #16
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	40021000 	.word	0x40021000
 80073a8:	07ff800f 	.word	0x07ff800f
 80073ac:	ff9f800f 	.word	0xff9f800f
 80073b0:	f9ff800f 	.word	0xf9ff800f

080073b4 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b089      	sub	sp, #36	; 0x24
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80073be:	2300      	movs	r3, #0
 80073c0:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80073c2:	2300      	movs	r3, #0
 80073c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80073c6:	2300      	movs	r3, #0
 80073c8:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073d0:	d10b      	bne.n	80073ea <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80073d2:	4b7e      	ldr	r3, [pc, #504]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80073d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80073d8:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80073dc:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	2b60      	cmp	r3, #96	; 0x60
 80073e2:	d112      	bne.n	800740a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80073e4:	4b7a      	ldr	r3, [pc, #488]	; (80075d0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80073e6:	61fb      	str	r3, [r7, #28]
 80073e8:	e00f      	b.n	800740a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073f0:	d10b      	bne.n	800740a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80073f2:	4b76      	ldr	r3, [pc, #472]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80073f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80073f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80073fc:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80073fe:	69bb      	ldr	r3, [r7, #24]
 8007400:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007404:	d101      	bne.n	800740a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8007406:	4b72      	ldr	r3, [pc, #456]	; (80075d0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8007408:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800740a:	69fb      	ldr	r3, [r7, #28]
 800740c:	2b00      	cmp	r3, #0
 800740e:	f040 80d6 	bne.w	80075be <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	2b40      	cmp	r3, #64	; 0x40
 800741a:	d003      	beq.n	8007424 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 800741c:	69bb      	ldr	r3, [r7, #24]
 800741e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007422:	d13b      	bne.n	800749c <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007424:	4b69      	ldr	r3, [pc, #420]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800742c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007430:	f040 80c4 	bne.w	80075bc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8007434:	4b65      	ldr	r3, [pc, #404]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800743c:	2b00      	cmp	r3, #0
 800743e:	f000 80bd 	beq.w	80075bc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007442:	4b62      	ldr	r3, [pc, #392]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	091b      	lsrs	r3, r3, #4
 8007448:	f003 030f 	and.w	r3, r3, #15
 800744c:	3301      	adds	r3, #1
 800744e:	693a      	ldr	r2, [r7, #16]
 8007450:	fbb2 f3f3 	udiv	r3, r2, r3
 8007454:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007456:	4b5d      	ldr	r3, [pc, #372]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007458:	68db      	ldr	r3, [r3, #12]
 800745a:	0a1b      	lsrs	r3, r3, #8
 800745c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007460:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007462:	4b5a      	ldr	r3, [pc, #360]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007464:	68db      	ldr	r3, [r3, #12]
 8007466:	0edb      	lsrs	r3, r3, #27
 8007468:	f003 031f 	and.w	r3, r3, #31
 800746c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d10a      	bne.n	800748a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8007474:	4b55      	ldr	r3, [pc, #340]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d002      	beq.n	8007486 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8007480:	2311      	movs	r3, #17
 8007482:	617b      	str	r3, [r7, #20]
 8007484:	e001      	b.n	800748a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8007486:	2307      	movs	r3, #7
 8007488:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	68fa      	ldr	r2, [r7, #12]
 800748e:	fb02 f203 	mul.w	r2, r2, r3
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	fbb2 f3f3 	udiv	r3, r2, r3
 8007498:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800749a:	e08f      	b.n	80075bc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800749c:	69bb      	ldr	r3, [r7, #24]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d13a      	bne.n	8007518 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80074a2:	4b4a      	ldr	r3, [pc, #296]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80074aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80074ae:	f040 8086 	bne.w	80075be <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 80074b2:	4b46      	ldr	r3, [pc, #280]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80074b4:	691b      	ldr	r3, [r3, #16]
 80074b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d07f      	beq.n	80075be <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80074be:	4b43      	ldr	r3, [pc, #268]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	091b      	lsrs	r3, r3, #4
 80074c4:	f003 030f 	and.w	r3, r3, #15
 80074c8:	3301      	adds	r3, #1
 80074ca:	693a      	ldr	r2, [r7, #16]
 80074cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80074d0:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80074d2:	4b3e      	ldr	r3, [pc, #248]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	0a1b      	lsrs	r3, r3, #8
 80074d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074dc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 80074de:	4b3b      	ldr	r3, [pc, #236]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80074e0:	691b      	ldr	r3, [r3, #16]
 80074e2:	0edb      	lsrs	r3, r3, #27
 80074e4:	f003 031f 	and.w	r3, r3, #31
 80074e8:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d10a      	bne.n	8007506 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80074f0:	4b36      	ldr	r3, [pc, #216]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d002      	beq.n	8007502 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 80074fc:	2311      	movs	r3, #17
 80074fe:	617b      	str	r3, [r7, #20]
 8007500:	e001      	b.n	8007506 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8007502:	2307      	movs	r3, #7
 8007504:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	fb02 f203 	mul.w	r2, r2, r3
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	fbb2 f3f3 	udiv	r3, r2, r3
 8007514:	61fb      	str	r3, [r7, #28]
 8007516:	e052      	b.n	80075be <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8007518:	69bb      	ldr	r3, [r7, #24]
 800751a:	2b80      	cmp	r3, #128	; 0x80
 800751c:	d003      	beq.n	8007526 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 800751e:	69bb      	ldr	r3, [r7, #24]
 8007520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007524:	d109      	bne.n	800753a <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007526:	4b29      	ldr	r3, [pc, #164]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800752e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007532:	d144      	bne.n	80075be <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8007534:	4b27      	ldr	r3, [pc, #156]	; (80075d4 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8007536:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007538:	e041      	b.n	80075be <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800753a:	69bb      	ldr	r3, [r7, #24]
 800753c:	2b20      	cmp	r3, #32
 800753e:	d003      	beq.n	8007548 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007546:	d13a      	bne.n	80075be <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8007548:	4b20      	ldr	r3, [pc, #128]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007550:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007554:	d133      	bne.n	80075be <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8007556:	4b1d      	ldr	r3, [pc, #116]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800755e:	2b00      	cmp	r3, #0
 8007560:	d02d      	beq.n	80075be <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8007562:	4b1a      	ldr	r3, [pc, #104]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007564:	695b      	ldr	r3, [r3, #20]
 8007566:	091b      	lsrs	r3, r3, #4
 8007568:	f003 030f 	and.w	r3, r3, #15
 800756c:	3301      	adds	r3, #1
 800756e:	693a      	ldr	r2, [r7, #16]
 8007570:	fbb2 f3f3 	udiv	r3, r2, r3
 8007574:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8007576:	4b15      	ldr	r3, [pc, #84]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007578:	695b      	ldr	r3, [r3, #20]
 800757a:	0a1b      	lsrs	r3, r3, #8
 800757c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007580:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8007582:	4b12      	ldr	r3, [pc, #72]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007584:	695b      	ldr	r3, [r3, #20]
 8007586:	0edb      	lsrs	r3, r3, #27
 8007588:	f003 031f 	and.w	r3, r3, #31
 800758c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d10a      	bne.n	80075aa <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8007594:	4b0d      	ldr	r3, [pc, #52]	; (80075cc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007596:	695b      	ldr	r3, [r3, #20]
 8007598:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800759c:	2b00      	cmp	r3, #0
 800759e:	d002      	beq.n	80075a6 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 80075a0:	2311      	movs	r3, #17
 80075a2:	617b      	str	r3, [r7, #20]
 80075a4:	e001      	b.n	80075aa <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 80075a6:	2307      	movs	r3, #7
 80075a8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	68fa      	ldr	r2, [r7, #12]
 80075ae:	fb02 f203 	mul.w	r2, r2, r3
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075b8:	61fb      	str	r3, [r7, #28]
 80075ba:	e000      	b.n	80075be <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80075bc:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80075be:	69fb      	ldr	r3, [r7, #28]
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3724      	adds	r7, #36	; 0x24
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr
 80075cc:	40021000 	.word	0x40021000
 80075d0:	001fff68 	.word	0x001fff68
 80075d4:	00f42400 	.word	0x00f42400

080075d8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80075e0:	2301      	movs	r3, #1
 80075e2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d06c      	beq.n	80076c4 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d106      	bne.n	8007604 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f7f9 ff9e 	bl	8001540 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2202      	movs	r2, #2
 8007608:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	22ca      	movs	r2, #202	; 0xca
 8007612:	625a      	str	r2, [r3, #36]	; 0x24
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	2253      	movs	r2, #83	; 0x53
 800761a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f000 f9a0 	bl	8007962 <RTC_EnterInitMode>
 8007622:	4603      	mov	r3, r0
 8007624:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8007626:	7bfb      	ldrb	r3, [r7, #15]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d14b      	bne.n	80076c4 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	6812      	ldr	r2, [r2, #0]
 8007636:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800763a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800763e:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	6899      	ldr	r1, [r3, #8]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	685a      	ldr	r2, [r3, #4]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	431a      	orrs	r2, r3
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	699b      	ldr	r3, [r3, #24]
 8007654:	431a      	orrs	r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	430a      	orrs	r2, r1
 800765c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	68d2      	ldr	r2, [r2, #12]
 8007666:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	6919      	ldr	r1, [r3, #16]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	041a      	lsls	r2, r3, #16
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	430a      	orrs	r2, r1
 800767a:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f000 f9a3 	bl	80079c8 <RTC_ExitInitMode>
 8007682:	4603      	mov	r3, r0
 8007684:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007686:	7bfb      	ldrb	r3, [r7, #15]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d11b      	bne.n	80076c4 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f022 0203 	bic.w	r2, r2, #3
 800769a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	69da      	ldr	r2, [r3, #28]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	695b      	ldr	r3, [r3, #20]
 80076aa:	431a      	orrs	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	430a      	orrs	r2, r1
 80076b2:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	22ff      	movs	r2, #255	; 0xff
 80076ba:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 80076c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3710      	adds	r7, #16
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}

080076ce <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80076ce:	b590      	push	{r4, r7, lr}
 80076d0:	b087      	sub	sp, #28
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	60f8      	str	r0, [r7, #12]
 80076d6:	60b9      	str	r1, [r7, #8]
 80076d8:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d101      	bne.n	80076e8 <HAL_RTC_SetTime+0x1a>
 80076e4:	2302      	movs	r3, #2
 80076e6:	e08b      	b.n	8007800 <HAL_RTC_SetTime+0x132>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2202      	movs	r2, #2
 80076f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	22ca      	movs	r2, #202	; 0xca
 80076fe:	625a      	str	r2, [r3, #36]	; 0x24
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	2253      	movs	r2, #83	; 0x53
 8007706:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007708:	68f8      	ldr	r0, [r7, #12]
 800770a:	f000 f92a 	bl	8007962 <RTC_EnterInitMode>
 800770e:	4603      	mov	r3, r0
 8007710:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007712:	7cfb      	ldrb	r3, [r7, #19]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d163      	bne.n	80077e0 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d126      	bne.n	800776c <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007728:	2b00      	cmp	r3, #0
 800772a:	d102      	bne.n	8007732 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	2200      	movs	r2, #0
 8007730:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	781b      	ldrb	r3, [r3, #0]
 8007736:	4618      	mov	r0, r3
 8007738:	f000 f984 	bl	8007a44 <RTC_ByteToBcd2>
 800773c:	4603      	mov	r3, r0
 800773e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	785b      	ldrb	r3, [r3, #1]
 8007744:	4618      	mov	r0, r3
 8007746:	f000 f97d 	bl	8007a44 <RTC_ByteToBcd2>
 800774a:	4603      	mov	r3, r0
 800774c:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800774e:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	789b      	ldrb	r3, [r3, #2]
 8007754:	4618      	mov	r0, r3
 8007756:	f000 f975 	bl	8007a44 <RTC_ByteToBcd2>
 800775a:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800775c:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	78db      	ldrb	r3, [r3, #3]
 8007764:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007766:	4313      	orrs	r3, r2
 8007768:	617b      	str	r3, [r7, #20]
 800776a:	e018      	b.n	800779e <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007776:	2b00      	cmp	r3, #0
 8007778:	d102      	bne.n	8007780 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	2200      	movs	r2, #0
 800777e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	785b      	ldrb	r3, [r3, #1]
 800778a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800778c:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800778e:	68ba      	ldr	r2, [r7, #8]
 8007790:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007792:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	78db      	ldrb	r3, [r3, #3]
 8007798:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800779a:	4313      	orrs	r3, r2
 800779c:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80077a8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80077ac:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	689a      	ldr	r2, [r3, #8]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80077bc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	6899      	ldr	r1, [r3, #8]
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	68da      	ldr	r2, [r3, #12]
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	431a      	orrs	r2, r3
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	430a      	orrs	r2, r1
 80077d4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f000 f8f6 	bl	80079c8 <RTC_ExitInitMode>
 80077dc:	4603      	mov	r3, r0
 80077de:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	22ff      	movs	r2, #255	; 0xff
 80077e6:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80077e8:	7cfb      	ldrb	r3, [r7, #19]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d103      	bne.n	80077f6 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2201      	movs	r2, #1
 80077f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80077fe:	7cfb      	ldrb	r3, [r7, #19]
}
 8007800:	4618      	mov	r0, r3
 8007802:	371c      	adds	r7, #28
 8007804:	46bd      	mov	sp, r7
 8007806:	bd90      	pop	{r4, r7, pc}

08007808 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007808:	b590      	push	{r4, r7, lr}
 800780a:	b087      	sub	sp, #28
 800780c:	af00      	add	r7, sp, #0
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f893 3020 	ldrb.w	r3, [r3, #32]
 800781a:	2b01      	cmp	r3, #1
 800781c:	d101      	bne.n	8007822 <HAL_RTC_SetDate+0x1a>
 800781e:	2302      	movs	r3, #2
 8007820:	e075      	b.n	800790e <HAL_RTC_SetDate+0x106>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2201      	movs	r2, #1
 8007826:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2202      	movs	r2, #2
 800782e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d10e      	bne.n	8007856 <HAL_RTC_SetDate+0x4e>
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	785b      	ldrb	r3, [r3, #1]
 800783c:	f003 0310 	and.w	r3, r3, #16
 8007840:	2b00      	cmp	r3, #0
 8007842:	d008      	beq.n	8007856 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	785b      	ldrb	r3, [r3, #1]
 8007848:	f023 0310 	bic.w	r3, r3, #16
 800784c:	b2db      	uxtb	r3, r3
 800784e:	330a      	adds	r3, #10
 8007850:	b2da      	uxtb	r2, r3
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d11c      	bne.n	8007896 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	78db      	ldrb	r3, [r3, #3]
 8007860:	4618      	mov	r0, r3
 8007862:	f000 f8ef 	bl	8007a44 <RTC_ByteToBcd2>
 8007866:	4603      	mov	r3, r0
 8007868:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	785b      	ldrb	r3, [r3, #1]
 800786e:	4618      	mov	r0, r3
 8007870:	f000 f8e8 	bl	8007a44 <RTC_ByteToBcd2>
 8007874:	4603      	mov	r3, r0
 8007876:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007878:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	789b      	ldrb	r3, [r3, #2]
 800787e:	4618      	mov	r0, r3
 8007880:	f000 f8e0 	bl	8007a44 <RTC_ByteToBcd2>
 8007884:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007886:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	781b      	ldrb	r3, [r3, #0]
 800788e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007890:	4313      	orrs	r3, r2
 8007892:	617b      	str	r3, [r7, #20]
 8007894:	e00e      	b.n	80078b4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	78db      	ldrb	r3, [r3, #3]
 800789a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	785b      	ldrb	r3, [r3, #1]
 80078a0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80078a2:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80078a4:	68ba      	ldr	r2, [r7, #8]
 80078a6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80078a8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80078b0:	4313      	orrs	r3, r2
 80078b2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	22ca      	movs	r2, #202	; 0xca
 80078ba:	625a      	str	r2, [r3, #36]	; 0x24
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	2253      	movs	r2, #83	; 0x53
 80078c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80078c4:	68f8      	ldr	r0, [r7, #12]
 80078c6:	f000 f84c 	bl	8007962 <RTC_EnterInitMode>
 80078ca:	4603      	mov	r3, r0
 80078cc:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80078ce:	7cfb      	ldrb	r3, [r7, #19]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d10c      	bne.n	80078ee <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80078de:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80078e2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80078e4:	68f8      	ldr	r0, [r7, #12]
 80078e6:	f000 f86f 	bl	80079c8 <RTC_ExitInitMode>
 80078ea:	4603      	mov	r3, r0
 80078ec:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	22ff      	movs	r2, #255	; 0xff
 80078f4:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80078f6:	7cfb      	ldrb	r3, [r7, #19]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d103      	bne.n	8007904 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800790c:	7cfb      	ldrb	r3, [r7, #19]
}
 800790e:	4618      	mov	r0, r3
 8007910:	371c      	adds	r7, #28
 8007912:	46bd      	mov	sp, r7
 8007914:	bd90      	pop	{r4, r7, pc}

08007916 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007916:	b580      	push	{r7, lr}
 8007918:	b084      	sub	sp, #16
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68da      	ldr	r2, [r3, #12]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800792c:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800792e:	f7fa f931 	bl	8001b94 <HAL_GetTick>
 8007932:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007934:	e009      	b.n	800794a <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007936:	f7fa f92d 	bl	8001b94 <HAL_GetTick>
 800793a:	4602      	mov	r2, r0
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	1ad3      	subs	r3, r2, r3
 8007940:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007944:	d901      	bls.n	800794a <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8007946:	2303      	movs	r3, #3
 8007948:	e007      	b.n	800795a <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	f003 0320 	and.w	r3, r3, #32
 8007954:	2b00      	cmp	r3, #0
 8007956:	d0ee      	beq.n	8007936 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8007958:	2300      	movs	r3, #0
}
 800795a:	4618      	mov	r0, r3
 800795c:	3710      	adds	r7, #16
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}

08007962 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007962:	b580      	push	{r7, lr}
 8007964:	b084      	sub	sp, #16
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800796a:	2300      	movs	r3, #0
 800796c:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007978:	2b00      	cmp	r3, #0
 800797a:	d120      	bne.n	80079be <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f04f 32ff 	mov.w	r2, #4294967295
 8007984:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007986:	f7fa f905 	bl	8001b94 <HAL_GetTick>
 800798a:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800798c:	e00d      	b.n	80079aa <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800798e:	f7fa f901 	bl	8001b94 <HAL_GetTick>
 8007992:	4602      	mov	r2, r0
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	1ad3      	subs	r3, r2, r3
 8007998:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800799c:	d905      	bls.n	80079aa <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2203      	movs	r2, #3
 80079a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d102      	bne.n	80079be <RTC_EnterInitMode+0x5c>
 80079b8:	7bfb      	ldrb	r3, [r7, #15]
 80079ba:	2b03      	cmp	r3, #3
 80079bc:	d1e7      	bne.n	800798e <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80079be:	7bfb      	ldrb	r3, [r7, #15]
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3710      	adds	r7, #16
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b084      	sub	sp, #16
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079d0:	2300      	movs	r3, #0
 80079d2:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80079d4:	4b1a      	ldr	r3, [pc, #104]	; (8007a40 <RTC_ExitInitMode+0x78>)
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	4a19      	ldr	r2, [pc, #100]	; (8007a40 <RTC_ExitInitMode+0x78>)
 80079da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079de:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80079e0:	4b17      	ldr	r3, [pc, #92]	; (8007a40 <RTC_ExitInitMode+0x78>)
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f003 0320 	and.w	r3, r3, #32
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10c      	bne.n	8007a06 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f7ff ff92 	bl	8007916 <HAL_RTC_WaitForSynchro>
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d01e      	beq.n	8007a36 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2203      	movs	r2, #3
 80079fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8007a00:	2303      	movs	r3, #3
 8007a02:	73fb      	strb	r3, [r7, #15]
 8007a04:	e017      	b.n	8007a36 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007a06:	4b0e      	ldr	r3, [pc, #56]	; (8007a40 <RTC_ExitInitMode+0x78>)
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	4a0d      	ldr	r2, [pc, #52]	; (8007a40 <RTC_ExitInitMode+0x78>)
 8007a0c:	f023 0320 	bic.w	r3, r3, #32
 8007a10:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f7ff ff7f 	bl	8007916 <HAL_RTC_WaitForSynchro>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d005      	beq.n	8007a2a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2203      	movs	r2, #3
 8007a22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8007a26:	2303      	movs	r3, #3
 8007a28:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007a2a:	4b05      	ldr	r3, [pc, #20]	; (8007a40 <RTC_ExitInitMode+0x78>)
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	4a04      	ldr	r2, [pc, #16]	; (8007a40 <RTC_ExitInitMode+0x78>)
 8007a30:	f043 0320 	orr.w	r3, r3, #32
 8007a34:	6093      	str	r3, [r2, #8]
  }

  return status;
 8007a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3710      	adds	r7, #16
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	40002800 	.word	0x40002800

08007a44 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8007a52:	79fb      	ldrb	r3, [r7, #7]
 8007a54:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8007a56:	e005      	b.n	8007a64 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8007a5e:	7afb      	ldrb	r3, [r7, #11]
 8007a60:	3b0a      	subs	r3, #10
 8007a62:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8007a64:	7afb      	ldrb	r3, [r7, #11]
 8007a66:	2b09      	cmp	r3, #9
 8007a68:	d8f6      	bhi.n	8007a58 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	011b      	lsls	r3, r3, #4
 8007a70:	b2da      	uxtb	r2, r3
 8007a72:	7afb      	ldrb	r3, [r7, #11]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	b2db      	uxtb	r3, r3
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3714      	adds	r7, #20
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b08a      	sub	sp, #40	; 0x28
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d101      	bne.n	8007a96 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	e078      	b.n	8007b88 <HAL_SD_Init+0x104>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d105      	bne.n	8007aae <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f7f9 fd65 	bl	8001578 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2203      	movs	r2, #3
 8007ab2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 f86a 	bl	8007b90 <HAL_SD_InitCard>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d001      	beq.n	8007ac6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e060      	b.n	8007b88 <HAL_SD_Init+0x104>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8007ac6:	f107 0308 	add.w	r3, r7, #8
 8007aca:	4619      	mov	r1, r3
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f000 fdc7 	bl	8008660 <HAL_SD_GetCardStatus>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d001      	beq.n	8007adc <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	e055      	b.n	8007b88 <HAL_SD_Init+0x104>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8007adc:	7e3b      	ldrb	r3, [r7, #24]
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8007ae2:	7e7b      	ldrb	r3, [r7, #25]
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d10a      	bne.n	8007b06 <HAL_SD_Init+0x82>
 8007af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d102      	bne.n	8007afc <HAL_SD_Init+0x78>
 8007af6:	6a3b      	ldr	r3, [r7, #32]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d004      	beq.n	8007b06 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b02:	65da      	str	r2, [r3, #92]	; 0x5c
 8007b04:	e00b      	b.n	8007b1e <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d104      	bne.n	8007b18 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b14:	65da      	str	r2, [r3, #92]	; 0x5c
 8007b16:	e002      	b.n	8007b1e <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	68db      	ldr	r3, [r3, #12]
 8007b22:	4619      	mov	r1, r3
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 fe7d 	bl	8008824 <HAL_SD_ConfigWideBusOperation>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d001      	beq.n	8007b34 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e029      	b.n	8007b88 <HAL_SD_Init+0x104>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8007b34:	f7fa f82e 	bl	8001b94 <HAL_GetTick>
 8007b38:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8007b3a:	e014      	b.n	8007b66 <HAL_SD_Init+0xe2>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 8007b3c:	f7fa f82a 	bl	8001b94 <HAL_GetTick>
 8007b40:	4602      	mov	r2, r0
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	1ad3      	subs	r3, r2, r3
 8007b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b4a:	d10c      	bne.n	8007b66 <HAL_SD_Init+0xe2>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007b52:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 8007b62:	2303      	movs	r3, #3
 8007b64:	e010      	b.n	8007b88 <HAL_SD_Init+0x104>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 ff70 	bl	8008a4c <HAL_SD_GetCardState>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b04      	cmp	r3, #4
 8007b70:	d1e4      	bne.n	8007b3c <HAL_SD_Init+0xb8>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007b86:	2300      	movs	r3, #0
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3728      	adds	r7, #40	; 0x28
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}

08007b90 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007b90:	b5b0      	push	{r4, r5, r7, lr}
 8007b92:	b090      	sub	sp, #64	; 0x40
 8007b94:	af04      	add	r7, sp, #16
 8007b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8007ba8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007bac:	f7fe fafe 	bl	80061ac <HAL_RCCEx_GetPeriphCLKFreq>
 8007bb0:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (sdmmc_clk == 0U)
 8007bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d109      	bne.n	8007bcc <HAL_SD_InitCard+0x3c>
  {
      hsd->State = HAL_SD_STATE_READY;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007bc6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e08b      	b.n	8007ce4 <HAL_SD_InitCard+0x154>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
#else
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8007bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bce:	0a1b      	lsrs	r3, r3, #8
 8007bd0:	4a46      	ldr	r2, [pc, #280]	; (8007cec <HAL_SD_InitCard+0x15c>)
 8007bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bd6:	091b      	lsrs	r3, r3, #4
 8007bd8:	61fb      	str	r3, [r7, #28]
#endif

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  Init.Transceiver = hsd->Init.Transceiver;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	699b      	ldr	r3, [r3, #24]
 8007bde:	623b      	str	r3, [r7, #32]
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	699b      	ldr	r3, [r3, #24]
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d107      	bne.n	8007bf8 <HAL_SD_InitCard+0x68>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	681a      	ldr	r2, [r3, #0]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f042 0210 	orr.w	r2, r2, #16
 8007bf6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681d      	ldr	r5, [r3, #0]
 8007bfc:	466c      	mov	r4, sp
 8007bfe:	f107 0318 	add.w	r3, r7, #24
 8007c02:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007c06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007c0a:	f107 030c 	add.w	r3, r7, #12
 8007c0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007c10:	4628      	mov	r0, r5
 8007c12:	f002 ff19 	bl	800aa48 <SDMMC_Init>
 8007c16:	4603      	mov	r3, r0
 8007c18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(status != HAL_OK)
 8007c1c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d001      	beq.n	8007c28 <HAL_SD_InitCard+0x98>
  {
    return HAL_ERROR;
 8007c24:	2301      	movs	r3, #1
 8007c26:	e05d      	b.n	8007ce4 <HAL_SD_InitCard+0x154>
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  status = SDMMC_PowerState_ON(hsd->Instance);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f002 ff53 	bl	800aad8 <SDMMC_PowerState_ON>
 8007c32:	4603      	mov	r3, r0
 8007c34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(status != HAL_OK)
 8007c38:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d001      	beq.n	8007c44 <HAL_SD_InitCard+0xb4>
  {
    return HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e04f      	b.n	8007ce4 <HAL_SD_InitCard+0x154>
  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	005b      	lsls	r3, r3, #1
 8007c48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8007c50:	4a27      	ldr	r2, [pc, #156]	; (8007cf0 <HAL_SD_InitCard+0x160>)
 8007c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c58:	3301      	adds	r3, #1
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f7f9 ffa6 	bl	8001bac <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 ffd1 	bl	8008c08 <SD_PowerON>
 8007c66:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00b      	beq.n	8007c86 <HAL_SD_InitCard+0xf6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c7c:	431a      	orrs	r2, r3
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007c82:	2301      	movs	r3, #1
 8007c84:	e02e      	b.n	8007ce4 <HAL_SD_InitCard+0x154>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 ff00 	bl	8008a8c <SD_InitCard>
 8007c8c:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00b      	beq.n	8007cac <HAL_SD_InitCard+0x11c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca2:	431a      	orrs	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e01b      	b.n	8007ce4 <HAL_SD_InitCard+0x154>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f002 ffa5 	bl	800ac04 <SDMMC_CmdBlockLength>
 8007cba:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00f      	beq.n	8007ce2 <HAL_SD_InitCard+0x152>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a0b      	ldr	r2, [pc, #44]	; (8007cf4 <HAL_SD_InitCard+0x164>)
 8007cc8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd0:	431a      	orrs	r2, r3
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	e000      	b.n	8007ce4 <HAL_SD_InitCard+0x154>
  }

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3730      	adds	r7, #48	; 0x30
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bdb0      	pop	{r4, r5, r7, pc}
 8007cec:	014f8b59 	.word	0x014f8b59
 8007cf0:	00012110 	.word	0x00012110
 8007cf4:	1fe00fff 	.word	0x1fe00fff

08007cf8 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b08c      	sub	sp, #48	; 0x30
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	60f8      	str	r0, [r7, #12]
 8007d00:	60b9      	str	r1, [r7, #8]
 8007d02:	607a      	str	r2, [r7, #4]
 8007d04:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d107      	bne.n	8007d20 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d14:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e08d      	b.n	8007e3c <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	f040 8086 	bne.w	8007e3a <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2200      	movs	r2, #0
 8007d32:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007d34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	441a      	add	r2, r3
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d907      	bls.n	8007d52 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d46:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e074      	b.n	8007e3c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2203      	movs	r2, #3
 8007d56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	62da      	str	r2, [r3, #44]	; 0x2c
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
#else
      hsd->pRxBuffPtr = pData;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	68ba      	ldr	r2, [r7, #8]
 8007d66:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	025a      	lsls	r2, r3, #9
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d002      	beq.n	8007d7e <HAL_SD_ReadBlocks_DMA+0x86>
      {
        add *= 512U;
 8007d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d7a:	025b      	lsls	r3, r3, #9
 8007d7c:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8007d82:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	025b      	lsls	r3, r3, #9
 8007d88:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007d8a:	2390      	movs	r3, #144	; 0x90
 8007d8c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007d8e:	2302      	movs	r3, #2
 8007d90:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007d92:	2300      	movs	r3, #0
 8007d94:	623b      	str	r3, [r7, #32]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      config.DPSM          = SDMMC_DPSM_DISABLE;
 8007d96:	2300      	movs	r3, #0
 8007d98:	627b      	str	r3, [r7, #36]	; 0x24
#else
      config.DPSM          = SDMMC_DPSM_ENABLE;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f107 0210 	add.w	r2, r7, #16
 8007da2:	4611      	mov	r1, r2
 8007da4:	4618      	mov	r0, r3
 8007da6:	f002 ff01 	bl	800abac <SDMMC_ConfigData>

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

      __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	68da      	ldr	r2, [r3, #12]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007db8:	60da      	str	r2, [r3, #12]
      hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68ba      	ldr	r2, [r7, #8]
 8007dc0:	659a      	str	r2, [r3, #88]	; 0x58
      hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d90a      	bls.n	8007de6 <HAL_SD_ReadBlocks_DMA+0xee>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2282      	movs	r2, #130	; 0x82
 8007dd4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ddc:	4618      	mov	r0, r3
 8007dde:	f002 ff57 	bl	800ac90 <SDMMC_CmdReadMultiBlock>
 8007de2:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007de4:	e009      	b.n	8007dfa <HAL_SD_ReadBlocks_DMA+0x102>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2281      	movs	r2, #129	; 0x81
 8007dea:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007df2:	4618      	mov	r0, r3
 8007df4:	f002 ff29 	bl	800ac4a <SDMMC_CmdReadSingleBlock>
 8007df8:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8007dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d012      	beq.n	8007e26 <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a0f      	ldr	r2, [pc, #60]	; (8007e44 <HAL_SD_ReadBlocks_DMA+0x14c>)
 8007e06:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e0e:	431a      	orrs	r2, r3
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2201      	movs	r2, #1
 8007e18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	e00a      	b.n	8007e3c <HAL_SD_ReadBlocks_DMA+0x144>
      }

      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8007e34:	63da      	str	r2, [r3, #60]	; 0x3c

      return HAL_OK;
 8007e36:	2300      	movs	r3, #0
 8007e38:	e000      	b.n	8007e3c <HAL_SD_ReadBlocks_DMA+0x144>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 8007e3a:	2302      	movs	r3, #2
  }
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3730      	adds	r7, #48	; 0x30
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}
 8007e44:	1fe00fff 	.word	0x1fe00fff

08007e48 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b08c      	sub	sp, #48	; 0x30
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
 8007e54:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d107      	bne.n	8007e70 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e64:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e08d      	b.n	8007f8c <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	f040 8086 	bne.w	8007f8a <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2200      	movs	r2, #0
 8007e82:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007e84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	441a      	add	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d907      	bls.n	8007ea2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e96:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e074      	b.n	8007f8c <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2203      	movs	r2, #3
 8007ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    hsd->pTxBuffPtr = pData;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	68ba      	ldr	r2, [r7, #8]
 8007eb6:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	025a      	lsls	r2, r3, #9
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d002      	beq.n	8007ece <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 8007ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eca:	025b      	lsls	r3, r3, #9
 8007ecc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007ece:	f04f 33ff 	mov.w	r3, #4294967295
 8007ed2:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	025b      	lsls	r3, r3, #9
 8007ed8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007eda:	2390      	movs	r3, #144	; 0x90
 8007edc:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f107 0210 	add.w	r2, r7, #16
 8007ef2:	4611      	mov	r1, r2
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f002 fe59 	bl	800abac <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68da      	ldr	r2, [r3, #12]
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f08:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68ba      	ldr	r2, [r7, #8]
 8007f10:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2201      	movs	r2, #1
 8007f18:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d90a      	bls.n	8007f36 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	22a0      	movs	r2, #160	; 0xa0
 8007f24:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f002 fef5 	bl	800ad1c <SDMMC_CmdWriteMultiBlock>
 8007f32:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007f34:	e009      	b.n	8007f4a <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2290      	movs	r2, #144	; 0x90
 8007f3a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f42:	4618      	mov	r0, r3
 8007f44:	f002 fec7 	bl	800acd6 <SDMMC_CmdWriteSingleBlock>
 8007f48:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d012      	beq.n	8007f76 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a0f      	ldr	r2, [pc, #60]	; (8007f94 <HAL_SD_WriteBlocks_DMA+0x14c>)
 8007f56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f5e:	431a      	orrs	r2, r3
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e00a      	b.n	8007f8c <HAL_SD_WriteBlocks_DMA+0x144>

      /* Enable SD Error interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));
#else
      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 8007f84:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      return HAL_OK;
 8007f86:	2300      	movs	r3, #0
 8007f88:	e000      	b.n	8007f8c <HAL_SD_WriteBlocks_DMA+0x144>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 8007f8a:	2302      	movs	r3, #2
  }
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3730      	adds	r7, #48	; 0x30
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}
 8007f94:	1fe00fff 	.word	0x1fe00fff

08007f98 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b084      	sub	sp, #16
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa4:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d008      	beq.n	8007fc6 <HAL_SD_IRQHandler+0x2e>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f003 0308 	and.w	r3, r3, #8
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d003      	beq.n	8007fc6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f001 f98c 	bl	80092dc <SD_Read_IT>
 8007fc4:	e199      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 80ae 	beq.w	8008132 <HAL_SD_IRQHandler+0x19a>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007fde:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	6812      	ldr	r2, [r2, #0]
 8007fea:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8007fee:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8007ff2:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008002:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	68da      	ldr	r2, [r3, #12]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008012:	60da      	str	r2, [r3, #12]
#else
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if((context & SD_CONTEXT_IT) != 0U)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f003 0308 	and.w	r3, r3, #8
 800801a:	2b00      	cmp	r3, #0
 800801c:	d038      	beq.n	8008090 <HAL_SD_IRQHandler+0xf8>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	f003 0302 	and.w	r3, r3, #2
 8008024:	2b00      	cmp	r3, #0
 8008026:	d104      	bne.n	8008032 <HAL_SD_IRQHandler+0x9a>
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f003 0320 	and.w	r3, r3, #32
 800802e:	2b00      	cmp	r3, #0
 8008030:	d011      	beq.n	8008056 <HAL_SD_IRQHandler+0xbe>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4618      	mov	r0, r3
 8008038:	f002 fe94 	bl	800ad64 <SDMMC_CmdStopTransfer>
 800803c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d008      	beq.n	8008056 <HAL_SD_IRQHandler+0xbe>
        {
          hsd->ErrorCode |= errorstate;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	431a      	orrs	r2, r3
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f000 f957 	bl	8008304 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4aa0      	ldr	r2, [pc, #640]	; (80082dc <HAL_SD_IRQHandler+0x344>)
 800805c:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2201      	movs	r2, #1
 8008062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f003 0301 	and.w	r3, r3, #1
 8008072:	2b00      	cmp	r3, #0
 8008074:	d104      	bne.n	8008080 <HAL_SD_IRQHandler+0xe8>
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f003 0302 	and.w	r3, r3, #2
 800807c:	2b00      	cmp	r3, #0
 800807e:	d003      	beq.n	8008088 <HAL_SD_IRQHandler+0xf0>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f004 fd6f 	bl	800cb64 <HAL_SD_RxCpltCallback>
 8008086:	e138      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f004 fd61 	bl	800cb50 <HAL_SD_TxCpltCallback>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    /* Nothing to do */
  }
}
 800808e:	e134      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008096:	2b00      	cmp	r3, #0
 8008098:	f000 812f 	beq.w	80082fa <HAL_SD_IRQHandler+0x362>
      hsd->Instance->DLEN = 0;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2200      	movs	r2, #0
 80080a2:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2200      	movs	r2, #0
 80080aa:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2200      	movs	r2, #0
 80080b2:	651a      	str	r2, [r3, #80]	; 0x50
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f003 0302 	and.w	r3, r3, #2
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d104      	bne.n	80080c8 <HAL_SD_IRQHandler+0x130>
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f003 0320 	and.w	r3, r3, #32
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d011      	beq.n	80080ec <HAL_SD_IRQHandler+0x154>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4618      	mov	r0, r3
 80080ce:	f002 fe49 	bl	800ad64 <SDMMC_CmdStopTransfer>
 80080d2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d008      	beq.n	80080ec <HAL_SD_IRQHandler+0x154>
          hsd->ErrorCode |= errorstate;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	431a      	orrs	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 f90c 	bl	8008304 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f003 0310 	and.w	r3, r3, #16
 8008100:	2b00      	cmp	r3, #0
 8008102:	d104      	bne.n	800810e <HAL_SD_IRQHandler+0x176>
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f003 0320 	and.w	r3, r3, #32
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <HAL_SD_IRQHandler+0x17c>
        HAL_SD_TxCpltCallback(hsd);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f004 fd1e 	bl	800cb50 <HAL_SD_TxCpltCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f003 0301 	and.w	r3, r3, #1
 800811a:	2b00      	cmp	r3, #0
 800811c:	d105      	bne.n	800812a <HAL_SD_IRQHandler+0x192>
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f003 0302 	and.w	r3, r3, #2
 8008124:	2b00      	cmp	r3, #0
 8008126:	f000 80e8 	beq.w	80082fa <HAL_SD_IRQHandler+0x362>
        HAL_SD_RxCpltCallback(hsd);
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f004 fd1a 	bl	800cb64 <HAL_SD_RxCpltCallback>
}
 8008130:	e0e3      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008138:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800813c:	2b00      	cmp	r3, #0
 800813e:	d008      	beq.n	8008152 <HAL_SD_IRQHandler+0x1ba>
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f003 0308 	and.w	r3, r3, #8
 8008146:	2b00      	cmp	r3, #0
 8008148:	d003      	beq.n	8008152 <HAL_SD_IRQHandler+0x1ba>
    SD_Write_IT(hsd);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f001 f917 	bl	800937e <SD_Write_IT>
 8008150:	e0d3      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008158:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800815c:	2b00      	cmp	r3, #0
 800815e:	f000 809d 	beq.w	800829c <HAL_SD_IRQHandler+0x304>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008168:	f003 0302 	and.w	r3, r3, #2
 800816c:	2b00      	cmp	r3, #0
 800816e:	d005      	beq.n	800817c <HAL_SD_IRQHandler+0x1e4>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008174:	f043 0202 	orr.w	r2, r3, #2
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008182:	f003 0308 	and.w	r3, r3, #8
 8008186:	2b00      	cmp	r3, #0
 8008188:	d005      	beq.n	8008196 <HAL_SD_IRQHandler+0x1fe>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800818e:	f043 0208 	orr.w	r2, r3, #8
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800819c:	f003 0320 	and.w	r3, r3, #32
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d005      	beq.n	80081b0 <HAL_SD_IRQHandler+0x218>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081a8:	f043 0220 	orr.w	r2, r3, #32
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081b6:	f003 0310 	and.w	r3, r3, #16
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d005      	beq.n	80081ca <HAL_SD_IRQHandler+0x232>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c2:	f043 0210 	orr.w	r2, r3, #16
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a43      	ldr	r2, [pc, #268]	; (80082dc <HAL_SD_IRQHandler+0x344>)
 80081d0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80081e0:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68da      	ldr	r2, [r3, #12]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081f0:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008200:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	68da      	ldr	r2, [r3, #12]
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008210:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4618      	mov	r0, r3
 8008218:	f002 fda4 	bl	800ad64 <SDMMC_CmdStopTransfer>
 800821c:	4602      	mov	r2, r0
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008222:	431a      	orrs	r2, r3
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	68da      	ldr	r2, [r3, #12]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008236:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008240:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f003 0308 	and.w	r3, r3, #8
 8008248:	2b00      	cmp	r3, #0
 800824a:	d00a      	beq.n	8008262 <HAL_SD_IRQHandler+0x2ca>
      hsd->State = HAL_SD_STATE_READY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2201      	movs	r2, #1
 8008250:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 f852 	bl	8008304 <HAL_SD_ErrorCallback>
}
 8008260:	e04b      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008268:	2b00      	cmp	r3, #0
 800826a:	d046      	beq.n	80082fa <HAL_SD_IRQHandler+0x362>
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008270:	2b00      	cmp	r3, #0
 8008272:	d042      	beq.n	80082fa <HAL_SD_IRQHandler+0x362>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008282:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	2200      	movs	r2, #0
 800828a:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_ErrorCallback(hsd);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 f835 	bl	8008304 <HAL_SD_ErrorCallback>
}
 800829a:	e02e      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d027      	beq.n	80082fa <HAL_SD_IRQHandler+0x362>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082b2:	639a      	str	r2, [r3, #56]	; 0x38
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082ba:	f003 0304 	and.w	r3, r3, #4
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d10e      	bne.n	80082e0 <HAL_SD_IRQHandler+0x348>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f003 0320 	and.w	r3, r3, #32
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d003      	beq.n	80082d4 <HAL_SD_IRQHandler+0x33c>
        HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(hsd);
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f001 f8d4 	bl	800947a <HAL_SDEx_Write_DMADoubleBuffer1CpltCallback>
}
 80082d2:	e012      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
        HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(hsd);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f001 f8bc 	bl	8009452 <HAL_SDEx_Read_DMADoubleBuffer1CpltCallback>
}
 80082da:	e00e      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
 80082dc:	18000f3a 	.word	0x18000f3a
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f003 0320 	and.w	r3, r3, #32
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d003      	beq.n	80082f2 <HAL_SD_IRQHandler+0x35a>
        HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(hsd);
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f001 f8bb 	bl	8009466 <HAL_SDEx_Write_DMADoubleBuffer0CpltCallback>
}
 80082f0:	e003      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
        HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(hsd);
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f001 f8a3 	bl	800943e <HAL_SDEx_Read_DMADoubleBuffer0CpltCallback>
}
 80082f8:	e7ff      	b.n	80082fa <HAL_SD_IRQHandler+0x362>
 80082fa:	bf00      	nop
 80082fc:	3710      	adds	r7, #16
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
 8008302:	bf00      	nop

08008304 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800830c:	bf00      	nop
 800830e:	370c      	adds	r7, #12
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr

08008318 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008326:	0f9b      	lsrs	r3, r3, #30
 8008328:	b2da      	uxtb	r2, r3
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008332:	0e9b      	lsrs	r3, r3, #26
 8008334:	b2db      	uxtb	r3, r3
 8008336:	f003 030f 	and.w	r3, r3, #15
 800833a:	b2da      	uxtb	r2, r3
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008344:	0e1b      	lsrs	r3, r3, #24
 8008346:	b2db      	uxtb	r3, r3
 8008348:	f003 0303 	and.w	r3, r3, #3
 800834c:	b2da      	uxtb	r2, r3
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008356:	0c1b      	lsrs	r3, r3, #16
 8008358:	b2da      	uxtb	r2, r3
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008362:	0a1b      	lsrs	r3, r3, #8
 8008364:	b2da      	uxtb	r2, r3
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800836e:	b2da      	uxtb	r2, r3
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008378:	0d1b      	lsrs	r3, r3, #20
 800837a:	b29a      	uxth	r2, r3
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008384:	0c1b      	lsrs	r3, r3, #16
 8008386:	b2db      	uxtb	r3, r3
 8008388:	f003 030f 	and.w	r3, r3, #15
 800838c:	b2da      	uxtb	r2, r3
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008396:	0bdb      	lsrs	r3, r3, #15
 8008398:	b2db      	uxtb	r3, r3
 800839a:	f003 0301 	and.w	r3, r3, #1
 800839e:	b2da      	uxtb	r2, r3
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083a8:	0b9b      	lsrs	r3, r3, #14
 80083aa:	b2db      	uxtb	r3, r3
 80083ac:	f003 0301 	and.w	r3, r3, #1
 80083b0:	b2da      	uxtb	r2, r3
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083ba:	0b5b      	lsrs	r3, r3, #13
 80083bc:	b2db      	uxtb	r3, r3
 80083be:	f003 0301 	and.w	r3, r3, #1
 80083c2:	b2da      	uxtb	r2, r3
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083cc:	0b1b      	lsrs	r3, r3, #12
 80083ce:	b2db      	uxtb	r3, r3
 80083d0:	f003 0301 	and.w	r3, r3, #1
 80083d4:	b2da      	uxtb	r2, r3
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	2200      	movs	r2, #0
 80083de:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d163      	bne.n	80084b0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083ec:	009a      	lsls	r2, r3, #2
 80083ee:	f640 73fc 	movw	r3, #4092	; 0xffc
 80083f2:	4013      	ands	r3, r2
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80083f8:	0f92      	lsrs	r2, r2, #30
 80083fa:	431a      	orrs	r2, r3
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008404:	0edb      	lsrs	r3, r3, #27
 8008406:	b2db      	uxtb	r3, r3
 8008408:	f003 0307 	and.w	r3, r3, #7
 800840c:	b2da      	uxtb	r2, r3
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008416:	0e1b      	lsrs	r3, r3, #24
 8008418:	b2db      	uxtb	r3, r3
 800841a:	f003 0307 	and.w	r3, r3, #7
 800841e:	b2da      	uxtb	r2, r3
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008428:	0d5b      	lsrs	r3, r3, #21
 800842a:	b2db      	uxtb	r3, r3
 800842c:	f003 0307 	and.w	r3, r3, #7
 8008430:	b2da      	uxtb	r2, r3
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800843a:	0c9b      	lsrs	r3, r3, #18
 800843c:	b2db      	uxtb	r3, r3
 800843e:	f003 0307 	and.w	r3, r3, #7
 8008442:	b2da      	uxtb	r2, r3
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800844c:	0bdb      	lsrs	r3, r3, #15
 800844e:	b2db      	uxtb	r3, r3
 8008450:	f003 0307 	and.w	r3, r3, #7
 8008454:	b2da      	uxtb	r2, r3
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	691b      	ldr	r3, [r3, #16]
 800845e:	1c5a      	adds	r2, r3, #1
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	7e1b      	ldrb	r3, [r3, #24]
 8008468:	b2db      	uxtb	r3, r3
 800846a:	f003 0307 	and.w	r3, r3, #7
 800846e:	3302      	adds	r3, #2
 8008470:	2201      	movs	r2, #1
 8008472:	fa02 f303 	lsl.w	r3, r2, r3
 8008476:	687a      	ldr	r2, [r7, #4]
 8008478:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800847a:	fb02 f203 	mul.w	r2, r2, r3
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	7a1b      	ldrb	r3, [r3, #8]
 8008486:	b2db      	uxtb	r3, r3
 8008488:	f003 030f 	and.w	r3, r3, #15
 800848c:	2201      	movs	r2, #1
 800848e:	409a      	lsls	r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800849c:	0a52      	lsrs	r2, r2, #9
 800849e:	fb02 f203 	mul.w	r2, r2, r3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80084ac:	659a      	str	r2, [r3, #88]	; 0x58
 80084ae:	e031      	b.n	8008514 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d11d      	bne.n	80084f4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80084bc:	041b      	lsls	r3, r3, #16
 80084be:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80084c6:	0c1b      	lsrs	r3, r3, #16
 80084c8:	431a      	orrs	r2, r3
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	691b      	ldr	r3, [r3, #16]
 80084d2:	3301      	adds	r3, #1
 80084d4:	029a      	lsls	r2, r3, #10
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80084e8:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	659a      	str	r2, [r3, #88]	; 0x58
 80084f2:	e00f      	b.n	8008514 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a58      	ldr	r2, [pc, #352]	; (800865c <HAL_SD_GetCardCSD+0x344>)
 80084fa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008500:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e09d      	b.n	8008650 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008518:	0b9b      	lsrs	r3, r3, #14
 800851a:	b2db      	uxtb	r3, r3
 800851c:	f003 0301 	and.w	r3, r3, #1
 8008520:	b2da      	uxtb	r2, r3
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800852a:	09db      	lsrs	r3, r3, #7
 800852c:	b2db      	uxtb	r3, r3
 800852e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008532:	b2da      	uxtb	r2, r3
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800853c:	b2db      	uxtb	r3, r3
 800853e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008542:	b2da      	uxtb	r2, r3
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800854c:	0fdb      	lsrs	r3, r3, #31
 800854e:	b2da      	uxtb	r2, r3
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008558:	0f5b      	lsrs	r3, r3, #29
 800855a:	b2db      	uxtb	r3, r3
 800855c:	f003 0303 	and.w	r3, r3, #3
 8008560:	b2da      	uxtb	r2, r3
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800856a:	0e9b      	lsrs	r3, r3, #26
 800856c:	b2db      	uxtb	r3, r3
 800856e:	f003 0307 	and.w	r3, r3, #7
 8008572:	b2da      	uxtb	r2, r3
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800857c:	0d9b      	lsrs	r3, r3, #22
 800857e:	b2db      	uxtb	r3, r3
 8008580:	f003 030f 	and.w	r3, r3, #15
 8008584:	b2da      	uxtb	r2, r3
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800858e:	0d5b      	lsrs	r3, r3, #21
 8008590:	b2db      	uxtb	r3, r3
 8008592:	f003 0301 	and.w	r3, r3, #1
 8008596:	b2da      	uxtb	r2, r3
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	2200      	movs	r2, #0
 80085a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80085aa:	0c1b      	lsrs	r3, r3, #16
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	f003 0301 	and.w	r3, r3, #1
 80085b2:	b2da      	uxtb	r2, r3
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80085be:	0bdb      	lsrs	r3, r3, #15
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	f003 0301 	and.w	r3, r3, #1
 80085c6:	b2da      	uxtb	r2, r3
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80085d2:	0b9b      	lsrs	r3, r3, #14
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	f003 0301 	and.w	r3, r3, #1
 80085da:	b2da      	uxtb	r2, r3
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80085e6:	0b5b      	lsrs	r3, r3, #13
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	f003 0301 	and.w	r3, r3, #1
 80085ee:	b2da      	uxtb	r2, r3
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80085fa:	0b1b      	lsrs	r3, r3, #12
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	f003 0301 	and.w	r3, r3, #1
 8008602:	b2da      	uxtb	r2, r3
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800860e:	0a9b      	lsrs	r3, r3, #10
 8008610:	b2db      	uxtb	r3, r3
 8008612:	f003 0303 	and.w	r3, r3, #3
 8008616:	b2da      	uxtb	r2, r3
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008622:	0a1b      	lsrs	r3, r3, #8
 8008624:	b2db      	uxtb	r3, r3
 8008626:	f003 0303 	and.w	r3, r3, #3
 800862a:	b2da      	uxtb	r2, r3
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008636:	085b      	lsrs	r3, r3, #1
 8008638:	b2db      	uxtb	r3, r3
 800863a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800863e:	b2da      	uxtb	r2, r3
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	2201      	movs	r2, #1
 800864a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800864e:	2300      	movs	r3, #0
}
 8008650:	4618      	mov	r0, r3
 8008652:	370c      	adds	r7, #12
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr
 800865c:	1fe00fff 	.word	0x1fe00fff

08008660 <HAL_SD_GetCardStatus>:
  * @param  pStatus Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b094      	sub	sp, #80	; 0x50
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800866a:	2300      	movs	r3, #0
 800866c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8008670:	f107 0308 	add.w	r3, r7, #8
 8008674:	4619      	mov	r1, r3
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f000 fbd2 	bl	8008e20 <SD_SendSDStatus>
 800867c:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800867e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008680:	2b00      	cmp	r3, #0
 8008682:	d011      	beq.n	80086a8 <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a4f      	ldr	r2, [pc, #316]	; (80087c8 <HAL_SD_GetCardStatus+0x168>)
 800868a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008690:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008692:	431a      	orrs	r2, r3
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2201      	movs	r2, #1
 800869c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 80086a0:	2301      	movs	r3, #1
 80086a2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80086a6:	e070      	b.n	800878a <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	099b      	lsrs	r3, r3, #6
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	f003 0303 	and.w	r3, r3, #3
 80086b2:	b2da      	uxtb	r2, r3
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	095b      	lsrs	r3, r3, #5
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	f003 0301 	and.w	r3, r3, #1
 80086c2:	b2da      	uxtb	r2, r3
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	0a1b      	lsrs	r3, r3, #8
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80086d2:	b29a      	uxth	r2, r3
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	0e1b      	lsrs	r3, r3, #24
 80086d8:	b29b      	uxth	r3, r3
 80086da:	4313      	orrs	r3, r2
 80086dc:	b29a      	uxth	r2, r3
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	061a      	lsls	r2, r3, #24
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	021b      	lsls	r3, r3, #8
 80086ea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80086ee:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	0a1b      	lsrs	r3, r3, #8
 80086f4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80086f8:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	0e1b      	lsrs	r3, r3, #24
 80086fe:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	b2da      	uxtb	r2, r3
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	0a1b      	lsrs	r3, r3, #8
 8008710:	b2da      	uxtb	r2, r3
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	0d1b      	lsrs	r3, r3, #20
 800871a:	b2db      	uxtb	r3, r3
 800871c:	f003 030f 	and.w	r3, r3, #15
 8008720:	b2da      	uxtb	r2, r3
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	0c1b      	lsrs	r3, r3, #16
 800872a:	b29b      	uxth	r3, r3
 800872c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008730:	b29a      	uxth	r2, r3
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	b29b      	uxth	r3, r3
 8008736:	b2db      	uxtb	r3, r3
 8008738:	b29b      	uxth	r3, r3
 800873a:	4313      	orrs	r3, r2
 800873c:	b29a      	uxth	r2, r3
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	0a9b      	lsrs	r3, r3, #10
 8008746:	b2db      	uxtb	r3, r3
 8008748:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800874c:	b2da      	uxtb	r2, r3
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	0a1b      	lsrs	r3, r3, #8
 8008756:	b2db      	uxtb	r3, r3
 8008758:	f003 0303 	and.w	r3, r3, #3
 800875c:	b2da      	uxtb	r2, r3
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	73da      	strb	r2, [r3, #15]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	091b      	lsrs	r3, r3, #4
 8008766:	b2db      	uxtb	r3, r3
 8008768:	f003 030f 	and.w	r3, r3, #15
 800876c:	b2da      	uxtb	r2, r3
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	b2db      	uxtb	r3, r3
 8008776:	f003 030f 	and.w	r3, r3, #15
 800877a:	b2da      	uxtb	r2, r3
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8008780:	69bb      	ldr	r3, [r7, #24]
 8008782:	0e1b      	lsrs	r3, r3, #24
 8008784:	b2da      	uxtb	r2, r3
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	749a      	strb	r2, [r3, #18]
#endif
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008792:	4618      	mov	r0, r3
 8008794:	f002 fa36 	bl	800ac04 <SDMMC_CmdBlockLength>
 8008798:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800879a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00d      	beq.n	80087bc <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a08      	ldr	r2, [pc, #32]	; (80087c8 <HAL_SD_GetCardStatus+0x168>)
 80087a6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087ac:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2201      	movs	r2, #1
 80087b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 80087bc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3750      	adds	r7, #80	; 0x50
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}
 80087c8:	1fe00fff 	.word	0x1fe00fff

080087cc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b083      	sub	sp, #12
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008816:	2300      	movs	r3, #0
}
 8008818:	4618      	mov	r0, r3
 800881a:	370c      	adds	r7, #12
 800881c:	46bd      	mov	sp, r7
 800881e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008822:	4770      	bx	lr

08008824 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008824:	b5b0      	push	{r4, r5, r7, lr}
 8008826:	b090      	sub	sp, #64	; 0x40
 8008828:	af04      	add	r7, sp, #16
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800882e:	2300      	movs	r3, #0
 8008830:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2203      	movs	r2, #3
 8008838:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008840:	2b03      	cmp	r3, #3
 8008842:	d02e      	beq.n	80088a2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800884a:	d106      	bne.n	800885a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008850:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	639a      	str	r2, [r3, #56]	; 0x38
 8008858:	e029      	b.n	80088ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008860:	d10a      	bne.n	8008878 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fbd4 	bl	8009010 <SD_WideBus_Enable>
 8008868:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800886e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008870:	431a      	orrs	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	639a      	str	r2, [r3, #56]	; 0x38
 8008876:	e01a      	b.n	80088ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d10a      	bne.n	8008894 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 fc11 	bl	80090a6 <SD_WideBus_Disable>
 8008884:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800888a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800888c:	431a      	orrs	r2, r3
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	639a      	str	r2, [r3, #56]	; 0x38
 8008892:	e00c      	b.n	80088ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008898:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	639a      	str	r2, [r3, #56]	; 0x38
 80088a0:	e005      	b.n	80088ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d007      	beq.n	80088c6 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a60      	ldr	r2, [pc, #384]	; (8008a3c <HAL_SD_ConfigWideBusOperation+0x218>)
 80088bc:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80088c4:	e097      	b.n	80089f6 <HAL_SD_ConfigWideBusOperation+0x1d2>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 80088c6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80088ca:	f7fd fc6f 	bl	80061ac <HAL_RCCEx_GetPeriphCLKFreq>
 80088ce:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 80088d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	f000 8086 	beq.w	80089e4 <HAL_SD_ConfigWideBusOperation+0x1c0>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	689b      	ldr	r3, [r3, #8]
 80088e2:	613b      	str	r3, [r7, #16]
      Init.BusWide             = WideMode;
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	617b      	str	r3, [r7, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	695a      	ldr	r2, [r3, #20]
 80088f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f4:	4952      	ldr	r1, [pc, #328]	; (8008a40 <HAL_SD_ConfigWideBusOperation+0x21c>)
 80088f6:	fba1 1303 	umull	r1, r3, r1, r3
 80088fa:	0e1b      	lsrs	r3, r3, #24
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d303      	bcc.n	8008908 <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	695b      	ldr	r3, [r3, #20]
 8008904:	61fb      	str	r3, [r7, #28]
 8008906:	e05a      	b.n	80089be <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800890c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008910:	d103      	bne.n	800891a <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	61fb      	str	r3, [r7, #28]
 8008918:	e051      	b.n	80089be <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800891e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008922:	d126      	bne.n	8008972 <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	695b      	ldr	r3, [r3, #20]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d10e      	bne.n	800894a <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800892c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800892e:	4a45      	ldr	r2, [pc, #276]	; (8008a44 <HAL_SD_ConfigWideBusOperation+0x220>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d906      	bls.n	8008942 <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8008934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008936:	4a42      	ldr	r2, [pc, #264]	; (8008a40 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8008938:	fba2 2303 	umull	r2, r3, r2, r3
 800893c:	0e5b      	lsrs	r3, r3, #25
 800893e:	61fb      	str	r3, [r7, #28]
 8008940:	e03d      	b.n	80089be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	695b      	ldr	r3, [r3, #20]
 8008946:	61fb      	str	r3, [r7, #28]
 8008948:	e039      	b.n	80089be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	695b      	ldr	r3, [r3, #20]
 800894e:	005b      	lsls	r3, r3, #1
 8008950:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008952:	fbb2 f3f3 	udiv	r3, r2, r3
 8008956:	4a3b      	ldr	r2, [pc, #236]	; (8008a44 <HAL_SD_ConfigWideBusOperation+0x220>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d906      	bls.n	800896a <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800895c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800895e:	4a38      	ldr	r2, [pc, #224]	; (8008a40 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8008960:	fba2 2303 	umull	r2, r3, r2, r3
 8008964:	0e5b      	lsrs	r3, r3, #25
 8008966:	61fb      	str	r3, [r7, #28]
 8008968:	e029      	b.n	80089be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	695b      	ldr	r3, [r3, #20]
 800896e:	61fb      	str	r3, [r7, #28]
 8008970:	e025      	b.n	80089be <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	695b      	ldr	r3, [r3, #20]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d10e      	bne.n	8008998 <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800897a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800897c:	4a32      	ldr	r2, [pc, #200]	; (8008a48 <HAL_SD_ConfigWideBusOperation+0x224>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d906      	bls.n	8008990 <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8008982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008984:	4a2e      	ldr	r2, [pc, #184]	; (8008a40 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8008986:	fba2 2303 	umull	r2, r3, r2, r3
 800898a:	0e1b      	lsrs	r3, r3, #24
 800898c:	61fb      	str	r3, [r7, #28]
 800898e:	e016      	b.n	80089be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	695b      	ldr	r3, [r3, #20]
 8008994:	61fb      	str	r3, [r7, #28]
 8008996:	e012      	b.n	80089be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	695b      	ldr	r3, [r3, #20]
 800899c:	005b      	lsls	r3, r3, #1
 800899e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80089a4:	4a28      	ldr	r2, [pc, #160]	; (8008a48 <HAL_SD_ConfigWideBusOperation+0x224>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d906      	bls.n	80089b8 <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80089aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ac:	4a24      	ldr	r2, [pc, #144]	; (8008a40 <HAL_SD_ConfigWideBusOperation+0x21c>)
 80089ae:	fba2 2303 	umull	r2, r3, r2, r3
 80089b2:	0e1b      	lsrs	r3, r3, #24
 80089b4:	61fb      	str	r3, [r7, #28]
 80089b6:	e002      	b.n	80089be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	695b      	ldr	r3, [r3, #20]
 80089bc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	699b      	ldr	r3, [r3, #24]
 80089c2:	623b      	str	r3, [r7, #32]
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681d      	ldr	r5, [r3, #0]
 80089c8:	466c      	mov	r4, sp
 80089ca:	f107 0318 	add.w	r3, r7, #24
 80089ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80089d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80089d6:	f107 030c 	add.w	r3, r7, #12
 80089da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80089dc:	4628      	mov	r0, r5
 80089de:	f002 f833 	bl	800aa48 <SDMMC_Init>
 80089e2:	e008      	b.n	80089f6 <HAL_SD_ConfigWideBusOperation+0x1d2>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 80089f0:	2301      	movs	r3, #1
 80089f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80089fe:	4618      	mov	r0, r3
 8008a00:	f002 f900 	bl	800ac04 <SDMMC_CmdBlockLength>
 8008a04:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d00c      	beq.n	8008a26 <HAL_SD_ConfigWideBusOperation+0x202>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a0a      	ldr	r2, [pc, #40]	; (8008a3c <HAL_SD_ConfigWideBusOperation+0x218>)
 8008a12:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a1a:	431a      	orrs	r2, r3
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2201      	movs	r2, #1
 8008a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8008a2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3730      	adds	r7, #48	; 0x30
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bdb0      	pop	{r4, r5, r7, pc}
 8008a3a:	bf00      	nop
 8008a3c:	1fe00fff 	.word	0x1fe00fff
 8008a40:	55e63b89 	.word	0x55e63b89
 8008a44:	02faf080 	.word	0x02faf080
 8008a48:	017d7840 	.word	0x017d7840

08008a4c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b086      	sub	sp, #24
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008a54:	2300      	movs	r3, #0
 8008a56:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008a58:	f107 030c 	add.w	r3, r7, #12
 8008a5c:	4619      	mov	r1, r3
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 faae 	bl	8008fc0 <SD_SendStatus>
 8008a64:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d005      	beq.n	8008a78 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a70:	697b      	ldr	r3, [r7, #20]
 8008a72:	431a      	orrs	r2, r3
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	0a5b      	lsrs	r3, r3, #9
 8008a7c:	f003 030f 	and.w	r3, r3, #15
 8008a80:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008a82:	693b      	ldr	r3, [r7, #16]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3718      	adds	r7, #24
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b090      	sub	sp, #64	; 0x40
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008a94:	2301      	movs	r3, #1
 8008a96:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f002 f82d 	bl	800aafc <SDMMC_GetPowerState>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d102      	bne.n	8008aae <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008aa8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008aac:	e0a7      	b.n	8008bfe <SD_InitCard+0x172>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ab2:	2b03      	cmp	r3, #3
 8008ab4:	d02e      	beq.n	8008b14 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4618      	mov	r0, r3
 8008abc:	f002 fa72 	bl	800afa4 <SDMMC_CmdSendCID>
 8008ac0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ac2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d001      	beq.n	8008acc <SD_InitCard+0x40>
    {
      return errorstate;
 8008ac8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008aca:	e098      	b.n	8008bfe <SD_InitCard+0x172>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	2100      	movs	r1, #0
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f002 f857 	bl	800ab86 <SDMMC_GetResponse>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2104      	movs	r1, #4
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f002 f84e 	bl	800ab86 <SDMMC_GetResponse>
 8008aea:	4602      	mov	r2, r0
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	2108      	movs	r1, #8
 8008af6:	4618      	mov	r0, r3
 8008af8:	f002 f845 	bl	800ab86 <SDMMC_GetResponse>
 8008afc:	4602      	mov	r2, r0
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	210c      	movs	r1, #12
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f002 f83c 	bl	800ab86 <SDMMC_GetResponse>
 8008b0e:	4602      	mov	r2, r0
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b18:	2b03      	cmp	r3, #3
 8008b1a:	d00d      	beq.n	8008b38 <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f107 020e 	add.w	r2, r7, #14
 8008b24:	4611      	mov	r1, r2
 8008b26:	4618      	mov	r0, r3
 8008b28:	f002 fa7b 	bl	800b022 <SDMMC_CmdSetRelAdd>
 8008b2c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d001      	beq.n	8008b38 <SD_InitCard+0xac>
    {
      return errorstate;
 8008b34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b36:	e062      	b.n	8008bfe <SD_InitCard+0x172>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b3c:	2b03      	cmp	r3, #3
 8008b3e:	d036      	beq.n	8008bae <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008b40:	89fb      	ldrh	r3, [r7, #14]
 8008b42:	461a      	mov	r2, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681a      	ldr	r2, [r3, #0]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b50:	041b      	lsls	r3, r3, #16
 8008b52:	4619      	mov	r1, r3
 8008b54:	4610      	mov	r0, r2
 8008b56:	f002 fa44 	bl	800afe2 <SDMMC_CmdSendCSD>
 8008b5a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d001      	beq.n	8008b66 <SD_InitCard+0xda>
    {
      return errorstate;
 8008b62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b64:	e04b      	b.n	8008bfe <SD_InitCard+0x172>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2100      	movs	r1, #0
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f002 f80a 	bl	800ab86 <SDMMC_GetResponse>
 8008b72:	4602      	mov	r2, r0
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2104      	movs	r1, #4
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f002 f801 	bl	800ab86 <SDMMC_GetResponse>
 8008b84:	4602      	mov	r2, r0
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2108      	movs	r1, #8
 8008b90:	4618      	mov	r0, r3
 8008b92:	f001 fff8 	bl	800ab86 <SDMMC_GetResponse>
 8008b96:	4602      	mov	r2, r0
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	210c      	movs	r1, #12
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f001 ffef 	bl	800ab86 <SDMMC_GetResponse>
 8008ba8:	4602      	mov	r2, r0
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	2104      	movs	r1, #4
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f001 ffe6 	bl	800ab86 <SDMMC_GetResponse>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	0d1a      	lsrs	r2, r3, #20
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008bc2:	f107 0310 	add.w	r3, r7, #16
 8008bc6:	4619      	mov	r1, r3
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f7ff fba5 	bl	8008318 <HAL_SD_GetCardCSD>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d002      	beq.n	8008bda <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008bd4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008bd8:	e011      	b.n	8008bfe <SD_InitCard+0x172>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6819      	ldr	r1, [r3, #0]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008be2:	041b      	lsls	r3, r3, #16
 8008be4:	461a      	mov	r2, r3
 8008be6:	f04f 0300 	mov.w	r3, #0
 8008bea:	4608      	mov	r0, r1
 8008bec:	f002 f8f0 	bl	800add0 <SDMMC_CmdSelDesel>
 8008bf0:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d001      	beq.n	8008bfc <SD_InitCard+0x170>
  {
    return errorstate;
 8008bf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bfa:	e000      	b.n	8008bfe <SD_InitCard+0x172>
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3740      	adds	r7, #64	; 0x40
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
	...

08008c08 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b088      	sub	sp, #32
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008c10:	2300      	movs	r3, #0
 8008c12:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 8008c14:	2300      	movs	r3, #0
 8008c16:	61fb      	str	r3, [r7, #28]
 8008c18:	2300      	movs	r3, #0
 8008c1a:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
 8008c1c:	f7f8 ffba 	bl	8001b94 <HAL_GetTick>
 8008c20:	6178      	str	r0, [r7, #20]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4618      	mov	r0, r3
 8008c28:	f002 f8f6 	bl	800ae18 <SDMMC_CmdGoIdleState>
 8008c2c:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d001      	beq.n	8008c38 <SD_PowerON+0x30>
  {
    return errorstate;
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	e0ed      	b.n	8008e14 <SD_PowerON+0x20c>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f002 f909 	bl	800ae54 <SDMMC_CmdOperCond>
 8008c42:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d00d      	beq.n	8008c66 <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4618      	mov	r0, r3
 8008c56:	f002 f8df 	bl	800ae18 <SDMMC_CmdGoIdleState>
 8008c5a:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d004      	beq.n	8008c6c <SD_PowerON+0x64>
    {
      return errorstate;
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	e0d6      	b.n	8008e14 <SD_PowerON+0x20c>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2201      	movs	r2, #1
 8008c6a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d137      	bne.n	8008ce4 <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2100      	movs	r1, #0
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f002 f90a 	bl	800ae94 <SDMMC_CmdAppCommand>
 8008c80:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d02d      	beq.n	8008ce4 <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008c88:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008c8c:	e0c2      	b.n	8008e14 <SD_PowerON+0x20c>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	2100      	movs	r1, #0
 8008c94:	4618      	mov	r0, r3
 8008c96:	f002 f8fd 	bl	800ae94 <SDMMC_CmdAppCommand>
 8008c9a:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d001      	beq.n	8008ca6 <SD_PowerON+0x9e>
    {
      return errorstate;
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	e0b6      	b.n	8008e14 <SD_PowerON+0x20c>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	495c      	ldr	r1, [pc, #368]	; (8008e1c <SD_PowerON+0x214>)
 8008cac:	4618      	mov	r0, r3
 8008cae:	f002 f914 	bl	800aeda <SDMMC_CmdAppOperCommand>
 8008cb2:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d002      	beq.n	8008cc0 <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008cba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008cbe:	e0a9      	b.n	8008e14 <SD_PowerON+0x20c>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	2100      	movs	r1, #0
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f001 ff5d 	bl	800ab86 <SDMMC_GetResponse>
 8008ccc:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008cce:	69fb      	ldr	r3, [r7, #28]
 8008cd0:	0fdb      	lsrs	r3, r3, #31
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d101      	bne.n	8008cda <SD_PowerON+0xd2>
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	e000      	b.n	8008cdc <SD_PowerON+0xd4>
 8008cda:	2300      	movs	r3, #0
 8008cdc:	61bb      	str	r3, [r7, #24]

    count++;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	3301      	adds	r3, #1
 8008ce2:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d802      	bhi.n	8008cf4 <SD_PowerON+0xec>
 8008cee:	69bb      	ldr	r3, [r7, #24]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d0cc      	beq.n	8008c8e <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d902      	bls.n	8008d04 <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008cfe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008d02:	e087      	b.n	8008e14 <SD_PowerON+0x20c>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008d04:	69fb      	ldr	r3, [r7, #28]
 8008d06:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d07e      	beq.n	8008e0c <SD_PowerON+0x204>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2201      	movs	r2, #1
 8008d12:	63da      	str	r2, [r3, #60]	; 0x3c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	699b      	ldr	r3, [r3, #24]
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d17a      	bne.n	8008e12 <SD_PowerON+0x20a>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d075      	beq.n	8008e12 <SD_PowerON+0x20a>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d2c:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f042 0208 	orr.w	r2, r2, #8
 8008d3c:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4618      	mov	r0, r3
 8008d44:	f002 f9d4 	bl	800b0f0 <SDMMC_CmdVoltageSwitch>
 8008d48:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d00c      	beq.n	8008d6a <SD_PowerON+0x162>
        {
          return errorstate;
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	e05f      	b.n	8008e14 <SD_PowerON+0x20c>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008d54:	f7f8 ff1e 	bl	8001b94 <HAL_GetTick>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	1ad3      	subs	r3, r2, r3
 8008d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d62:	d102      	bne.n	8008d6a <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 8008d64:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008d68:	e054      	b.n	8008e14 <SD_PowerON+0x20c>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008d74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008d78:	d1ec      	bne.n	8008d54 <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8008d82:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008d8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d92:	d002      	beq.n	8008d9a <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8008d94:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008d98:	e03c      	b.n	8008e14 <SD_PowerON+0x20c>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 8008d9a:	2001      	movs	r0, #1
 8008d9c:	f000 fb44 	bl	8009428 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
#endif

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f042 0204 	orr.w	r2, r2, #4
 8008dae:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8008db0:	e00a      	b.n	8008dc8 <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008db2:	f7f8 feef 	bl	8001b94 <HAL_GetTick>
 8008db6:	4602      	mov	r2, r0
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	1ad3      	subs	r3, r2, r3
 8008dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dc0:	d102      	bne.n	8008dc8 <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 8008dc2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008dc6:	e025      	b.n	8008e14 <SD_PowerON+0x20c>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dd2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008dd6:	d1ec      	bne.n	8008db2 <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008de0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008de8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008dec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008df0:	d102      	bne.n	8008df8 <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008df2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008df6:	e00d      	b.n	8008e14 <SD_PowerON+0x20c>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2213      	movs	r2, #19
 8008dfe:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f04f 32ff 	mov.w	r2, #4294967295
 8008e08:	639a      	str	r2, [r3, #56]	; 0x38
 8008e0a:	e002      	b.n	8008e12 <SD_PowerON+0x20a>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	63da      	str	r2, [r3, #60]	; 0x3c
  }


  return HAL_SD_ERROR_NONE;
 8008e12:	2300      	movs	r3, #0
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3720      	adds	r7, #32
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}
 8008e1c:	c1100000 	.word	0xc1100000

08008e20 <SD_SendSDStatus>:
  * @param  pSDstatus Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b08c      	sub	sp, #48	; 0x30
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
 8008e28:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008e2a:	f7f8 feb3 	bl	8001b94 <HAL_GetTick>
 8008e2e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	2100      	movs	r1, #0
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f001 fea3 	bl	800ab86 <SDMMC_GetResponse>
 8008e40:	4603      	mov	r3, r0
 8008e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e46:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008e4a:	d102      	bne.n	8008e52 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008e4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e50:	e0b0      	b.n	8008fb4 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	2140      	movs	r1, #64	; 0x40
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f001 fed3 	bl	800ac04 <SDMMC_CmdBlockLength>
 8008e5e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e60:	6a3b      	ldr	r3, [r7, #32]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d005      	beq.n	8008e72 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8008e6e:	6a3b      	ldr	r3, [r7, #32]
 8008e70:	e0a0      	b.n	8008fb4 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e7a:	041b      	lsls	r3, r3, #16
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	4610      	mov	r0, r2
 8008e80:	f002 f808 	bl	800ae94 <SDMMC_CmdAppCommand>
 8008e84:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e86:	6a3b      	ldr	r3, [r7, #32]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d005      	beq.n	8008e98 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8008e94:	6a3b      	ldr	r3, [r7, #32]
 8008e96:	e08d      	b.n	8008fb4 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008e98:	f04f 33ff 	mov.w	r3, #4294967295
 8008e9c:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8008e9e:	2340      	movs	r3, #64	; 0x40
 8008ea0:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8008ea2:	2360      	movs	r3, #96	; 0x60
 8008ea4:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008ea6:	2302      	movs	r3, #2
 8008ea8:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f107 0208 	add.w	r2, r7, #8
 8008eba:	4611      	mov	r1, r2
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	f001 fe75 	bl	800abac <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f002 f8f0 	bl	800b0ac <SDMMC_CmdStatusRegister>
 8008ecc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ece:	6a3b      	ldr	r3, [r7, #32]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d02b      	beq.n	8008f2c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8008edc:	6a3b      	ldr	r3, [r7, #32]
 8008ede:	e069      	b.n	8008fb4 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ee6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d013      	beq.n	8008f16 <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 8008eee:	2300      	movs	r3, #0
 8008ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ef2:	e00d      	b.n	8008f10 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f001 fdcf 	bl	800aa9c <SDMMC_ReadFIFO>
 8008efe:	4602      	mov	r2, r0
 8008f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f02:	601a      	str	r2, [r3, #0]
        pData++;
 8008f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f06:	3304      	adds	r3, #4
 8008f08:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 8008f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f0c:	3301      	adds	r3, #1
 8008f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f12:	2b07      	cmp	r3, #7
 8008f14:	d9ee      	bls.n	8008ef4 <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008f16:	f7f8 fe3d 	bl	8001b94 <HAL_GetTick>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f1e:	1ad3      	subs	r3, r2, r3
 8008f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f24:	d102      	bne.n	8008f2c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008f26:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008f2a:	e043      	b.n	8008fb4 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f32:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d0d2      	beq.n	8008ee0 <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f40:	f003 0308 	and.w	r3, r3, #8
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d001      	beq.n	8008f4c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008f48:	2308      	movs	r3, #8
 8008f4a:	e033      	b.n	8008fb4 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f52:	f003 0302 	and.w	r3, r3, #2
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d001      	beq.n	8008f5e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008f5a:	2302      	movs	r3, #2
 8008f5c:	e02a      	b.n	8008fb4 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f64:	f003 0320 	and.w	r3, r3, #32
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d017      	beq.n	8008f9c <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8008f6c:	2320      	movs	r3, #32
 8008f6e:	e021      	b.n	8008fb4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
#else
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4618      	mov	r0, r3
 8008f76:	f001 fd91 	bl	800aa9c <SDMMC_ReadFIFO>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f7e:	601a      	str	r2, [r3, #0]
    pData++;
 8008f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f82:	3304      	adds	r3, #4
 8008f84:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008f86:	f7f8 fe05 	bl	8001b94 <HAL_GetTick>
 8008f8a:	4602      	mov	r2, r0
 8008f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f8e:	1ad3      	subs	r3, r2, r3
 8008f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f94:	d102      	bne.n	8008f9c <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008f96:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008f9a:	e00b      	b.n	8008fb4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fa2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d1e2      	bne.n	8008f70 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	4a03      	ldr	r2, [pc, #12]	; (8008fbc <SD_SendSDStatus+0x19c>)
 8008fb0:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 8008fb2:	2300      	movs	r3, #0
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3730      	adds	r7, #48	; 0x30
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}
 8008fbc:	18000f3a 	.word	0x18000f3a

08008fc0 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d102      	bne.n	8008fd6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008fd0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008fd4:	e018      	b.n	8009008 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008fde:	041b      	lsls	r3, r3, #16
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	4610      	mov	r0, r2
 8008fe4:	f002 f83f 	bl	800b066 <SDMMC_CmdSendStatus>
 8008fe8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d001      	beq.n	8008ff4 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	e009      	b.n	8009008 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	2100      	movs	r1, #0
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f001 fdc3 	bl	800ab86 <SDMMC_GetResponse>
 8009000:	4602      	mov	r2, r0
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009006:	2300      	movs	r3, #0
}
 8009008:	4618      	mov	r0, r3
 800900a:	3710      	adds	r7, #16
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b086      	sub	sp, #24
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009018:	2300      	movs	r3, #0
 800901a:	60fb      	str	r3, [r7, #12]
 800901c:	2300      	movs	r3, #0
 800901e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2100      	movs	r1, #0
 8009026:	4618      	mov	r0, r3
 8009028:	f001 fdad 	bl	800ab86 <SDMMC_GetResponse>
 800902c:	4603      	mov	r3, r0
 800902e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009032:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009036:	d102      	bne.n	800903e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009038:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800903c:	e02f      	b.n	800909e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800903e:	f107 030c 	add.w	r3, r7, #12
 8009042:	4619      	mov	r1, r3
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 f879 	bl	800913c <SD_FindSCR>
 800904a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d001      	beq.n	8009056 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	e023      	b.n	800909e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800905c:	2b00      	cmp	r3, #0
 800905e:	d01c      	beq.n	800909a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681a      	ldr	r2, [r3, #0]
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009068:	041b      	lsls	r3, r3, #16
 800906a:	4619      	mov	r1, r3
 800906c:	4610      	mov	r0, r2
 800906e:	f001 ff11 	bl	800ae94 <SDMMC_CmdAppCommand>
 8009072:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d001      	beq.n	800907e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	e00f      	b.n	800909e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	2102      	movs	r1, #2
 8009084:	4618      	mov	r0, r3
 8009086:	f001 ff48 	bl	800af1a <SDMMC_CmdBusWidth>
 800908a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d001      	beq.n	8009096 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	e003      	b.n	800909e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009096:	2300      	movs	r3, #0
 8009098:	e001      	b.n	800909e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800909a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3718      	adds	r7, #24
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}

080090a6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80090a6:	b580      	push	{r7, lr}
 80090a8:	b086      	sub	sp, #24
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80090ae:	2300      	movs	r3, #0
 80090b0:	60fb      	str	r3, [r7, #12]
 80090b2:	2300      	movs	r3, #0
 80090b4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	2100      	movs	r1, #0
 80090bc:	4618      	mov	r0, r3
 80090be:	f001 fd62 	bl	800ab86 <SDMMC_GetResponse>
 80090c2:	4603      	mov	r3, r0
 80090c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80090cc:	d102      	bne.n	80090d4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80090ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090d2:	e02f      	b.n	8009134 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80090d4:	f107 030c 	add.w	r3, r7, #12
 80090d8:	4619      	mov	r1, r3
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 f82e 	bl	800913c <SD_FindSCR>
 80090e0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d001      	beq.n	80090ec <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	e023      	b.n	8009134 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d01c      	beq.n	8009130 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090fe:	041b      	lsls	r3, r3, #16
 8009100:	4619      	mov	r1, r3
 8009102:	4610      	mov	r0, r2
 8009104:	f001 fec6 	bl	800ae94 <SDMMC_CmdAppCommand>
 8009108:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d001      	beq.n	8009114 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	e00f      	b.n	8009134 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	2100      	movs	r1, #0
 800911a:	4618      	mov	r0, r3
 800911c:	f001 fefd 	bl	800af1a <SDMMC_CmdBusWidth>
 8009120:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d001      	beq.n	800912c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	e003      	b.n	8009134 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800912c:	2300      	movs	r3, #0
 800912e:	e001      	b.n	8009134 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009130:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009134:	4618      	mov	r0, r3
 8009136:	3718      	adds	r7, #24
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b08e      	sub	sp, #56	; 0x38
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009146:	f7f8 fd25 	bl	8001b94 <HAL_GetTick>
 800914a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800914c:	2300      	movs	r3, #0
 800914e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8009150:	2300      	movs	r3, #0
 8009152:	60bb      	str	r3, [r7, #8]
 8009154:	2300      	movs	r3, #0
 8009156:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	2108      	movs	r1, #8
 8009162:	4618      	mov	r0, r3
 8009164:	f001 fd4e 	bl	800ac04 <SDMMC_CmdBlockLength>
 8009168:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800916a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800916c:	2b00      	cmp	r3, #0
 800916e:	d001      	beq.n	8009174 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009172:	e0ad      	b.n	80092d0 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681a      	ldr	r2, [r3, #0]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800917c:	041b      	lsls	r3, r3, #16
 800917e:	4619      	mov	r1, r3
 8009180:	4610      	mov	r0, r2
 8009182:	f001 fe87 	bl	800ae94 <SDMMC_CmdAppCommand>
 8009186:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800918a:	2b00      	cmp	r3, #0
 800918c:	d001      	beq.n	8009192 <SD_FindSCR+0x56>
  {
    return errorstate;
 800918e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009190:	e09e      	b.n	80092d0 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009192:	f04f 33ff 	mov.w	r3, #4294967295
 8009196:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009198:	2308      	movs	r3, #8
 800919a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800919c:	2330      	movs	r3, #48	; 0x30
 800919e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80091a0:	2302      	movs	r3, #2
 80091a2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80091a4:	2300      	movs	r3, #0
 80091a6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80091a8:	2301      	movs	r3, #1
 80091aa:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f107 0210 	add.w	r2, r7, #16
 80091b4:	4611      	mov	r1, r2
 80091b6:	4618      	mov	r0, r3
 80091b8:	f001 fcf8 	bl	800abac <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4618      	mov	r0, r3
 80091c2:	f001 fecd 	bl	800af60 <SDMMC_CmdSendSCR>
 80091c6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80091c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d027      	beq.n	800921e <SD_FindSCR+0xe2>
  {
    return errorstate;
 80091ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091d0:	e07e      	b.n	80092d0 <SD_FindSCR+0x194>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d113      	bne.n	8009208 <SD_FindSCR+0xcc>
 80091e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d110      	bne.n	8009208 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4618      	mov	r0, r3
 80091ec:	f001 fc56 	bl	800aa9c <SDMMC_ReadFIFO>
 80091f0:	4603      	mov	r3, r0
 80091f2:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4618      	mov	r0, r3
 80091fa:	f001 fc4f 	bl	800aa9c <SDMMC_ReadFIFO>
 80091fe:	4603      	mov	r3, r0
 8009200:	60fb      	str	r3, [r7, #12]
      index++;
 8009202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009204:	3301      	adds	r3, #1
 8009206:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009208:	f7f8 fcc4 	bl	8001b94 <HAL_GetTick>
 800920c:	4602      	mov	r2, r0
 800920e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009210:	1ad3      	subs	r3, r2, r3
 8009212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009216:	d102      	bne.n	800921e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009218:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800921c:	e058      	b.n	80092d0 <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009224:	f240 532a 	movw	r3, #1322	; 0x52a
 8009228:	4013      	ands	r3, r2
 800922a:	2b00      	cmp	r3, #0
 800922c:	d0d1      	beq.n	80091d2 <SD_FindSCR+0x96>
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009234:	f003 0308 	and.w	r3, r3, #8
 8009238:	2b00      	cmp	r3, #0
 800923a:	d005      	beq.n	8009248 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	2208      	movs	r2, #8
 8009242:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009244:	2308      	movs	r3, #8
 8009246:	e043      	b.n	80092d0 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800924e:	f003 0302 	and.w	r3, r3, #2
 8009252:	2b00      	cmp	r3, #0
 8009254:	d005      	beq.n	8009262 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2202      	movs	r2, #2
 800925c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800925e:	2302      	movs	r3, #2
 8009260:	e036      	b.n	80092d0 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009268:	f003 0320 	and.w	r3, r3, #32
 800926c:	2b00      	cmp	r3, #0
 800926e:	d005      	beq.n	800927c <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	2220      	movs	r2, #32
 8009276:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009278:	2320      	movs	r3, #32
 800927a:	e029      	b.n	80092d0 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a15      	ldr	r2, [pc, #84]	; (80092d8 <SD_FindSCR+0x19c>)
 8009282:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	061a      	lsls	r2, r3, #24
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	021b      	lsls	r3, r3, #8
 800928c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009290:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	0a1b      	lsrs	r3, r3, #8
 8009296:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800929a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	0e1b      	lsrs	r3, r3, #24
 80092a0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80092a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092a4:	601a      	str	r2, [r3, #0]
    scr++;
 80092a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092a8:	3304      	adds	r3, #4
 80092aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	061a      	lsls	r2, r3, #24
 80092b0:	68bb      	ldr	r3, [r7, #8]
 80092b2:	021b      	lsls	r3, r3, #8
 80092b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80092b8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	0a1b      	lsrs	r3, r3, #8
 80092be:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80092c2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	0e1b      	lsrs	r3, r3, #24
 80092c8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80092ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092cc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80092ce:	2300      	movs	r3, #0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3738      	adds	r7, #56	; 0x38
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}
 80092d8:	18000f3a 	.word	0x18000f3a

080092dc <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b086      	sub	sp, #24
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092ee:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d03f      	beq.n	8009376 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80092f6:	2300      	movs	r3, #0
 80092f8:	617b      	str	r3, [r7, #20]
 80092fa:	e033      	b.n	8009364 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4618      	mov	r0, r3
 8009302:	f001 fbcb 	bl	800aa9c <SDMMC_ReadFIFO>
 8009306:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	b2da      	uxtb	r2, r3
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	3301      	adds	r3, #1
 8009314:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	3b01      	subs	r3, #1
 800931a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	0a1b      	lsrs	r3, r3, #8
 8009320:	b2da      	uxtb	r2, r3
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	3301      	adds	r3, #1
 800932a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	3b01      	subs	r3, #1
 8009330:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	0c1b      	lsrs	r3, r3, #16
 8009336:	b2da      	uxtb	r2, r3
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	3301      	adds	r3, #1
 8009340:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	3b01      	subs	r3, #1
 8009346:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	0e1b      	lsrs	r3, r3, #24
 800934c:	b2da      	uxtb	r2, r3
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	3301      	adds	r3, #1
 8009356:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	3b01      	subs	r3, #1
 800935c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	3301      	adds	r3, #1
 8009362:	617b      	str	r3, [r7, #20]
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	2b07      	cmp	r3, #7
 8009368:	d9c8      	bls.n	80092fc <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	68fa      	ldr	r2, [r7, #12]
 800936e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	693a      	ldr	r2, [r7, #16]
 8009374:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009376:	bf00      	nop
 8009378:	3718      	adds	r7, #24
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}

0800937e <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800937e:	b580      	push	{r7, lr}
 8009380:	b086      	sub	sp, #24
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6a1b      	ldr	r3, [r3, #32]
 800938a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009390:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d043      	beq.n	8009420 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009398:	2300      	movs	r3, #0
 800939a:	617b      	str	r3, [r7, #20]
 800939c:	e037      	b.n	800940e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	781b      	ldrb	r3, [r3, #0]
 80093a2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	3301      	adds	r3, #1
 80093a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	3b01      	subs	r3, #1
 80093ae:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	781b      	ldrb	r3, [r3, #0]
 80093b4:	021a      	lsls	r2, r3, #8
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	4313      	orrs	r3, r2
 80093ba:	60bb      	str	r3, [r7, #8]
      tmp++;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	3301      	adds	r3, #1
 80093c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	3b01      	subs	r3, #1
 80093c6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	781b      	ldrb	r3, [r3, #0]
 80093cc:	041a      	lsls	r2, r3, #16
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	4313      	orrs	r3, r2
 80093d2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	3301      	adds	r3, #1
 80093d8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	3b01      	subs	r3, #1
 80093de:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	061a      	lsls	r2, r3, #24
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	4313      	orrs	r3, r2
 80093ea:	60bb      	str	r3, [r7, #8]
      tmp++;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	3301      	adds	r3, #1
 80093f0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80093f2:	693b      	ldr	r3, [r7, #16]
 80093f4:	3b01      	subs	r3, #1
 80093f6:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f107 0208 	add.w	r2, r7, #8
 8009400:	4611      	mov	r1, r2
 8009402:	4618      	mov	r0, r3
 8009404:	f001 fb57 	bl	800aab6 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	3301      	adds	r3, #1
 800940c:	617b      	str	r3, [r7, #20]
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	2b07      	cmp	r3, #7
 8009412:	d9c4      	bls.n	800939e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	693a      	ldr	r2, [r7, #16]
 800941e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009420:	bf00      	nop
 8009422:	3718      	adds	r7, #24
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <HAL_SDEx_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status Voltage Switch State
  * @retval None
  */
__weak void HAL_SDEx_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 8009428:	b480      	push	{r7}
 800942a:	b083      	sub	sp, #12
 800942c:	af00      	add	r7, sp, #0
 800942e:	4603      	mov	r3, r0
 8009430:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SD_EnableTransciver could be implemented in the user file
   */
}
 8009432:	bf00      	nop
 8009434:	370c      	adds	r7, #12
 8009436:	46bd      	mov	sp, r7
 8009438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943c:	4770      	bx	lr

0800943e <HAL_SDEx_Read_DMADoubleBuffer0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 800943e:	b480      	push	{r7}
 8009440:	b083      	sub	sp, #12
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8009446:	bf00      	nop
 8009448:	370c      	adds	r7, #12
 800944a:	46bd      	mov	sp, r7
 800944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009450:	4770      	bx	lr

08009452 <HAL_SDEx_Read_DMADoubleBuffer1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8009452:	b480      	push	{r7}
 8009454:	b083      	sub	sp, #12
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuffer1CpltCallback can be implemented in the user file
   */
}
 800945a:	bf00      	nop
 800945c:	370c      	adds	r7, #12
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr

08009466 <HAL_SDEx_Write_DMADoubleBuffer0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8009466:	b480      	push	{r7}
 8009468:	b083      	sub	sp, #12
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 800946e:	bf00      	nop
 8009470:	370c      	adds	r7, #12
 8009472:	46bd      	mov	sp, r7
 8009474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009478:	4770      	bx	lr

0800947a <HAL_SDEx_Write_DMADoubleBuffer1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 800947a:	b480      	push	{r7}
 800947c:	b083      	sub	sp, #12
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8009482:	bf00      	nop
 8009484:	370c      	adds	r7, #12
 8009486:	46bd      	mov	sp, r7
 8009488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948c:	4770      	bx	lr

0800948e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800948e:	b580      	push	{r7, lr}
 8009490:	b084      	sub	sp, #16
 8009492:	af00      	add	r7, sp, #0
 8009494:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d101      	bne.n	80094a0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800949c:	2301      	movs	r3, #1
 800949e:	e095      	b.n	80095cc <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d108      	bne.n	80094ba <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094b0:	d009      	beq.n	80094c6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2200      	movs	r2, #0
 80094b6:	61da      	str	r2, [r3, #28]
 80094b8:	e005      	b.n	80094c6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2200      	movs	r2, #0
 80094be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2200      	movs	r2, #0
 80094ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80094d2:	b2db      	uxtb	r3, r3
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d106      	bne.n	80094e6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f7f8 f8e3 	bl	80016ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2202      	movs	r2, #2
 80094ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	681a      	ldr	r2, [r3, #0]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094fc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009506:	d902      	bls.n	800950e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009508:	2300      	movs	r3, #0
 800950a:	60fb      	str	r3, [r7, #12]
 800950c:	e002      	b.n	8009514 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800950e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009512:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	68db      	ldr	r3, [r3, #12]
 8009518:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800951c:	d007      	beq.n	800952e <HAL_SPI_Init+0xa0>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	68db      	ldr	r3, [r3, #12]
 8009522:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009526:	d002      	beq.n	800952e <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2200      	movs	r2, #0
 800952c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800953e:	431a      	orrs	r2, r3
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	691b      	ldr	r3, [r3, #16]
 8009544:	f003 0302 	and.w	r3, r3, #2
 8009548:	431a      	orrs	r2, r3
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	695b      	ldr	r3, [r3, #20]
 800954e:	f003 0301 	and.w	r3, r3, #1
 8009552:	431a      	orrs	r2, r3
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	699b      	ldr	r3, [r3, #24]
 8009558:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800955c:	431a      	orrs	r2, r3
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	69db      	ldr	r3, [r3, #28]
 8009562:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009566:	431a      	orrs	r2, r3
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6a1b      	ldr	r3, [r3, #32]
 800956c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009570:	ea42 0103 	orr.w	r1, r2, r3
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009578:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	430a      	orrs	r2, r1
 8009582:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	699b      	ldr	r3, [r3, #24]
 8009588:	0c1b      	lsrs	r3, r3, #16
 800958a:	f003 0204 	and.w	r2, r3, #4
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009592:	f003 0310 	and.w	r3, r3, #16
 8009596:	431a      	orrs	r2, r3
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800959c:	f003 0308 	and.w	r3, r3, #8
 80095a0:	431a      	orrs	r2, r3
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	68db      	ldr	r3, [r3, #12]
 80095a6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80095aa:	ea42 0103 	orr.w	r1, r2, r3
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	430a      	orrs	r2, r1
 80095ba:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2200      	movs	r2, #0
 80095c0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2201      	movs	r2, #1
 80095c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80095ca:	2300      	movs	r3, #0
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3710      	adds	r7, #16
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b082      	sub	sp, #8
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d101      	bne.n	80095e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80095e2:	2301      	movs	r3, #1
 80095e4:	e049      	b.n	800967a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095ec:	b2db      	uxtb	r3, r3
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d106      	bne.n	8009600 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f7f8 f8ee 	bl	80017dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2202      	movs	r2, #2
 8009604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	3304      	adds	r3, #4
 8009610:	4619      	mov	r1, r3
 8009612:	4610      	mov	r0, r2
 8009614:	f000 fab4 	bl	8009b80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2201      	movs	r2, #1
 800961c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2201      	movs	r2, #1
 8009624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2201      	movs	r2, #1
 800962c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2201      	movs	r2, #1
 8009634:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2201      	movs	r2, #1
 800963c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2201      	movs	r2, #1
 8009644:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2201      	movs	r2, #1
 800964c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2201      	movs	r2, #1
 800966c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009678:	2300      	movs	r3, #0
}
 800967a:	4618      	mov	r0, r3
 800967c:	3708      	adds	r7, #8
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
	...

08009684 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009684:	b480      	push	{r7}
 8009686:	b085      	sub	sp, #20
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009692:	b2db      	uxtb	r3, r3
 8009694:	2b01      	cmp	r3, #1
 8009696:	d001      	beq.n	800969c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	e04f      	b.n	800973c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2202      	movs	r2, #2
 80096a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	68da      	ldr	r2, [r3, #12]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f042 0201 	orr.w	r2, r2, #1
 80096b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a23      	ldr	r2, [pc, #140]	; (8009748 <HAL_TIM_Base_Start_IT+0xc4>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d01d      	beq.n	80096fa <HAL_TIM_Base_Start_IT+0x76>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096c6:	d018      	beq.n	80096fa <HAL_TIM_Base_Start_IT+0x76>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a1f      	ldr	r2, [pc, #124]	; (800974c <HAL_TIM_Base_Start_IT+0xc8>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d013      	beq.n	80096fa <HAL_TIM_Base_Start_IT+0x76>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a1e      	ldr	r2, [pc, #120]	; (8009750 <HAL_TIM_Base_Start_IT+0xcc>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d00e      	beq.n	80096fa <HAL_TIM_Base_Start_IT+0x76>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a1c      	ldr	r2, [pc, #112]	; (8009754 <HAL_TIM_Base_Start_IT+0xd0>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d009      	beq.n	80096fa <HAL_TIM_Base_Start_IT+0x76>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a1b      	ldr	r2, [pc, #108]	; (8009758 <HAL_TIM_Base_Start_IT+0xd4>)
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d004      	beq.n	80096fa <HAL_TIM_Base_Start_IT+0x76>
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a19      	ldr	r2, [pc, #100]	; (800975c <HAL_TIM_Base_Start_IT+0xd8>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d115      	bne.n	8009726 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	689a      	ldr	r2, [r3, #8]
 8009700:	4b17      	ldr	r3, [pc, #92]	; (8009760 <HAL_TIM_Base_Start_IT+0xdc>)
 8009702:	4013      	ands	r3, r2
 8009704:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	2b06      	cmp	r3, #6
 800970a:	d015      	beq.n	8009738 <HAL_TIM_Base_Start_IT+0xb4>
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009712:	d011      	beq.n	8009738 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f042 0201 	orr.w	r2, r2, #1
 8009722:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009724:	e008      	b.n	8009738 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	681a      	ldr	r2, [r3, #0]
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f042 0201 	orr.w	r2, r2, #1
 8009734:	601a      	str	r2, [r3, #0]
 8009736:	e000      	b.n	800973a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009738:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800973a:	2300      	movs	r3, #0
}
 800973c:	4618      	mov	r0, r3
 800973e:	3714      	adds	r7, #20
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr
 8009748:	40012c00 	.word	0x40012c00
 800974c:	40000400 	.word	0x40000400
 8009750:	40000800 	.word	0x40000800
 8009754:	40000c00 	.word	0x40000c00
 8009758:	40013400 	.word	0x40013400
 800975c:	40014000 	.word	0x40014000
 8009760:	00010007 	.word	0x00010007

08009764 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b082      	sub	sp, #8
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	691b      	ldr	r3, [r3, #16]
 8009772:	f003 0302 	and.w	r3, r3, #2
 8009776:	2b02      	cmp	r3, #2
 8009778:	d122      	bne.n	80097c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	68db      	ldr	r3, [r3, #12]
 8009780:	f003 0302 	and.w	r3, r3, #2
 8009784:	2b02      	cmp	r3, #2
 8009786:	d11b      	bne.n	80097c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f06f 0202 	mvn.w	r2, #2
 8009790:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2201      	movs	r2, #1
 8009796:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	699b      	ldr	r3, [r3, #24]
 800979e:	f003 0303 	and.w	r3, r3, #3
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d003      	beq.n	80097ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f9cb 	bl	8009b42 <HAL_TIM_IC_CaptureCallback>
 80097ac:	e005      	b.n	80097ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f000 f9bd 	bl	8009b2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f000 f9ce 	bl	8009b56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	f003 0304 	and.w	r3, r3, #4
 80097ca:	2b04      	cmp	r3, #4
 80097cc:	d122      	bne.n	8009814 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	68db      	ldr	r3, [r3, #12]
 80097d4:	f003 0304 	and.w	r3, r3, #4
 80097d8:	2b04      	cmp	r3, #4
 80097da:	d11b      	bne.n	8009814 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f06f 0204 	mvn.w	r2, #4
 80097e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2202      	movs	r2, #2
 80097ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	699b      	ldr	r3, [r3, #24]
 80097f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d003      	beq.n	8009802 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 f9a1 	bl	8009b42 <HAL_TIM_IC_CaptureCallback>
 8009800:	e005      	b.n	800980e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f000 f993 	bl	8009b2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f000 f9a4 	bl	8009b56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2200      	movs	r2, #0
 8009812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	691b      	ldr	r3, [r3, #16]
 800981a:	f003 0308 	and.w	r3, r3, #8
 800981e:	2b08      	cmp	r3, #8
 8009820:	d122      	bne.n	8009868 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	f003 0308 	and.w	r3, r3, #8
 800982c:	2b08      	cmp	r3, #8
 800982e:	d11b      	bne.n	8009868 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f06f 0208 	mvn.w	r2, #8
 8009838:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2204      	movs	r2, #4
 800983e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	69db      	ldr	r3, [r3, #28]
 8009846:	f003 0303 	and.w	r3, r3, #3
 800984a:	2b00      	cmp	r3, #0
 800984c:	d003      	beq.n	8009856 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f000 f977 	bl	8009b42 <HAL_TIM_IC_CaptureCallback>
 8009854:	e005      	b.n	8009862 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f000 f969 	bl	8009b2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f000 f97a 	bl	8009b56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2200      	movs	r2, #0
 8009866:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	691b      	ldr	r3, [r3, #16]
 800986e:	f003 0310 	and.w	r3, r3, #16
 8009872:	2b10      	cmp	r3, #16
 8009874:	d122      	bne.n	80098bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	68db      	ldr	r3, [r3, #12]
 800987c:	f003 0310 	and.w	r3, r3, #16
 8009880:	2b10      	cmp	r3, #16
 8009882:	d11b      	bne.n	80098bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f06f 0210 	mvn.w	r2, #16
 800988c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2208      	movs	r2, #8
 8009892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	69db      	ldr	r3, [r3, #28]
 800989a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d003      	beq.n	80098aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f000 f94d 	bl	8009b42 <HAL_TIM_IC_CaptureCallback>
 80098a8:	e005      	b.n	80098b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f000 f93f 	bl	8009b2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 f950 	bl	8009b56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2200      	movs	r2, #0
 80098ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	691b      	ldr	r3, [r3, #16]
 80098c2:	f003 0301 	and.w	r3, r3, #1
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	d10e      	bne.n	80098e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	68db      	ldr	r3, [r3, #12]
 80098d0:	f003 0301 	and.w	r3, r3, #1
 80098d4:	2b01      	cmp	r3, #1
 80098d6:	d107      	bne.n	80098e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f06f 0201 	mvn.w	r2, #1
 80098e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f7f7 fc7c 	bl	80011e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	691b      	ldr	r3, [r3, #16]
 80098ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098f2:	2b80      	cmp	r3, #128	; 0x80
 80098f4:	d10e      	bne.n	8009914 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	68db      	ldr	r3, [r3, #12]
 80098fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009900:	2b80      	cmp	r3, #128	; 0x80
 8009902:	d107      	bne.n	8009914 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800990c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 fafc 	bl	8009f0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	691b      	ldr	r3, [r3, #16]
 800991a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800991e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009922:	d10e      	bne.n	8009942 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	68db      	ldr	r3, [r3, #12]
 800992a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800992e:	2b80      	cmp	r3, #128	; 0x80
 8009930:	d107      	bne.n	8009942 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800993a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f000 faef 	bl	8009f20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	691b      	ldr	r3, [r3, #16]
 8009948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800994c:	2b40      	cmp	r3, #64	; 0x40
 800994e:	d10e      	bne.n	800996e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	68db      	ldr	r3, [r3, #12]
 8009956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800995a:	2b40      	cmp	r3, #64	; 0x40
 800995c:	d107      	bne.n	800996e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009966:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009968:	6878      	ldr	r0, [r7, #4]
 800996a:	f000 f8fe 	bl	8009b6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	691b      	ldr	r3, [r3, #16]
 8009974:	f003 0320 	and.w	r3, r3, #32
 8009978:	2b20      	cmp	r3, #32
 800997a:	d10e      	bne.n	800999a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	68db      	ldr	r3, [r3, #12]
 8009982:	f003 0320 	and.w	r3, r3, #32
 8009986:	2b20      	cmp	r3, #32
 8009988:	d107      	bne.n	800999a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f06f 0220 	mvn.w	r2, #32
 8009992:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f000 faaf 	bl	8009ef8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800999a:	bf00      	nop
 800999c:	3708      	adds	r7, #8
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}

080099a2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80099a2:	b580      	push	{r7, lr}
 80099a4:	b084      	sub	sp, #16
 80099a6:	af00      	add	r7, sp, #0
 80099a8:	6078      	str	r0, [r7, #4]
 80099aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	d101      	bne.n	80099ba <HAL_TIM_ConfigClockSource+0x18>
 80099b6:	2302      	movs	r3, #2
 80099b8:	e0b5      	b.n	8009b26 <HAL_TIM_ConfigClockSource+0x184>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2201      	movs	r2, #1
 80099be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2202      	movs	r2, #2
 80099c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	689b      	ldr	r3, [r3, #8]
 80099d0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099d8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80099dc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80099e4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	68fa      	ldr	r2, [r7, #12]
 80099ec:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80099f6:	d03e      	beq.n	8009a76 <HAL_TIM_ConfigClockSource+0xd4>
 80099f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80099fc:	f200 8087 	bhi.w	8009b0e <HAL_TIM_ConfigClockSource+0x16c>
 8009a00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a04:	f000 8085 	beq.w	8009b12 <HAL_TIM_ConfigClockSource+0x170>
 8009a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a0c:	d87f      	bhi.n	8009b0e <HAL_TIM_ConfigClockSource+0x16c>
 8009a0e:	2b70      	cmp	r3, #112	; 0x70
 8009a10:	d01a      	beq.n	8009a48 <HAL_TIM_ConfigClockSource+0xa6>
 8009a12:	2b70      	cmp	r3, #112	; 0x70
 8009a14:	d87b      	bhi.n	8009b0e <HAL_TIM_ConfigClockSource+0x16c>
 8009a16:	2b60      	cmp	r3, #96	; 0x60
 8009a18:	d050      	beq.n	8009abc <HAL_TIM_ConfigClockSource+0x11a>
 8009a1a:	2b60      	cmp	r3, #96	; 0x60
 8009a1c:	d877      	bhi.n	8009b0e <HAL_TIM_ConfigClockSource+0x16c>
 8009a1e:	2b50      	cmp	r3, #80	; 0x50
 8009a20:	d03c      	beq.n	8009a9c <HAL_TIM_ConfigClockSource+0xfa>
 8009a22:	2b50      	cmp	r3, #80	; 0x50
 8009a24:	d873      	bhi.n	8009b0e <HAL_TIM_ConfigClockSource+0x16c>
 8009a26:	2b40      	cmp	r3, #64	; 0x40
 8009a28:	d058      	beq.n	8009adc <HAL_TIM_ConfigClockSource+0x13a>
 8009a2a:	2b40      	cmp	r3, #64	; 0x40
 8009a2c:	d86f      	bhi.n	8009b0e <HAL_TIM_ConfigClockSource+0x16c>
 8009a2e:	2b30      	cmp	r3, #48	; 0x30
 8009a30:	d064      	beq.n	8009afc <HAL_TIM_ConfigClockSource+0x15a>
 8009a32:	2b30      	cmp	r3, #48	; 0x30
 8009a34:	d86b      	bhi.n	8009b0e <HAL_TIM_ConfigClockSource+0x16c>
 8009a36:	2b20      	cmp	r3, #32
 8009a38:	d060      	beq.n	8009afc <HAL_TIM_ConfigClockSource+0x15a>
 8009a3a:	2b20      	cmp	r3, #32
 8009a3c:	d867      	bhi.n	8009b0e <HAL_TIM_ConfigClockSource+0x16c>
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d05c      	beq.n	8009afc <HAL_TIM_ConfigClockSource+0x15a>
 8009a42:	2b10      	cmp	r3, #16
 8009a44:	d05a      	beq.n	8009afc <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8009a46:	e062      	b.n	8009b0e <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6818      	ldr	r0, [r3, #0]
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	6899      	ldr	r1, [r3, #8]
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	685a      	ldr	r2, [r3, #4]
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	68db      	ldr	r3, [r3, #12]
 8009a58:	f000 f9a6 	bl	8009da8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	689b      	ldr	r3, [r3, #8]
 8009a62:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009a6a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	68fa      	ldr	r2, [r7, #12]
 8009a72:	609a      	str	r2, [r3, #8]
      break;
 8009a74:	e04e      	b.n	8009b14 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6818      	ldr	r0, [r3, #0]
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	6899      	ldr	r1, [r3, #8]
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	685a      	ldr	r2, [r3, #4]
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	68db      	ldr	r3, [r3, #12]
 8009a86:	f000 f98f 	bl	8009da8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	689a      	ldr	r2, [r3, #8]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009a98:	609a      	str	r2, [r3, #8]
      break;
 8009a9a:	e03b      	b.n	8009b14 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6818      	ldr	r0, [r3, #0]
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	6859      	ldr	r1, [r3, #4]
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	68db      	ldr	r3, [r3, #12]
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	f000 f903 	bl	8009cb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	2150      	movs	r1, #80	; 0x50
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f000 f95c 	bl	8009d72 <TIM_ITRx_SetConfig>
      break;
 8009aba:	e02b      	b.n	8009b14 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6818      	ldr	r0, [r3, #0]
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	6859      	ldr	r1, [r3, #4]
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	68db      	ldr	r3, [r3, #12]
 8009ac8:	461a      	mov	r2, r3
 8009aca:	f000 f922 	bl	8009d12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	2160      	movs	r1, #96	; 0x60
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f000 f94c 	bl	8009d72 <TIM_ITRx_SetConfig>
      break;
 8009ada:	e01b      	b.n	8009b14 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6818      	ldr	r0, [r3, #0]
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	6859      	ldr	r1, [r3, #4]
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	68db      	ldr	r3, [r3, #12]
 8009ae8:	461a      	mov	r2, r3
 8009aea:	f000 f8e3 	bl	8009cb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	2140      	movs	r1, #64	; 0x40
 8009af4:	4618      	mov	r0, r3
 8009af6:	f000 f93c 	bl	8009d72 <TIM_ITRx_SetConfig>
      break;
 8009afa:	e00b      	b.n	8009b14 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681a      	ldr	r2, [r3, #0]
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	4619      	mov	r1, r3
 8009b06:	4610      	mov	r0, r2
 8009b08:	f000 f933 	bl	8009d72 <TIM_ITRx_SetConfig>
        break;
 8009b0c:	e002      	b.n	8009b14 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8009b0e:	bf00      	nop
 8009b10:	e000      	b.n	8009b14 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8009b12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2201      	movs	r2, #1
 8009b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b24:	2300      	movs	r3, #0
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3710      	adds	r7, #16
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}

08009b2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b2e:	b480      	push	{r7}
 8009b30:	b083      	sub	sp, #12
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009b36:	bf00      	nop
 8009b38:	370c      	adds	r7, #12
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b40:	4770      	bx	lr

08009b42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009b42:	b480      	push	{r7}
 8009b44:	b083      	sub	sp, #12
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009b4a:	bf00      	nop
 8009b4c:	370c      	adds	r7, #12
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b54:	4770      	bx	lr

08009b56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b56:	b480      	push	{r7}
 8009b58:	b083      	sub	sp, #12
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b5e:	bf00      	nop
 8009b60:	370c      	adds	r7, #12
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr

08009b6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b6a:	b480      	push	{r7}
 8009b6c:	b083      	sub	sp, #12
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009b72:	bf00      	nop
 8009b74:	370c      	adds	r7, #12
 8009b76:	46bd      	mov	sp, r7
 8009b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7c:	4770      	bx	lr
	...

08009b80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b085      	sub	sp, #20
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a40      	ldr	r2, [pc, #256]	; (8009c94 <TIM_Base_SetConfig+0x114>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d013      	beq.n	8009bc0 <TIM_Base_SetConfig+0x40>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b9e:	d00f      	beq.n	8009bc0 <TIM_Base_SetConfig+0x40>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	4a3d      	ldr	r2, [pc, #244]	; (8009c98 <TIM_Base_SetConfig+0x118>)
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d00b      	beq.n	8009bc0 <TIM_Base_SetConfig+0x40>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	4a3c      	ldr	r2, [pc, #240]	; (8009c9c <TIM_Base_SetConfig+0x11c>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d007      	beq.n	8009bc0 <TIM_Base_SetConfig+0x40>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	4a3b      	ldr	r2, [pc, #236]	; (8009ca0 <TIM_Base_SetConfig+0x120>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d003      	beq.n	8009bc0 <TIM_Base_SetConfig+0x40>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4a3a      	ldr	r2, [pc, #232]	; (8009ca4 <TIM_Base_SetConfig+0x124>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d108      	bne.n	8009bd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	68fa      	ldr	r2, [r7, #12]
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	4a2f      	ldr	r2, [pc, #188]	; (8009c94 <TIM_Base_SetConfig+0x114>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d01f      	beq.n	8009c1a <TIM_Base_SetConfig+0x9a>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009be0:	d01b      	beq.n	8009c1a <TIM_Base_SetConfig+0x9a>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	4a2c      	ldr	r2, [pc, #176]	; (8009c98 <TIM_Base_SetConfig+0x118>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d017      	beq.n	8009c1a <TIM_Base_SetConfig+0x9a>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	4a2b      	ldr	r2, [pc, #172]	; (8009c9c <TIM_Base_SetConfig+0x11c>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d013      	beq.n	8009c1a <TIM_Base_SetConfig+0x9a>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	4a2a      	ldr	r2, [pc, #168]	; (8009ca0 <TIM_Base_SetConfig+0x120>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d00f      	beq.n	8009c1a <TIM_Base_SetConfig+0x9a>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	4a29      	ldr	r2, [pc, #164]	; (8009ca4 <TIM_Base_SetConfig+0x124>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d00b      	beq.n	8009c1a <TIM_Base_SetConfig+0x9a>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	4a28      	ldr	r2, [pc, #160]	; (8009ca8 <TIM_Base_SetConfig+0x128>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d007      	beq.n	8009c1a <TIM_Base_SetConfig+0x9a>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	4a27      	ldr	r2, [pc, #156]	; (8009cac <TIM_Base_SetConfig+0x12c>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d003      	beq.n	8009c1a <TIM_Base_SetConfig+0x9a>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	4a26      	ldr	r2, [pc, #152]	; (8009cb0 <TIM_Base_SetConfig+0x130>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d108      	bne.n	8009c2c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	68db      	ldr	r3, [r3, #12]
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	4313      	orrs	r3, r2
 8009c2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	695b      	ldr	r3, [r3, #20]
 8009c36:	4313      	orrs	r3, r2
 8009c38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	68fa      	ldr	r2, [r7, #12]
 8009c3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	689a      	ldr	r2, [r3, #8]
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	681a      	ldr	r2, [r3, #0]
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	4a10      	ldr	r2, [pc, #64]	; (8009c94 <TIM_Base_SetConfig+0x114>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d00f      	beq.n	8009c78 <TIM_Base_SetConfig+0xf8>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	4a12      	ldr	r2, [pc, #72]	; (8009ca4 <TIM_Base_SetConfig+0x124>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d00b      	beq.n	8009c78 <TIM_Base_SetConfig+0xf8>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	4a11      	ldr	r2, [pc, #68]	; (8009ca8 <TIM_Base_SetConfig+0x128>)
 8009c64:	4293      	cmp	r3, r2
 8009c66:	d007      	beq.n	8009c78 <TIM_Base_SetConfig+0xf8>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	4a10      	ldr	r2, [pc, #64]	; (8009cac <TIM_Base_SetConfig+0x12c>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d003      	beq.n	8009c78 <TIM_Base_SetConfig+0xf8>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	4a0f      	ldr	r2, [pc, #60]	; (8009cb0 <TIM_Base_SetConfig+0x130>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d103      	bne.n	8009c80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	691a      	ldr	r2, [r3, #16]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2201      	movs	r2, #1
 8009c84:	615a      	str	r2, [r3, #20]
}
 8009c86:	bf00      	nop
 8009c88:	3714      	adds	r7, #20
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c90:	4770      	bx	lr
 8009c92:	bf00      	nop
 8009c94:	40012c00 	.word	0x40012c00
 8009c98:	40000400 	.word	0x40000400
 8009c9c:	40000800 	.word	0x40000800
 8009ca0:	40000c00 	.word	0x40000c00
 8009ca4:	40013400 	.word	0x40013400
 8009ca8:	40014000 	.word	0x40014000
 8009cac:	40014400 	.word	0x40014400
 8009cb0:	40014800 	.word	0x40014800

08009cb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b087      	sub	sp, #28
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	6a1b      	ldr	r3, [r3, #32]
 8009cc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	6a1b      	ldr	r3, [r3, #32]
 8009cca:	f023 0201 	bic.w	r2, r3, #1
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	699b      	ldr	r3, [r3, #24]
 8009cd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009cd8:	693b      	ldr	r3, [r7, #16]
 8009cda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009cde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	011b      	lsls	r3, r3, #4
 8009ce4:	693a      	ldr	r2, [r7, #16]
 8009ce6:	4313      	orrs	r3, r2
 8009ce8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009cea:	697b      	ldr	r3, [r7, #20]
 8009cec:	f023 030a 	bic.w	r3, r3, #10
 8009cf0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009cf2:	697a      	ldr	r2, [r7, #20]
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	693a      	ldr	r2, [r7, #16]
 8009cfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	697a      	ldr	r2, [r7, #20]
 8009d04:	621a      	str	r2, [r3, #32]
}
 8009d06:	bf00      	nop
 8009d08:	371c      	adds	r7, #28
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d10:	4770      	bx	lr

08009d12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d12:	b480      	push	{r7}
 8009d14:	b087      	sub	sp, #28
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	60f8      	str	r0, [r7, #12]
 8009d1a:	60b9      	str	r1, [r7, #8]
 8009d1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	6a1b      	ldr	r3, [r3, #32]
 8009d22:	f023 0210 	bic.w	r2, r3, #16
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	699b      	ldr	r3, [r3, #24]
 8009d2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	6a1b      	ldr	r3, [r3, #32]
 8009d34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	031b      	lsls	r3, r3, #12
 8009d42:	697a      	ldr	r2, [r7, #20]
 8009d44:	4313      	orrs	r3, r2
 8009d46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d48:	693b      	ldr	r3, [r7, #16]
 8009d4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	011b      	lsls	r3, r3, #4
 8009d54:	693a      	ldr	r2, [r7, #16]
 8009d56:	4313      	orrs	r3, r2
 8009d58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	697a      	ldr	r2, [r7, #20]
 8009d5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	693a      	ldr	r2, [r7, #16]
 8009d64:	621a      	str	r2, [r3, #32]
}
 8009d66:	bf00      	nop
 8009d68:	371c      	adds	r7, #28
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr

08009d72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009d72:	b480      	push	{r7}
 8009d74:	b085      	sub	sp, #20
 8009d76:	af00      	add	r7, sp, #0
 8009d78:	6078      	str	r0, [r7, #4]
 8009d7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	689b      	ldr	r3, [r3, #8]
 8009d80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009d8a:	683a      	ldr	r2, [r7, #0]
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	f043 0307 	orr.w	r3, r3, #7
 8009d94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	68fa      	ldr	r2, [r7, #12]
 8009d9a:	609a      	str	r2, [r3, #8]
}
 8009d9c:	bf00      	nop
 8009d9e:	3714      	adds	r7, #20
 8009da0:	46bd      	mov	sp, r7
 8009da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da6:	4770      	bx	lr

08009da8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009da8:	b480      	push	{r7}
 8009daa:	b087      	sub	sp, #28
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	60f8      	str	r0, [r7, #12]
 8009db0:	60b9      	str	r1, [r7, #8]
 8009db2:	607a      	str	r2, [r7, #4]
 8009db4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	689b      	ldr	r3, [r3, #8]
 8009dba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009dc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	021a      	lsls	r2, r3, #8
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	431a      	orrs	r2, r3
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	4313      	orrs	r3, r2
 8009dd0:	697a      	ldr	r2, [r7, #20]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	697a      	ldr	r2, [r7, #20]
 8009dda:	609a      	str	r2, [r3, #8]
}
 8009ddc:	bf00      	nop
 8009dde:	371c      	adds	r7, #28
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr

08009de8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009de8:	b480      	push	{r7}
 8009dea:	b085      	sub	sp, #20
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009df8:	2b01      	cmp	r3, #1
 8009dfa:	d101      	bne.n	8009e00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009dfc:	2302      	movs	r3, #2
 8009dfe:	e068      	b.n	8009ed2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2201      	movs	r2, #1
 8009e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2202      	movs	r2, #2
 8009e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	689b      	ldr	r3, [r3, #8]
 8009e1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4a2e      	ldr	r2, [pc, #184]	; (8009ee0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d004      	beq.n	8009e34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	4a2d      	ldr	r2, [pc, #180]	; (8009ee4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009e30:	4293      	cmp	r3, r2
 8009e32:	d108      	bne.n	8009e46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009e3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	685b      	ldr	r3, [r3, #4]
 8009e40:	68fa      	ldr	r2, [r7, #12]
 8009e42:	4313      	orrs	r3, r2
 8009e44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	68fa      	ldr	r2, [r7, #12]
 8009e54:	4313      	orrs	r3, r2
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	68fa      	ldr	r2, [r7, #12]
 8009e5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	4a1e      	ldr	r2, [pc, #120]	; (8009ee0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009e66:	4293      	cmp	r3, r2
 8009e68:	d01d      	beq.n	8009ea6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e72:	d018      	beq.n	8009ea6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4a1b      	ldr	r2, [pc, #108]	; (8009ee8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d013      	beq.n	8009ea6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	4a1a      	ldr	r2, [pc, #104]	; (8009eec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009e84:	4293      	cmp	r3, r2
 8009e86:	d00e      	beq.n	8009ea6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4a18      	ldr	r2, [pc, #96]	; (8009ef0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d009      	beq.n	8009ea6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	4a13      	ldr	r2, [pc, #76]	; (8009ee4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d004      	beq.n	8009ea6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	4a14      	ldr	r2, [pc, #80]	; (8009ef4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d10c      	bne.n	8009ec0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009eac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	68ba      	ldr	r2, [r7, #8]
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	68ba      	ldr	r2, [r7, #8]
 8009ebe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ed0:	2300      	movs	r3, #0
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3714      	adds	r7, #20
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009edc:	4770      	bx	lr
 8009ede:	bf00      	nop
 8009ee0:	40012c00 	.word	0x40012c00
 8009ee4:	40013400 	.word	0x40013400
 8009ee8:	40000400 	.word	0x40000400
 8009eec:	40000800 	.word	0x40000800
 8009ef0:	40000c00 	.word	0x40000c00
 8009ef4:	40014000 	.word	0x40014000

08009ef8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b083      	sub	sp, #12
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f00:	bf00      	nop
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr

08009f0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b083      	sub	sp, #12
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009f14:	bf00      	nop
 8009f16:	370c      	adds	r7, #12
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr

08009f20 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b083      	sub	sp, #12
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009f28:	bf00      	nop
 8009f2a:	370c      	adds	r7, #12
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f32:	4770      	bx	lr

08009f34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b082      	sub	sp, #8
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d101      	bne.n	8009f46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f42:	2301      	movs	r3, #1
 8009f44:	e042      	b.n	8009fcc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d106      	bne.n	8009f5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f7f7 fca7 	bl	80018ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2224      	movs	r2, #36	; 0x24
 8009f62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	681a      	ldr	r2, [r3, #0]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f022 0201 	bic.w	r2, r2, #1
 8009f74:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f000 f82c 	bl	8009fd4 <UART_SetConfig>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d101      	bne.n	8009f86 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009f82:	2301      	movs	r3, #1
 8009f84:	e022      	b.n	8009fcc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d002      	beq.n	8009f94 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 faea 	bl	800a568 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	685a      	ldr	r2, [r3, #4]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009fa2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	689a      	ldr	r2, [r3, #8]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009fb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	681a      	ldr	r2, [r3, #0]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f042 0201 	orr.w	r2, r2, #1
 8009fc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f000 fb71 	bl	800a6ac <UART_CheckIdleState>
 8009fca:	4603      	mov	r3, r0
}
 8009fcc:	4618      	mov	r0, r3
 8009fce:	3708      	adds	r7, #8
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	bd80      	pop	{r7, pc}

08009fd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009fd4:	b5b0      	push	{r4, r5, r7, lr}
 8009fd6:	b088      	sub	sp, #32
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	689a      	ldr	r2, [r3, #8]
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	691b      	ldr	r3, [r3, #16]
 8009fe8:	431a      	orrs	r2, r3
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	695b      	ldr	r3, [r3, #20]
 8009fee:	431a      	orrs	r2, r3
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	69db      	ldr	r3, [r3, #28]
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681a      	ldr	r2, [r3, #0]
 8009ffe:	4bb1      	ldr	r3, [pc, #708]	; (800a2c4 <UART_SetConfig+0x2f0>)
 800a000:	4013      	ands	r3, r2
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	6812      	ldr	r2, [r2, #0]
 800a006:	69f9      	ldr	r1, [r7, #28]
 800a008:	430b      	orrs	r3, r1
 800a00a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	68da      	ldr	r2, [r3, #12]
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	430a      	orrs	r2, r1
 800a020:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	699b      	ldr	r3, [r3, #24]
 800a026:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4aa6      	ldr	r2, [pc, #664]	; (800a2c8 <UART_SetConfig+0x2f4>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d004      	beq.n	800a03c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6a1b      	ldr	r3, [r3, #32]
 800a036:	69fa      	ldr	r2, [r7, #28]
 800a038:	4313      	orrs	r3, r2
 800a03a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	689b      	ldr	r3, [r3, #8]
 800a042:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800a046:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800a04a:	687a      	ldr	r2, [r7, #4]
 800a04c:	6812      	ldr	r2, [r2, #0]
 800a04e:	69f9      	ldr	r1, [r7, #28]
 800a050:	430b      	orrs	r3, r1
 800a052:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a05a:	f023 010f 	bic.w	r1, r3, #15
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	430a      	orrs	r2, r1
 800a068:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	4a97      	ldr	r2, [pc, #604]	; (800a2cc <UART_SetConfig+0x2f8>)
 800a070:	4293      	cmp	r3, r2
 800a072:	d120      	bne.n	800a0b6 <UART_SetConfig+0xe2>
 800a074:	4b96      	ldr	r3, [pc, #600]	; (800a2d0 <UART_SetConfig+0x2fc>)
 800a076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a07a:	f003 0303 	and.w	r3, r3, #3
 800a07e:	2b03      	cmp	r3, #3
 800a080:	d816      	bhi.n	800a0b0 <UART_SetConfig+0xdc>
 800a082:	a201      	add	r2, pc, #4	; (adr r2, 800a088 <UART_SetConfig+0xb4>)
 800a084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a088:	0800a099 	.word	0x0800a099
 800a08c:	0800a0a5 	.word	0x0800a0a5
 800a090:	0800a09f 	.word	0x0800a09f
 800a094:	0800a0ab 	.word	0x0800a0ab
 800a098:	2301      	movs	r3, #1
 800a09a:	76fb      	strb	r3, [r7, #27]
 800a09c:	e0e7      	b.n	800a26e <UART_SetConfig+0x29a>
 800a09e:	2302      	movs	r3, #2
 800a0a0:	76fb      	strb	r3, [r7, #27]
 800a0a2:	e0e4      	b.n	800a26e <UART_SetConfig+0x29a>
 800a0a4:	2304      	movs	r3, #4
 800a0a6:	76fb      	strb	r3, [r7, #27]
 800a0a8:	e0e1      	b.n	800a26e <UART_SetConfig+0x29a>
 800a0aa:	2308      	movs	r3, #8
 800a0ac:	76fb      	strb	r3, [r7, #27]
 800a0ae:	e0de      	b.n	800a26e <UART_SetConfig+0x29a>
 800a0b0:	2310      	movs	r3, #16
 800a0b2:	76fb      	strb	r3, [r7, #27]
 800a0b4:	e0db      	b.n	800a26e <UART_SetConfig+0x29a>
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4a86      	ldr	r2, [pc, #536]	; (800a2d4 <UART_SetConfig+0x300>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d132      	bne.n	800a126 <UART_SetConfig+0x152>
 800a0c0:	4b83      	ldr	r3, [pc, #524]	; (800a2d0 <UART_SetConfig+0x2fc>)
 800a0c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0c6:	f003 030c 	and.w	r3, r3, #12
 800a0ca:	2b0c      	cmp	r3, #12
 800a0cc:	d828      	bhi.n	800a120 <UART_SetConfig+0x14c>
 800a0ce:	a201      	add	r2, pc, #4	; (adr r2, 800a0d4 <UART_SetConfig+0x100>)
 800a0d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d4:	0800a109 	.word	0x0800a109
 800a0d8:	0800a121 	.word	0x0800a121
 800a0dc:	0800a121 	.word	0x0800a121
 800a0e0:	0800a121 	.word	0x0800a121
 800a0e4:	0800a115 	.word	0x0800a115
 800a0e8:	0800a121 	.word	0x0800a121
 800a0ec:	0800a121 	.word	0x0800a121
 800a0f0:	0800a121 	.word	0x0800a121
 800a0f4:	0800a10f 	.word	0x0800a10f
 800a0f8:	0800a121 	.word	0x0800a121
 800a0fc:	0800a121 	.word	0x0800a121
 800a100:	0800a121 	.word	0x0800a121
 800a104:	0800a11b 	.word	0x0800a11b
 800a108:	2300      	movs	r3, #0
 800a10a:	76fb      	strb	r3, [r7, #27]
 800a10c:	e0af      	b.n	800a26e <UART_SetConfig+0x29a>
 800a10e:	2302      	movs	r3, #2
 800a110:	76fb      	strb	r3, [r7, #27]
 800a112:	e0ac      	b.n	800a26e <UART_SetConfig+0x29a>
 800a114:	2304      	movs	r3, #4
 800a116:	76fb      	strb	r3, [r7, #27]
 800a118:	e0a9      	b.n	800a26e <UART_SetConfig+0x29a>
 800a11a:	2308      	movs	r3, #8
 800a11c:	76fb      	strb	r3, [r7, #27]
 800a11e:	e0a6      	b.n	800a26e <UART_SetConfig+0x29a>
 800a120:	2310      	movs	r3, #16
 800a122:	76fb      	strb	r3, [r7, #27]
 800a124:	e0a3      	b.n	800a26e <UART_SetConfig+0x29a>
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a6b      	ldr	r2, [pc, #428]	; (800a2d8 <UART_SetConfig+0x304>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d120      	bne.n	800a172 <UART_SetConfig+0x19e>
 800a130:	4b67      	ldr	r3, [pc, #412]	; (800a2d0 <UART_SetConfig+0x2fc>)
 800a132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a136:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a13a:	2b30      	cmp	r3, #48	; 0x30
 800a13c:	d013      	beq.n	800a166 <UART_SetConfig+0x192>
 800a13e:	2b30      	cmp	r3, #48	; 0x30
 800a140:	d814      	bhi.n	800a16c <UART_SetConfig+0x198>
 800a142:	2b20      	cmp	r3, #32
 800a144:	d009      	beq.n	800a15a <UART_SetConfig+0x186>
 800a146:	2b20      	cmp	r3, #32
 800a148:	d810      	bhi.n	800a16c <UART_SetConfig+0x198>
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d002      	beq.n	800a154 <UART_SetConfig+0x180>
 800a14e:	2b10      	cmp	r3, #16
 800a150:	d006      	beq.n	800a160 <UART_SetConfig+0x18c>
 800a152:	e00b      	b.n	800a16c <UART_SetConfig+0x198>
 800a154:	2300      	movs	r3, #0
 800a156:	76fb      	strb	r3, [r7, #27]
 800a158:	e089      	b.n	800a26e <UART_SetConfig+0x29a>
 800a15a:	2302      	movs	r3, #2
 800a15c:	76fb      	strb	r3, [r7, #27]
 800a15e:	e086      	b.n	800a26e <UART_SetConfig+0x29a>
 800a160:	2304      	movs	r3, #4
 800a162:	76fb      	strb	r3, [r7, #27]
 800a164:	e083      	b.n	800a26e <UART_SetConfig+0x29a>
 800a166:	2308      	movs	r3, #8
 800a168:	76fb      	strb	r3, [r7, #27]
 800a16a:	e080      	b.n	800a26e <UART_SetConfig+0x29a>
 800a16c:	2310      	movs	r3, #16
 800a16e:	76fb      	strb	r3, [r7, #27]
 800a170:	e07d      	b.n	800a26e <UART_SetConfig+0x29a>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a59      	ldr	r2, [pc, #356]	; (800a2dc <UART_SetConfig+0x308>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d120      	bne.n	800a1be <UART_SetConfig+0x1ea>
 800a17c:	4b54      	ldr	r3, [pc, #336]	; (800a2d0 <UART_SetConfig+0x2fc>)
 800a17e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a182:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a186:	2bc0      	cmp	r3, #192	; 0xc0
 800a188:	d013      	beq.n	800a1b2 <UART_SetConfig+0x1de>
 800a18a:	2bc0      	cmp	r3, #192	; 0xc0
 800a18c:	d814      	bhi.n	800a1b8 <UART_SetConfig+0x1e4>
 800a18e:	2b80      	cmp	r3, #128	; 0x80
 800a190:	d009      	beq.n	800a1a6 <UART_SetConfig+0x1d2>
 800a192:	2b80      	cmp	r3, #128	; 0x80
 800a194:	d810      	bhi.n	800a1b8 <UART_SetConfig+0x1e4>
 800a196:	2b00      	cmp	r3, #0
 800a198:	d002      	beq.n	800a1a0 <UART_SetConfig+0x1cc>
 800a19a:	2b40      	cmp	r3, #64	; 0x40
 800a19c:	d006      	beq.n	800a1ac <UART_SetConfig+0x1d8>
 800a19e:	e00b      	b.n	800a1b8 <UART_SetConfig+0x1e4>
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	76fb      	strb	r3, [r7, #27]
 800a1a4:	e063      	b.n	800a26e <UART_SetConfig+0x29a>
 800a1a6:	2302      	movs	r3, #2
 800a1a8:	76fb      	strb	r3, [r7, #27]
 800a1aa:	e060      	b.n	800a26e <UART_SetConfig+0x29a>
 800a1ac:	2304      	movs	r3, #4
 800a1ae:	76fb      	strb	r3, [r7, #27]
 800a1b0:	e05d      	b.n	800a26e <UART_SetConfig+0x29a>
 800a1b2:	2308      	movs	r3, #8
 800a1b4:	76fb      	strb	r3, [r7, #27]
 800a1b6:	e05a      	b.n	800a26e <UART_SetConfig+0x29a>
 800a1b8:	2310      	movs	r3, #16
 800a1ba:	76fb      	strb	r3, [r7, #27]
 800a1bc:	e057      	b.n	800a26e <UART_SetConfig+0x29a>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4a47      	ldr	r2, [pc, #284]	; (800a2e0 <UART_SetConfig+0x30c>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d125      	bne.n	800a214 <UART_SetConfig+0x240>
 800a1c8:	4b41      	ldr	r3, [pc, #260]	; (800a2d0 <UART_SetConfig+0x2fc>)
 800a1ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a1d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a1d6:	d017      	beq.n	800a208 <UART_SetConfig+0x234>
 800a1d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a1dc:	d817      	bhi.n	800a20e <UART_SetConfig+0x23a>
 800a1de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a1e2:	d00b      	beq.n	800a1fc <UART_SetConfig+0x228>
 800a1e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a1e8:	d811      	bhi.n	800a20e <UART_SetConfig+0x23a>
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d003      	beq.n	800a1f6 <UART_SetConfig+0x222>
 800a1ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a1f2:	d006      	beq.n	800a202 <UART_SetConfig+0x22e>
 800a1f4:	e00b      	b.n	800a20e <UART_SetConfig+0x23a>
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	76fb      	strb	r3, [r7, #27]
 800a1fa:	e038      	b.n	800a26e <UART_SetConfig+0x29a>
 800a1fc:	2302      	movs	r3, #2
 800a1fe:	76fb      	strb	r3, [r7, #27]
 800a200:	e035      	b.n	800a26e <UART_SetConfig+0x29a>
 800a202:	2304      	movs	r3, #4
 800a204:	76fb      	strb	r3, [r7, #27]
 800a206:	e032      	b.n	800a26e <UART_SetConfig+0x29a>
 800a208:	2308      	movs	r3, #8
 800a20a:	76fb      	strb	r3, [r7, #27]
 800a20c:	e02f      	b.n	800a26e <UART_SetConfig+0x29a>
 800a20e:	2310      	movs	r3, #16
 800a210:	76fb      	strb	r3, [r7, #27]
 800a212:	e02c      	b.n	800a26e <UART_SetConfig+0x29a>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	4a2b      	ldr	r2, [pc, #172]	; (800a2c8 <UART_SetConfig+0x2f4>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d125      	bne.n	800a26a <UART_SetConfig+0x296>
 800a21e:	4b2c      	ldr	r3, [pc, #176]	; (800a2d0 <UART_SetConfig+0x2fc>)
 800a220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a224:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a228:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a22c:	d017      	beq.n	800a25e <UART_SetConfig+0x28a>
 800a22e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a232:	d817      	bhi.n	800a264 <UART_SetConfig+0x290>
 800a234:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a238:	d00b      	beq.n	800a252 <UART_SetConfig+0x27e>
 800a23a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a23e:	d811      	bhi.n	800a264 <UART_SetConfig+0x290>
 800a240:	2b00      	cmp	r3, #0
 800a242:	d003      	beq.n	800a24c <UART_SetConfig+0x278>
 800a244:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a248:	d006      	beq.n	800a258 <UART_SetConfig+0x284>
 800a24a:	e00b      	b.n	800a264 <UART_SetConfig+0x290>
 800a24c:	2300      	movs	r3, #0
 800a24e:	76fb      	strb	r3, [r7, #27]
 800a250:	e00d      	b.n	800a26e <UART_SetConfig+0x29a>
 800a252:	2302      	movs	r3, #2
 800a254:	76fb      	strb	r3, [r7, #27]
 800a256:	e00a      	b.n	800a26e <UART_SetConfig+0x29a>
 800a258:	2304      	movs	r3, #4
 800a25a:	76fb      	strb	r3, [r7, #27]
 800a25c:	e007      	b.n	800a26e <UART_SetConfig+0x29a>
 800a25e:	2308      	movs	r3, #8
 800a260:	76fb      	strb	r3, [r7, #27]
 800a262:	e004      	b.n	800a26e <UART_SetConfig+0x29a>
 800a264:	2310      	movs	r3, #16
 800a266:	76fb      	strb	r3, [r7, #27]
 800a268:	e001      	b.n	800a26e <UART_SetConfig+0x29a>
 800a26a:	2310      	movs	r3, #16
 800a26c:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4a15      	ldr	r2, [pc, #84]	; (800a2c8 <UART_SetConfig+0x2f4>)
 800a274:	4293      	cmp	r3, r2
 800a276:	f040 809f 	bne.w	800a3b8 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a27a:	7efb      	ldrb	r3, [r7, #27]
 800a27c:	2b08      	cmp	r3, #8
 800a27e:	d837      	bhi.n	800a2f0 <UART_SetConfig+0x31c>
 800a280:	a201      	add	r2, pc, #4	; (adr r2, 800a288 <UART_SetConfig+0x2b4>)
 800a282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a286:	bf00      	nop
 800a288:	0800a2ad 	.word	0x0800a2ad
 800a28c:	0800a2f1 	.word	0x0800a2f1
 800a290:	0800a2b5 	.word	0x0800a2b5
 800a294:	0800a2f1 	.word	0x0800a2f1
 800a298:	0800a2bb 	.word	0x0800a2bb
 800a29c:	0800a2f1 	.word	0x0800a2f1
 800a2a0:	0800a2f1 	.word	0x0800a2f1
 800a2a4:	0800a2f1 	.word	0x0800a2f1
 800a2a8:	0800a2e9 	.word	0x0800a2e9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a2ac:	f7fb fad0 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 800a2b0:	6178      	str	r0, [r7, #20]
        break;
 800a2b2:	e022      	b.n	800a2fa <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a2b4:	4b0b      	ldr	r3, [pc, #44]	; (800a2e4 <UART_SetConfig+0x310>)
 800a2b6:	617b      	str	r3, [r7, #20]
        break;
 800a2b8:	e01f      	b.n	800a2fa <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a2ba:	f7fb fa33 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 800a2be:	6178      	str	r0, [r7, #20]
        break;
 800a2c0:	e01b      	b.n	800a2fa <UART_SetConfig+0x326>
 800a2c2:	bf00      	nop
 800a2c4:	cfff69f3 	.word	0xcfff69f3
 800a2c8:	40008000 	.word	0x40008000
 800a2cc:	40013800 	.word	0x40013800
 800a2d0:	40021000 	.word	0x40021000
 800a2d4:	40004400 	.word	0x40004400
 800a2d8:	40004800 	.word	0x40004800
 800a2dc:	40004c00 	.word	0x40004c00
 800a2e0:	40005000 	.word	0x40005000
 800a2e4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2ec:	617b      	str	r3, [r7, #20]
        break;
 800a2ee:	e004      	b.n	800a2fa <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a2f4:	2301      	movs	r3, #1
 800a2f6:	76bb      	strb	r3, [r7, #26]
        break;
 800a2f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	f000 811b 	beq.w	800a538 <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a306:	4a96      	ldr	r2, [pc, #600]	; (800a560 <UART_SetConfig+0x58c>)
 800a308:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a30c:	461a      	mov	r2, r3
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	fbb3 f3f2 	udiv	r3, r3, r2
 800a314:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	685a      	ldr	r2, [r3, #4]
 800a31a:	4613      	mov	r3, r2
 800a31c:	005b      	lsls	r3, r3, #1
 800a31e:	4413      	add	r3, r2
 800a320:	68ba      	ldr	r2, [r7, #8]
 800a322:	429a      	cmp	r2, r3
 800a324:	d305      	bcc.n	800a332 <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	685b      	ldr	r3, [r3, #4]
 800a32a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a32c:	68ba      	ldr	r2, [r7, #8]
 800a32e:	429a      	cmp	r2, r3
 800a330:	d902      	bls.n	800a338 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 800a332:	2301      	movs	r3, #1
 800a334:	76bb      	strb	r3, [r7, #26]
 800a336:	e0ff      	b.n	800a538 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	4618      	mov	r0, r3
 800a33c:	f04f 0100 	mov.w	r1, #0
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a344:	4a86      	ldr	r2, [pc, #536]	; (800a560 <UART_SetConfig+0x58c>)
 800a346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a34a:	b29a      	uxth	r2, r3
 800a34c:	f04f 0300 	mov.w	r3, #0
 800a350:	f7f5 ff56 	bl	8000200 <__aeabi_uldivmod>
 800a354:	4602      	mov	r2, r0
 800a356:	460b      	mov	r3, r1
 800a358:	4610      	mov	r0, r2
 800a35a:	4619      	mov	r1, r3
 800a35c:	f04f 0200 	mov.w	r2, #0
 800a360:	f04f 0300 	mov.w	r3, #0
 800a364:	020b      	lsls	r3, r1, #8
 800a366:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a36a:	0202      	lsls	r2, r0, #8
 800a36c:	6879      	ldr	r1, [r7, #4]
 800a36e:	6849      	ldr	r1, [r1, #4]
 800a370:	0849      	lsrs	r1, r1, #1
 800a372:	4608      	mov	r0, r1
 800a374:	f04f 0100 	mov.w	r1, #0
 800a378:	1814      	adds	r4, r2, r0
 800a37a:	eb43 0501 	adc.w	r5, r3, r1
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	685b      	ldr	r3, [r3, #4]
 800a382:	461a      	mov	r2, r3
 800a384:	f04f 0300 	mov.w	r3, #0
 800a388:	4620      	mov	r0, r4
 800a38a:	4629      	mov	r1, r5
 800a38c:	f7f5 ff38 	bl	8000200 <__aeabi_uldivmod>
 800a390:	4602      	mov	r2, r0
 800a392:	460b      	mov	r3, r1
 800a394:	4613      	mov	r3, r2
 800a396:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a39e:	d308      	bcc.n	800a3b2 <UART_SetConfig+0x3de>
 800a3a0:	693b      	ldr	r3, [r7, #16]
 800a3a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a3a6:	d204      	bcs.n	800a3b2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	693a      	ldr	r2, [r7, #16]
 800a3ae:	60da      	str	r2, [r3, #12]
 800a3b0:	e0c2      	b.n	800a538 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	76bb      	strb	r3, [r7, #26]
 800a3b6:	e0bf      	b.n	800a538 <UART_SetConfig+0x564>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	69db      	ldr	r3, [r3, #28]
 800a3bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3c0:	d165      	bne.n	800a48e <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 800a3c2:	7efb      	ldrb	r3, [r7, #27]
 800a3c4:	2b08      	cmp	r3, #8
 800a3c6:	d828      	bhi.n	800a41a <UART_SetConfig+0x446>
 800a3c8:	a201      	add	r2, pc, #4	; (adr r2, 800a3d0 <UART_SetConfig+0x3fc>)
 800a3ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3ce:	bf00      	nop
 800a3d0:	0800a3f5 	.word	0x0800a3f5
 800a3d4:	0800a3fd 	.word	0x0800a3fd
 800a3d8:	0800a405 	.word	0x0800a405
 800a3dc:	0800a41b 	.word	0x0800a41b
 800a3e0:	0800a40b 	.word	0x0800a40b
 800a3e4:	0800a41b 	.word	0x0800a41b
 800a3e8:	0800a41b 	.word	0x0800a41b
 800a3ec:	0800a41b 	.word	0x0800a41b
 800a3f0:	0800a413 	.word	0x0800a413
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3f4:	f7fb fa2c 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 800a3f8:	6178      	str	r0, [r7, #20]
        break;
 800a3fa:	e013      	b.n	800a424 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3fc:	f7fb fa3e 	bl	800587c <HAL_RCC_GetPCLK2Freq>
 800a400:	6178      	str	r0, [r7, #20]
        break;
 800a402:	e00f      	b.n	800a424 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a404:	4b57      	ldr	r3, [pc, #348]	; (800a564 <UART_SetConfig+0x590>)
 800a406:	617b      	str	r3, [r7, #20]
        break;
 800a408:	e00c      	b.n	800a424 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a40a:	f7fb f98b 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 800a40e:	6178      	str	r0, [r7, #20]
        break;
 800a410:	e008      	b.n	800a424 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a412:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a416:	617b      	str	r3, [r7, #20]
        break;
 800a418:	e004      	b.n	800a424 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 800a41a:	2300      	movs	r3, #0
 800a41c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a41e:	2301      	movs	r3, #1
 800a420:	76bb      	strb	r3, [r7, #26]
        break;
 800a422:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a424:	697b      	ldr	r3, [r7, #20]
 800a426:	2b00      	cmp	r3, #0
 800a428:	f000 8086 	beq.w	800a538 <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a430:	4a4b      	ldr	r2, [pc, #300]	; (800a560 <UART_SetConfig+0x58c>)
 800a432:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a436:	461a      	mov	r2, r3
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a43e:	005a      	lsls	r2, r3, #1
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	685b      	ldr	r3, [r3, #4]
 800a444:	085b      	lsrs	r3, r3, #1
 800a446:	441a      	add	r2, r3
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	685b      	ldr	r3, [r3, #4]
 800a44c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a450:	b29b      	uxth	r3, r3
 800a452:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	2b0f      	cmp	r3, #15
 800a458:	d916      	bls.n	800a488 <UART_SetConfig+0x4b4>
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a460:	d212      	bcs.n	800a488 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	b29b      	uxth	r3, r3
 800a466:	f023 030f 	bic.w	r3, r3, #15
 800a46a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	085b      	lsrs	r3, r3, #1
 800a470:	b29b      	uxth	r3, r3
 800a472:	f003 0307 	and.w	r3, r3, #7
 800a476:	b29a      	uxth	r2, r3
 800a478:	89fb      	ldrh	r3, [r7, #14]
 800a47a:	4313      	orrs	r3, r2
 800a47c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	89fa      	ldrh	r2, [r7, #14]
 800a484:	60da      	str	r2, [r3, #12]
 800a486:	e057      	b.n	800a538 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a488:	2301      	movs	r3, #1
 800a48a:	76bb      	strb	r3, [r7, #26]
 800a48c:	e054      	b.n	800a538 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a48e:	7efb      	ldrb	r3, [r7, #27]
 800a490:	2b08      	cmp	r3, #8
 800a492:	d828      	bhi.n	800a4e6 <UART_SetConfig+0x512>
 800a494:	a201      	add	r2, pc, #4	; (adr r2, 800a49c <UART_SetConfig+0x4c8>)
 800a496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a49a:	bf00      	nop
 800a49c:	0800a4c1 	.word	0x0800a4c1
 800a4a0:	0800a4c9 	.word	0x0800a4c9
 800a4a4:	0800a4d1 	.word	0x0800a4d1
 800a4a8:	0800a4e7 	.word	0x0800a4e7
 800a4ac:	0800a4d7 	.word	0x0800a4d7
 800a4b0:	0800a4e7 	.word	0x0800a4e7
 800a4b4:	0800a4e7 	.word	0x0800a4e7
 800a4b8:	0800a4e7 	.word	0x0800a4e7
 800a4bc:	0800a4df 	.word	0x0800a4df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4c0:	f7fb f9c6 	bl	8005850 <HAL_RCC_GetPCLK1Freq>
 800a4c4:	6178      	str	r0, [r7, #20]
        break;
 800a4c6:	e013      	b.n	800a4f0 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a4c8:	f7fb f9d8 	bl	800587c <HAL_RCC_GetPCLK2Freq>
 800a4cc:	6178      	str	r0, [r7, #20]
        break;
 800a4ce:	e00f      	b.n	800a4f0 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4d0:	4b24      	ldr	r3, [pc, #144]	; (800a564 <UART_SetConfig+0x590>)
 800a4d2:	617b      	str	r3, [r7, #20]
        break;
 800a4d4:	e00c      	b.n	800a4f0 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4d6:	f7fb f925 	bl	8005724 <HAL_RCC_GetSysClockFreq>
 800a4da:	6178      	str	r0, [r7, #20]
        break;
 800a4dc:	e008      	b.n	800a4f0 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4e2:	617b      	str	r3, [r7, #20]
        break;
 800a4e4:	e004      	b.n	800a4f0 <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	76bb      	strb	r3, [r7, #26]
        break;
 800a4ee:	bf00      	nop
    }

    if (pclk != 0U)
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d020      	beq.n	800a538 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4fa:	4a19      	ldr	r2, [pc, #100]	; (800a560 <UART_SetConfig+0x58c>)
 800a4fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a500:	461a      	mov	r2, r3
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	fbb3 f2f2 	udiv	r2, r3, r2
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	685b      	ldr	r3, [r3, #4]
 800a50c:	085b      	lsrs	r3, r3, #1
 800a50e:	441a      	add	r2, r3
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	685b      	ldr	r3, [r3, #4]
 800a514:	fbb2 f3f3 	udiv	r3, r2, r3
 800a518:	b29b      	uxth	r3, r3
 800a51a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	2b0f      	cmp	r3, #15
 800a520:	d908      	bls.n	800a534 <UART_SetConfig+0x560>
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a528:	d204      	bcs.n	800a534 <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	693a      	ldr	r2, [r7, #16]
 800a530:	60da      	str	r2, [r3, #12]
 800a532:	e001      	b.n	800a538 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2201      	movs	r2, #1
 800a53c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2201      	movs	r2, #1
 800a544:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2200      	movs	r2, #0
 800a54c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2200      	movs	r2, #0
 800a552:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a554:	7ebb      	ldrb	r3, [r7, #26]
}
 800a556:	4618      	mov	r0, r3
 800a558:	3720      	adds	r7, #32
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bdb0      	pop	{r4, r5, r7, pc}
 800a55e:	bf00      	nop
 800a560:	08013090 	.word	0x08013090
 800a564:	00f42400 	.word	0x00f42400

0800a568 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a568:	b480      	push	{r7}
 800a56a:	b083      	sub	sp, #12
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a574:	f003 0301 	and.w	r3, r3, #1
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d00a      	beq.n	800a592 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	430a      	orrs	r2, r1
 800a590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a596:	f003 0302 	and.w	r3, r3, #2
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d00a      	beq.n	800a5b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	430a      	orrs	r2, r1
 800a5b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5b8:	f003 0304 	and.w	r3, r3, #4
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d00a      	beq.n	800a5d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	685b      	ldr	r3, [r3, #4]
 800a5c6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	430a      	orrs	r2, r1
 800a5d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5da:	f003 0308 	and.w	r3, r3, #8
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d00a      	beq.n	800a5f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	685b      	ldr	r3, [r3, #4]
 800a5e8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	430a      	orrs	r2, r1
 800a5f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5fc:	f003 0310 	and.w	r3, r3, #16
 800a600:	2b00      	cmp	r3, #0
 800a602:	d00a      	beq.n	800a61a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	689b      	ldr	r3, [r3, #8]
 800a60a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	430a      	orrs	r2, r1
 800a618:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a61e:	f003 0320 	and.w	r3, r3, #32
 800a622:	2b00      	cmp	r3, #0
 800a624:	d00a      	beq.n	800a63c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	689b      	ldr	r3, [r3, #8]
 800a62c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	430a      	orrs	r2, r1
 800a63a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a644:	2b00      	cmp	r3, #0
 800a646:	d01a      	beq.n	800a67e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	430a      	orrs	r2, r1
 800a65c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a662:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a666:	d10a      	bne.n	800a67e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	685b      	ldr	r3, [r3, #4]
 800a66e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	430a      	orrs	r2, r1
 800a67c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a682:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a686:	2b00      	cmp	r3, #0
 800a688:	d00a      	beq.n	800a6a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	685b      	ldr	r3, [r3, #4]
 800a690:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	430a      	orrs	r2, r1
 800a69e:	605a      	str	r2, [r3, #4]
  }
}
 800a6a0:	bf00      	nop
 800a6a2:	370c      	adds	r7, #12
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6aa:	4770      	bx	lr

0800a6ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b086      	sub	sp, #24
 800a6b0:	af02      	add	r7, sp, #8
 800a6b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a6bc:	f7f7 fa6a 	bl	8001b94 <HAL_GetTick>
 800a6c0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f003 0308 	and.w	r3, r3, #8
 800a6cc:	2b08      	cmp	r3, #8
 800a6ce:	d10e      	bne.n	800a6ee <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a6d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a6d4:	9300      	str	r3, [sp, #0]
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f000 f82f 	bl	800a742 <UART_WaitOnFlagUntilTimeout>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d001      	beq.n	800a6ee <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6ea:	2303      	movs	r3, #3
 800a6ec:	e025      	b.n	800a73a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f003 0304 	and.w	r3, r3, #4
 800a6f8:	2b04      	cmp	r3, #4
 800a6fa:	d10e      	bne.n	800a71a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a6fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a700:	9300      	str	r3, [sp, #0]
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	2200      	movs	r2, #0
 800a706:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f000 f819 	bl	800a742 <UART_WaitOnFlagUntilTimeout>
 800a710:	4603      	mov	r3, r0
 800a712:	2b00      	cmp	r3, #0
 800a714:	d001      	beq.n	800a71a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a716:	2303      	movs	r3, #3
 800a718:	e00f      	b.n	800a73a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2220      	movs	r2, #32
 800a71e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2220      	movs	r2, #32
 800a726:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2200      	movs	r2, #0
 800a72e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2200      	movs	r2, #0
 800a734:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a738:	2300      	movs	r3, #0
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3710      	adds	r7, #16
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}

0800a742 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a742:	b580      	push	{r7, lr}
 800a744:	b084      	sub	sp, #16
 800a746:	af00      	add	r7, sp, #0
 800a748:	60f8      	str	r0, [r7, #12]
 800a74a:	60b9      	str	r1, [r7, #8]
 800a74c:	603b      	str	r3, [r7, #0]
 800a74e:	4613      	mov	r3, r2
 800a750:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a752:	e062      	b.n	800a81a <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a754:	69bb      	ldr	r3, [r7, #24]
 800a756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a75a:	d05e      	beq.n	800a81a <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a75c:	f7f7 fa1a 	bl	8001b94 <HAL_GetTick>
 800a760:	4602      	mov	r2, r0
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	1ad3      	subs	r3, r2, r3
 800a766:	69ba      	ldr	r2, [r7, #24]
 800a768:	429a      	cmp	r2, r3
 800a76a:	d302      	bcc.n	800a772 <UART_WaitOnFlagUntilTimeout+0x30>
 800a76c:	69bb      	ldr	r3, [r7, #24]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d11d      	bne.n	800a7ae <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	681a      	ldr	r2, [r3, #0]
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a780:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	689a      	ldr	r2, [r3, #8]
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f022 0201 	bic.w	r2, r2, #1
 800a790:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	2220      	movs	r2, #32
 800a796:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	2220      	movs	r2, #32
 800a79e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a7aa:	2303      	movs	r3, #3
 800a7ac:	e045      	b.n	800a83a <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f003 0304 	and.w	r3, r3, #4
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d02e      	beq.n	800a81a <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	69db      	ldr	r3, [r3, #28]
 800a7c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a7c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a7ca:	d126      	bne.n	800a81a <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a7d4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	681a      	ldr	r2, [r3, #0]
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a7e4:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	689a      	ldr	r2, [r3, #8]
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f022 0201 	bic.w	r2, r2, #1
 800a7f4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	2220      	movs	r2, #32
 800a7fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	2220      	movs	r2, #32
 800a802:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	2220      	movs	r2, #32
 800a80a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	2200      	movs	r2, #0
 800a812:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a816:	2303      	movs	r3, #3
 800a818:	e00f      	b.n	800a83a <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	69da      	ldr	r2, [r3, #28]
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	4013      	ands	r3, r2
 800a824:	68ba      	ldr	r2, [r7, #8]
 800a826:	429a      	cmp	r2, r3
 800a828:	bf0c      	ite	eq
 800a82a:	2301      	moveq	r3, #1
 800a82c:	2300      	movne	r3, #0
 800a82e:	b2db      	uxtb	r3, r3
 800a830:	461a      	mov	r2, r3
 800a832:	79fb      	ldrb	r3, [r7, #7]
 800a834:	429a      	cmp	r2, r3
 800a836:	d08d      	beq.n	800a754 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a838:	2300      	movs	r3, #0
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	3710      	adds	r7, #16
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}

0800a842 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a842:	b480      	push	{r7}
 800a844:	b085      	sub	sp, #20
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a850:	2b01      	cmp	r3, #1
 800a852:	d101      	bne.n	800a858 <HAL_UARTEx_DisableFifoMode+0x16>
 800a854:	2302      	movs	r3, #2
 800a856:	e027      	b.n	800a8a8 <HAL_UARTEx_DisableFifoMode+0x66>
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2201      	movs	r2, #1
 800a85c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2224      	movs	r2, #36	; 0x24
 800a864:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	681a      	ldr	r2, [r3, #0]
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f022 0201 	bic.w	r2, r2, #1
 800a87e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a886:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2200      	movs	r2, #0
 800a88c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	68fa      	ldr	r2, [r7, #12]
 800a894:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2220      	movs	r2, #32
 800a89a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a8a6:	2300      	movs	r3, #0
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3714      	adds	r7, #20
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b084      	sub	sp, #16
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
 800a8bc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a8c4:	2b01      	cmp	r3, #1
 800a8c6:	d101      	bne.n	800a8cc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a8c8:	2302      	movs	r3, #2
 800a8ca:	e02d      	b.n	800a928 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2201      	movs	r2, #1
 800a8d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2224      	movs	r2, #36	; 0x24
 800a8d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	681a      	ldr	r2, [r3, #0]
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f022 0201 	bic.w	r2, r2, #1
 800a8f2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	689b      	ldr	r3, [r3, #8]
 800a8fa:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	683a      	ldr	r2, [r7, #0]
 800a904:	430a      	orrs	r2, r1
 800a906:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f000 f84f 	bl	800a9ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	68fa      	ldr	r2, [r7, #12]
 800a914:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2220      	movs	r2, #32
 800a91a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2200      	movs	r2, #0
 800a922:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a926:	2300      	movs	r3, #0
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3710      	adds	r7, #16
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}

0800a930 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b084      	sub	sp, #16
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
 800a938:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a940:	2b01      	cmp	r3, #1
 800a942:	d101      	bne.n	800a948 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a944:	2302      	movs	r3, #2
 800a946:	e02d      	b.n	800a9a4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2201      	movs	r2, #1
 800a94c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2224      	movs	r2, #36	; 0x24
 800a954:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	681a      	ldr	r2, [r3, #0]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f022 0201 	bic.w	r2, r2, #1
 800a96e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	683a      	ldr	r2, [r7, #0]
 800a980:	430a      	orrs	r2, r1
 800a982:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f000 f811 	bl	800a9ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	68fa      	ldr	r2, [r7, #12]
 800a990:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2220      	movs	r2, #32
 800a996:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2200      	movs	r2, #0
 800a99e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a9a2:	2300      	movs	r3, #0
}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	3710      	adds	r7, #16
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}

0800a9ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b085      	sub	sp, #20
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d108      	bne.n	800a9ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2201      	movs	r2, #1
 800a9c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a9cc:	e031      	b.n	800aa32 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a9ce:	2308      	movs	r3, #8
 800a9d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a9d2:	2308      	movs	r3, #8
 800a9d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	689b      	ldr	r3, [r3, #8]
 800a9dc:	0e5b      	lsrs	r3, r3, #25
 800a9de:	b2db      	uxtb	r3, r3
 800a9e0:	f003 0307 	and.w	r3, r3, #7
 800a9e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	689b      	ldr	r3, [r3, #8]
 800a9ec:	0f5b      	lsrs	r3, r3, #29
 800a9ee:	b2db      	uxtb	r3, r3
 800a9f0:	f003 0307 	and.w	r3, r3, #7
 800a9f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9f6:	7bbb      	ldrb	r3, [r7, #14]
 800a9f8:	7b3a      	ldrb	r2, [r7, #12]
 800a9fa:	4911      	ldr	r1, [pc, #68]	; (800aa40 <UARTEx_SetNbDataToProcess+0x94>)
 800a9fc:	5c8a      	ldrb	r2, [r1, r2]
 800a9fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800aa02:	7b3a      	ldrb	r2, [r7, #12]
 800aa04:	490f      	ldr	r1, [pc, #60]	; (800aa44 <UARTEx_SetNbDataToProcess+0x98>)
 800aa06:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa08:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa0c:	b29a      	uxth	r2, r3
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa14:	7bfb      	ldrb	r3, [r7, #15]
 800aa16:	7b7a      	ldrb	r2, [r7, #13]
 800aa18:	4909      	ldr	r1, [pc, #36]	; (800aa40 <UARTEx_SetNbDataToProcess+0x94>)
 800aa1a:	5c8a      	ldrb	r2, [r1, r2]
 800aa1c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aa20:	7b7a      	ldrb	r2, [r7, #13]
 800aa22:	4908      	ldr	r1, [pc, #32]	; (800aa44 <UARTEx_SetNbDataToProcess+0x98>)
 800aa24:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa26:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa2a:	b29a      	uxth	r2, r3
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800aa32:	bf00      	nop
 800aa34:	3714      	adds	r7, #20
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	080130a8 	.word	0x080130a8
 800aa44:	080130b0 	.word	0x080130b0

0800aa48 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800aa48:	b084      	sub	sp, #16
 800aa4a:	b480      	push	{r7}
 800aa4c:	b085      	sub	sp, #20
 800aa4e:	af00      	add	r7, sp, #0
 800aa50:	6078      	str	r0, [r7, #4]
 800aa52:	f107 001c 	add.w	r0, r7, #28
 800aa56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	60fb      	str	r3, [r7, #12]

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
#endif
  tmpreg |= (Init.ClockEdge           |\
 800aa5e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 800aa60:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800aa62:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800aa64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 800aa66:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800aa68:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 800aa6a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800aa6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 800aa6e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800aa70:	68fa      	ldr	r2, [r7, #12]
 800aa72:	4313      	orrs	r3, r2
 800aa74:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	685a      	ldr	r2, [r3, #4]
 800aa7a:	4b07      	ldr	r3, [pc, #28]	; (800aa98 <SDMMC_Init+0x50>)
 800aa7c:	4013      	ands	r3, r2
 800aa7e:	68fa      	ldr	r2, [r7, #12]
 800aa80:	431a      	orrs	r2, r3
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800aa86:	2300      	movs	r3, #0
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	3714      	adds	r7, #20
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	b004      	add	sp, #16
 800aa94:	4770      	bx	lr
 800aa96:	bf00      	nop
 800aa98:	ffc02c00 	.word	0xffc02c00

0800aa9c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b083      	sub	sp, #12
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	370c      	adds	r7, #12
 800aaae:	46bd      	mov	sp, r7
 800aab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab4:	4770      	bx	lr

0800aab6 <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800aab6:	b480      	push	{r7}
 800aab8:	b083      	sub	sp, #12
 800aaba:	af00      	add	r7, sp, #0
 800aabc:	6078      	str	r0, [r7, #4]
 800aabe:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	681a      	ldr	r2, [r3, #0]
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aaca:	2300      	movs	r3, #0
}
 800aacc:	4618      	mov	r0, r3
 800aace:	370c      	adds	r7, #12
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f043 0203 	orr.w	r2, r3, #3
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	601a      	str	r2, [r3, #0]
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800aaec:	2002      	movs	r0, #2
 800aaee:	f7f7 f85d 	bl	8001bac <HAL_Delay>

  return HAL_OK;
 800aaf2:	2300      	movs	r3, #0
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	3708      	adds	r7, #8
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b083      	sub	sp, #12
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f003 0303 	and.w	r3, r3, #3
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	370c      	adds	r7, #12
 800ab10:	46bd      	mov	sp, r7
 800ab12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab16:	4770      	bx	lr

0800ab18 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b085      	sub	sp, #20
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ab22:	2300      	movs	r3, #0
 800ab24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ab36:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800ab3c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800ab42:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ab44:	68fa      	ldr	r2, [r7, #12]
 800ab46:	4313      	orrs	r3, r2
 800ab48:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	68da      	ldr	r2, [r3, #12]
 800ab4e:	4b06      	ldr	r3, [pc, #24]	; (800ab68 <SDMMC_SendCommand+0x50>)
 800ab50:	4013      	ands	r3, r2
 800ab52:	68fa      	ldr	r2, [r7, #12]
 800ab54:	431a      	orrs	r2, r3
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ab5a:	2300      	movs	r3, #0
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	3714      	adds	r7, #20
 800ab60:	46bd      	mov	sp, r7
 800ab62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab66:	4770      	bx	lr
 800ab68:	fffee0c0 	.word	0xfffee0c0

0800ab6c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b083      	sub	sp, #12
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	691b      	ldr	r3, [r3, #16]
 800ab78:	b2db      	uxtb	r3, r3
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	370c      	adds	r7, #12
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab84:	4770      	bx	lr

0800ab86 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800ab86:	b480      	push	{r7}
 800ab88:	b085      	sub	sp, #20
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	6078      	str	r0, [r7, #4]
 800ab8e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	3314      	adds	r3, #20
 800ab94:	461a      	mov	r2, r3
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	4413      	add	r3, r2
 800ab9a:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3714      	adds	r7, #20
 800aba4:	46bd      	mov	sp, r7
 800aba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abaa:	4770      	bx	lr

0800abac <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800abac:	b480      	push	{r7}
 800abae:	b085      	sub	sp, #20
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800abb6:	2300      	movs	r3, #0
 800abb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	681a      	ldr	r2, [r3, #0]
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	685a      	ldr	r2, [r3, #4]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800abd2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800abd8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800abde:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800abe0:	68fa      	ldr	r2, [r7, #12]
 800abe2:	4313      	orrs	r3, r2
 800abe4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abea:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	431a      	orrs	r2, r3
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800abf6:	2300      	movs	r3, #0

}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3714      	adds	r7, #20
 800abfc:	46bd      	mov	sp, r7
 800abfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac02:	4770      	bx	lr

0800ac04 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b088      	sub	sp, #32
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800ac12:	2310      	movs	r3, #16
 800ac14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ac16:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ac1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ac20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ac24:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac26:	f107 0308 	add.w	r3, r7, #8
 800ac2a:	4619      	mov	r1, r3
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f7ff ff73 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800ac32:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac36:	2110      	movs	r1, #16
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f000 fa7b 	bl	800b134 <SDMMC_GetCmdResp1>
 800ac3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac40:	69fb      	ldr	r3, [r7, #28]
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	3720      	adds	r7, #32
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}

0800ac4a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ac4a:	b580      	push	{r7, lr}
 800ac4c:	b088      	sub	sp, #32
 800ac4e:	af00      	add	r7, sp, #0
 800ac50:	6078      	str	r0, [r7, #4]
 800ac52:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800ac58:	2311      	movs	r3, #17
 800ac5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ac5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ac60:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ac62:	2300      	movs	r3, #0
 800ac64:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ac66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ac6a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ac6c:	f107 0308 	add.w	r3, r7, #8
 800ac70:	4619      	mov	r1, r3
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f7ff ff50 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800ac78:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac7c:	2111      	movs	r1, #17
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 fa58 	bl	800b134 <SDMMC_GetCmdResp1>
 800ac84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac86:	69fb      	ldr	r3, [r7, #28]
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3720      	adds	r7, #32
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}

0800ac90 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b088      	sub	sp, #32
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ac9e:	2312      	movs	r3, #18
 800aca0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aca2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aca6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aca8:	2300      	movs	r3, #0
 800acaa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800acac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800acb0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800acb2:	f107 0308 	add.w	r3, r7, #8
 800acb6:	4619      	mov	r1, r3
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	f7ff ff2d 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800acbe:	f241 3288 	movw	r2, #5000	; 0x1388
 800acc2:	2112      	movs	r1, #18
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 fa35 	bl	800b134 <SDMMC_GetCmdResp1>
 800acca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800accc:	69fb      	ldr	r3, [r7, #28]
}
 800acce:	4618      	mov	r0, r3
 800acd0:	3720      	adds	r7, #32
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}

0800acd6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800acd6:	b580      	push	{r7, lr}
 800acd8:	b088      	sub	sp, #32
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
 800acde:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800ace4:	2318      	movs	r3, #24
 800ace6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ace8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800acec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800acee:	2300      	movs	r3, #0
 800acf0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800acf2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800acf6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800acf8:	f107 0308 	add.w	r3, r7, #8
 800acfc:	4619      	mov	r1, r3
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f7ff ff0a 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800ad04:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad08:	2118      	movs	r1, #24
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 fa12 	bl	800b134 <SDMMC_GetCmdResp1>
 800ad10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad12:	69fb      	ldr	r3, [r7, #28]
}
 800ad14:	4618      	mov	r0, r3
 800ad16:	3720      	adds	r7, #32
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}

0800ad1c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b088      	sub	sp, #32
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800ad2a:	2319      	movs	r3, #25
 800ad2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ad2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ad32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad34:	2300      	movs	r3, #0
 800ad36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ad3c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad3e:	f107 0308 	add.w	r3, r7, #8
 800ad42:	4619      	mov	r1, r3
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f7ff fee7 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ad4a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad4e:	2119      	movs	r1, #25
 800ad50:	6878      	ldr	r0, [r7, #4]
 800ad52:	f000 f9ef 	bl	800b134 <SDMMC_GetCmdResp1>
 800ad56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad58:	69fb      	ldr	r3, [r7, #28]
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	3720      	adds	r7, #32
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}
	...

0800ad64 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b088      	sub	sp, #32
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800ad70:	230c      	movs	r3, #12
 800ad72:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ad74:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ad78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ad7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ad82:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	68db      	ldr	r3, [r3, #12]
 800ad94:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ad9c:	f107 0308 	add.w	r3, r7, #8
 800ada0:	4619      	mov	r1, r3
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f7ff feb8 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800ada8:	4a08      	ldr	r2, [pc, #32]	; (800adcc <SDMMC_CmdStopTransfer+0x68>)
 800adaa:	210c      	movs	r1, #12
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f000 f9c1 	bl	800b134 <SDMMC_GetCmdResp1>
 800adb2:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	68db      	ldr	r3, [r3, #12]
 800adb8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 800adc0:	69fb      	ldr	r3, [r7, #28]
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3720      	adds	r7, #32
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	bf00      	nop
 800adcc:	05f5e100 	.word	0x05f5e100

0800add0 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b08a      	sub	sp, #40	; 0x28
 800add4:	af00      	add	r7, sp, #0
 800add6:	60f8      	str	r0, [r7, #12]
 800add8:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ade0:	2307      	movs	r3, #7
 800ade2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ade4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ade8:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800adea:	2300      	movs	r3, #0
 800adec:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800adee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800adf2:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800adf4:	f107 0310 	add.w	r3, r7, #16
 800adf8:	4619      	mov	r1, r3
 800adfa:	68f8      	ldr	r0, [r7, #12]
 800adfc:	f7ff fe8c 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800ae00:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae04:	2107      	movs	r1, #7
 800ae06:	68f8      	ldr	r0, [r7, #12]
 800ae08:	f000 f994 	bl	800b134 <SDMMC_GetCmdResp1>
 800ae0c:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800ae0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	3728      	adds	r7, #40	; 0x28
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}

0800ae18 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b088      	sub	sp, #32
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800ae20:	2300      	movs	r3, #0
 800ae22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ae24:	2300      	movs	r3, #0
 800ae26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ae30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ae34:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ae36:	f107 0308 	add.w	r3, r7, #8
 800ae3a:	4619      	mov	r1, r3
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f7ff fe6b 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f000 fbb8 	bl	800b5b8 <SDMMC_GetCmdError>
 800ae48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae4a:	69fb      	ldr	r3, [r7, #28]
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3720      	adds	r7, #32
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}

0800ae54 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b088      	sub	sp, #32
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ae5c:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800ae60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ae62:	2308      	movs	r3, #8
 800ae64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ae66:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ae6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ae70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ae74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ae76:	f107 0308 	add.w	r3, r7, #8
 800ae7a:	4619      	mov	r1, r3
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f7ff fe4b 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f000 fb4a 	bl	800b51c <SDMMC_GetCmdResp7>
 800ae88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae8a:	69fb      	ldr	r3, [r7, #28]
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	3720      	adds	r7, #32
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}

0800ae94 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b088      	sub	sp, #32
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
 800ae9c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800aea2:	2337      	movs	r3, #55	; 0x37
 800aea4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aea6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aeaa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aeac:	2300      	movs	r3, #0
 800aeae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aeb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800aeb4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aeb6:	f107 0308 	add.w	r3, r7, #8
 800aeba:	4619      	mov	r1, r3
 800aebc:	6878      	ldr	r0, [r7, #4]
 800aebe:	f7ff fe2b 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800aec2:	f241 3288 	movw	r2, #5000	; 0x1388
 800aec6:	2137      	movs	r1, #55	; 0x37
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f000 f933 	bl	800b134 <SDMMC_GetCmdResp1>
 800aece:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aed0:	69fb      	ldr	r3, [r7, #28]
}
 800aed2:	4618      	mov	r0, r3
 800aed4:	3720      	adds	r7, #32
 800aed6:	46bd      	mov	sp, r7
 800aed8:	bd80      	pop	{r7, pc}

0800aeda <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800aeda:	b580      	push	{r7, lr}
 800aedc:	b088      	sub	sp, #32
 800aede:	af00      	add	r7, sp, #0
 800aee0:	6078      	str	r0, [r7, #4]
 800aee2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	60bb      	str	r3, [r7, #8]
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800aee8:	2329      	movs	r3, #41	; 0x29
 800aeea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aeec:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aef0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aef2:	2300      	movs	r3, #0
 800aef4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aef6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800aefa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aefc:	f107 0308 	add.w	r3, r7, #8
 800af00:	4619      	mov	r1, r3
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f7ff fe08 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f000 fa4f 	bl	800b3ac <SDMMC_GetCmdResp3>
 800af0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af10:	69fb      	ldr	r3, [r7, #28]
}
 800af12:	4618      	mov	r0, r3
 800af14:	3720      	adds	r7, #32
 800af16:	46bd      	mov	sp, r7
 800af18:	bd80      	pop	{r7, pc}

0800af1a <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800af1a:	b580      	push	{r7, lr}
 800af1c:	b088      	sub	sp, #32
 800af1e:	af00      	add	r7, sp, #0
 800af20:	6078      	str	r0, [r7, #4]
 800af22:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800af28:	2306      	movs	r3, #6
 800af2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800af2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800af32:	2300      	movs	r3, #0
 800af34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800af36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800af3a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800af3c:	f107 0308 	add.w	r3, r7, #8
 800af40:	4619      	mov	r1, r3
 800af42:	6878      	ldr	r0, [r7, #4]
 800af44:	f7ff fde8 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800af48:	f241 3288 	movw	r2, #5000	; 0x1388
 800af4c:	2106      	movs	r1, #6
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f000 f8f0 	bl	800b134 <SDMMC_GetCmdResp1>
 800af54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af56:	69fb      	ldr	r3, [r7, #28]
}
 800af58:	4618      	mov	r0, r3
 800af5a:	3720      	adds	r7, #32
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bd80      	pop	{r7, pc}

0800af60 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b088      	sub	sp, #32
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800af68:	2300      	movs	r3, #0
 800af6a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800af6c:	2333      	movs	r3, #51	; 0x33
 800af6e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800af70:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800af76:	2300      	movs	r3, #0
 800af78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800af7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800af7e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800af80:	f107 0308 	add.w	r3, r7, #8
 800af84:	4619      	mov	r1, r3
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f7ff fdc6 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800af8c:	f241 3288 	movw	r2, #5000	; 0x1388
 800af90:	2133      	movs	r1, #51	; 0x33
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f000 f8ce 	bl	800b134 <SDMMC_GetCmdResp1>
 800af98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af9a:	69fb      	ldr	r3, [r7, #28]
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3720      	adds	r7, #32
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b088      	sub	sp, #32
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800afac:	2300      	movs	r3, #0
 800afae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800afb0:	2302      	movs	r3, #2
 800afb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800afb4:	f44f 7340 	mov.w	r3, #768	; 0x300
 800afb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800afba:	2300      	movs	r3, #0
 800afbc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800afbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800afc2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800afc4:	f107 0308 	add.w	r3, r7, #8
 800afc8:	4619      	mov	r1, r3
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f7ff fda4 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	f000 f9a1 	bl	800b318 <SDMMC_GetCmdResp2>
 800afd6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800afd8:	69fb      	ldr	r3, [r7, #28]
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3720      	adds	r7, #32
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}

0800afe2 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800afe2:	b580      	push	{r7, lr}
 800afe4:	b088      	sub	sp, #32
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	6078      	str	r0, [r7, #4]
 800afea:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800aff0:	2309      	movs	r3, #9
 800aff2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800aff4:	f44f 7340 	mov.w	r3, #768	; 0x300
 800aff8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800affa:	2300      	movs	r3, #0
 800affc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800affe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b002:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b004:	f107 0308 	add.w	r3, r7, #8
 800b008:	4619      	mov	r1, r3
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f7ff fd84 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f000 f981 	bl	800b318 <SDMMC_GetCmdResp2>
 800b016:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b018:	69fb      	ldr	r3, [r7, #28]
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	3720      	adds	r7, #32
 800b01e:	46bd      	mov	sp, r7
 800b020:	bd80      	pop	{r7, pc}

0800b022 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800b022:	b580      	push	{r7, lr}
 800b024:	b088      	sub	sp, #32
 800b026:	af00      	add	r7, sp, #0
 800b028:	6078      	str	r0, [r7, #4]
 800b02a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b02c:	2300      	movs	r3, #0
 800b02e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b030:	2303      	movs	r3, #3
 800b032:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b034:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b038:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b03a:	2300      	movs	r3, #0
 800b03c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b03e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b042:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b044:	f107 0308 	add.w	r3, r7, #8
 800b048:	4619      	mov	r1, r3
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f7ff fd64 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b050:	683a      	ldr	r2, [r7, #0]
 800b052:	2103      	movs	r1, #3
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f000 f9e9 	bl	800b42c <SDMMC_GetCmdResp6>
 800b05a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b05c:	69fb      	ldr	r3, [r7, #28]
}
 800b05e:	4618      	mov	r0, r3
 800b060:	3720      	adds	r7, #32
 800b062:	46bd      	mov	sp, r7
 800b064:	bd80      	pop	{r7, pc}

0800b066 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b066:	b580      	push	{r7, lr}
 800b068:	b088      	sub	sp, #32
 800b06a:	af00      	add	r7, sp, #0
 800b06c:	6078      	str	r0, [r7, #4]
 800b06e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b074:	230d      	movs	r3, #13
 800b076:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b078:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b07c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b07e:	2300      	movs	r3, #0
 800b080:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b082:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b086:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b088:	f107 0308 	add.w	r3, r7, #8
 800b08c:	4619      	mov	r1, r3
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f7ff fd42 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800b094:	f241 3288 	movw	r2, #5000	; 0x1388
 800b098:	210d      	movs	r1, #13
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f000 f84a 	bl	800b134 <SDMMC_GetCmdResp1>
 800b0a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0a2:	69fb      	ldr	r3, [r7, #28]
}
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	3720      	adds	r7, #32
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	bd80      	pop	{r7, pc}

0800b0ac <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b088      	sub	sp, #32
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800b0b8:	230d      	movs	r3, #13
 800b0ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b0bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b0c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b0c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b0ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b0cc:	f107 0308 	add.w	r3, r7, #8
 800b0d0:	4619      	mov	r1, r3
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f7ff fd20 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800b0d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0dc:	210d      	movs	r1, #13
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f000 f828 	bl	800b134 <SDMMC_GetCmdResp1>
 800b0e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0e6:	69fb      	ldr	r3, [r7, #28]
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3720      	adds	r7, #32
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b088      	sub	sp, #32
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800b0fc:	230b      	movs	r3, #11
 800b0fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b100:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b104:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b106:	2300      	movs	r3, #0
 800b108:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b10a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b10e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b110:	f107 0308 	add.w	r3, r7, #8
 800b114:	4619      	mov	r1, r3
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f7ff fcfe 	bl	800ab18 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 800b11c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b120:	210b      	movs	r1, #11
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f000 f806 	bl	800b134 <SDMMC_GetCmdResp1>
 800b128:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b12a:	69fb      	ldr	r3, [r7, #28]
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3720      	adds	r7, #32
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b088      	sub	sp, #32
 800b138:	af00      	add	r7, sp, #0
 800b13a:	60f8      	str	r0, [r7, #12]
 800b13c:	460b      	mov	r3, r1
 800b13e:	607a      	str	r2, [r7, #4]
 800b140:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b142:	4b70      	ldr	r3, [pc, #448]	; (800b304 <SDMMC_GetCmdResp1+0x1d0>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	4a70      	ldr	r2, [pc, #448]	; (800b308 <SDMMC_GetCmdResp1+0x1d4>)
 800b148:	fba2 2303 	umull	r2, r3, r2, r3
 800b14c:	0a5a      	lsrs	r2, r3, #9
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	fb02 f303 	mul.w	r3, r2, r3
 800b154:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800b156:	69fb      	ldr	r3, [r7, #28]
 800b158:	1e5a      	subs	r2, r3, #1
 800b15a:	61fa      	str	r2, [r7, #28]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d102      	bne.n	800b166 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b160:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b164:	e0c9      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b16a:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800b16c:	69ba      	ldr	r2, [r7, #24]
 800b16e:	4b67      	ldr	r3, [pc, #412]	; (800b30c <SDMMC_GetCmdResp1+0x1d8>)
 800b170:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b172:	2b00      	cmp	r3, #0
 800b174:	d0ef      	beq.n	800b156 <SDMMC_GetCmdResp1+0x22>
 800b176:	69bb      	ldr	r3, [r7, #24]
 800b178:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d1ea      	bne.n	800b156 <SDMMC_GetCmdResp1+0x22>
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b184:	f003 0304 	and.w	r3, r3, #4
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d004      	beq.n	800b196 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	2204      	movs	r2, #4
 800b190:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b192:	2304      	movs	r3, #4
 800b194:	e0b1      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b19a:	f003 0301 	and.w	r3, r3, #1
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d004      	beq.n	800b1ac <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	e0a6      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	4a58      	ldr	r2, [pc, #352]	; (800b310 <SDMMC_GetCmdResp1+0x1dc>)
 800b1b0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b1b2:	68f8      	ldr	r0, [r7, #12]
 800b1b4:	f7ff fcda 	bl	800ab6c <SDMMC_GetCommandResponse>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	7afb      	ldrb	r3, [r7, #11]
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d001      	beq.n	800b1c6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	e099      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800b1c6:	2100      	movs	r1, #0
 800b1c8:	68f8      	ldr	r0, [r7, #12]
 800b1ca:	f7ff fcdc 	bl	800ab86 <SDMMC_GetResponse>
 800b1ce:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b1d0:	697a      	ldr	r2, [r7, #20]
 800b1d2:	4b50      	ldr	r3, [pc, #320]	; (800b314 <SDMMC_GetCmdResp1+0x1e0>)
 800b1d4:	4013      	ands	r3, r2
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d101      	bne.n	800b1de <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	e08d      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	da02      	bge.n	800b1ea <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b1e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b1e8:	e087      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d001      	beq.n	800b1f8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b1f4:	2340      	movs	r3, #64	; 0x40
 800b1f6:	e080      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b1f8:	697b      	ldr	r3, [r7, #20]
 800b1fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d001      	beq.n	800b206 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b202:	2380      	movs	r3, #128	; 0x80
 800b204:	e079      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d002      	beq.n	800b216 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b210:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b214:	e071      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d002      	beq.n	800b226 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b220:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b224:	e069      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d002      	beq.n	800b236 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b234:	e061      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b236:	697b      	ldr	r3, [r7, #20]
 800b238:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d002      	beq.n	800b246 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b240:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b244:	e059      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b246:	697b      	ldr	r3, [r7, #20]
 800b248:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d002      	beq.n	800b256 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b250:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b254:	e051      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b256:	697b      	ldr	r3, [r7, #20]
 800b258:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d002      	beq.n	800b266 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b260:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b264:	e049      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b266:	697b      	ldr	r3, [r7, #20]
 800b268:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d002      	beq.n	800b276 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b270:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b274:	e041      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b276:	697b      	ldr	r3, [r7, #20]
 800b278:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d002      	beq.n	800b286 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b280:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b284:	e039      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d002      	beq.n	800b296 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b290:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b294:	e031      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d002      	beq.n	800b2a6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b2a0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b2a4:	e029      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d002      	beq.n	800b2b6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b2b0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b2b4:	e021      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b2b6:	697b      	ldr	r3, [r7, #20]
 800b2b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d002      	beq.n	800b2c6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b2c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b2c4:	e019      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d002      	beq.n	800b2d6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b2d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b2d4:	e011      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d002      	beq.n	800b2e6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b2e0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b2e4:	e009      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	f003 0308 	and.w	r3, r3, #8
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d002      	beq.n	800b2f6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b2f0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b2f4:	e001      	b.n	800b2fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b2f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	3720      	adds	r7, #32
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}
 800b302:	bf00      	nop
 800b304:	20000000 	.word	0x20000000
 800b308:	10624dd3 	.word	0x10624dd3
 800b30c:	00200045 	.word	0x00200045
 800b310:	002000c5 	.word	0x002000c5
 800b314:	fdffe008 	.word	0xfdffe008

0800b318 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800b318:	b480      	push	{r7}
 800b31a:	b085      	sub	sp, #20
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b320:	4b1f      	ldr	r3, [pc, #124]	; (800b3a0 <SDMMC_GetCmdResp2+0x88>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4a1f      	ldr	r2, [pc, #124]	; (800b3a4 <SDMMC_GetCmdResp2+0x8c>)
 800b326:	fba2 2303 	umull	r2, r3, r2, r3
 800b32a:	0a5b      	lsrs	r3, r3, #9
 800b32c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b330:	fb02 f303 	mul.w	r3, r2, r3
 800b334:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	1e5a      	subs	r2, r3, #1
 800b33a:	60fa      	str	r2, [r7, #12]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d102      	bne.n	800b346 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b340:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b344:	e026      	b.n	800b394 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b34a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b352:	2b00      	cmp	r3, #0
 800b354:	d0ef      	beq.n	800b336 <SDMMC_GetCmdResp2+0x1e>
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d1ea      	bne.n	800b336 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b364:	f003 0304 	and.w	r3, r3, #4
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d004      	beq.n	800b376 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2204      	movs	r2, #4
 800b370:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b372:	2304      	movs	r3, #4
 800b374:	e00e      	b.n	800b394 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b37a:	f003 0301 	and.w	r3, r3, #1
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d004      	beq.n	800b38c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2201      	movs	r2, #1
 800b386:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b388:	2301      	movs	r3, #1
 800b38a:	e003      	b.n	800b394 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	4a06      	ldr	r2, [pc, #24]	; (800b3a8 <SDMMC_GetCmdResp2+0x90>)
 800b390:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b392:	2300      	movs	r3, #0
}
 800b394:	4618      	mov	r0, r3
 800b396:	3714      	adds	r7, #20
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr
 800b3a0:	20000000 	.word	0x20000000
 800b3a4:	10624dd3 	.word	0x10624dd3
 800b3a8:	002000c5 	.word	0x002000c5

0800b3ac <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b085      	sub	sp, #20
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b3b4:	4b1a      	ldr	r3, [pc, #104]	; (800b420 <SDMMC_GetCmdResp3+0x74>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4a1a      	ldr	r2, [pc, #104]	; (800b424 <SDMMC_GetCmdResp3+0x78>)
 800b3ba:	fba2 2303 	umull	r2, r3, r2, r3
 800b3be:	0a5b      	lsrs	r3, r3, #9
 800b3c0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3c4:	fb02 f303 	mul.w	r3, r2, r3
 800b3c8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	1e5a      	subs	r2, r3, #1
 800b3ce:	60fa      	str	r2, [r7, #12]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d102      	bne.n	800b3da <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b3d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b3d8:	e01b      	b.n	800b412 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3de:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b3e0:	68bb      	ldr	r3, [r7, #8]
 800b3e2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d0ef      	beq.n	800b3ca <SDMMC_GetCmdResp3+0x1e>
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d1ea      	bne.n	800b3ca <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3f8:	f003 0304 	and.w	r3, r3, #4
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d004      	beq.n	800b40a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2204      	movs	r2, #4
 800b404:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b406:	2304      	movs	r3, #4
 800b408:	e003      	b.n	800b412 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	4a06      	ldr	r2, [pc, #24]	; (800b428 <SDMMC_GetCmdResp3+0x7c>)
 800b40e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b410:	2300      	movs	r3, #0
}
 800b412:	4618      	mov	r0, r3
 800b414:	3714      	adds	r7, #20
 800b416:	46bd      	mov	sp, r7
 800b418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41c:	4770      	bx	lr
 800b41e:	bf00      	nop
 800b420:	20000000 	.word	0x20000000
 800b424:	10624dd3 	.word	0x10624dd3
 800b428:	002000c5 	.word	0x002000c5

0800b42c <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b088      	sub	sp, #32
 800b430:	af00      	add	r7, sp, #0
 800b432:	60f8      	str	r0, [r7, #12]
 800b434:	460b      	mov	r3, r1
 800b436:	607a      	str	r2, [r7, #4]
 800b438:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b43a:	4b35      	ldr	r3, [pc, #212]	; (800b510 <SDMMC_GetCmdResp6+0xe4>)
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	4a35      	ldr	r2, [pc, #212]	; (800b514 <SDMMC_GetCmdResp6+0xe8>)
 800b440:	fba2 2303 	umull	r2, r3, r2, r3
 800b444:	0a5b      	lsrs	r3, r3, #9
 800b446:	f241 3288 	movw	r2, #5000	; 0x1388
 800b44a:	fb02 f303 	mul.w	r3, r2, r3
 800b44e:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800b450:	69fb      	ldr	r3, [r7, #28]
 800b452:	1e5a      	subs	r2, r3, #1
 800b454:	61fa      	str	r2, [r7, #28]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d102      	bne.n	800b460 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b45a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b45e:	e052      	b.n	800b506 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b464:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b466:	69bb      	ldr	r3, [r7, #24]
 800b468:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d0ef      	beq.n	800b450 <SDMMC_GetCmdResp6+0x24>
 800b470:	69bb      	ldr	r3, [r7, #24]
 800b472:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b476:	2b00      	cmp	r3, #0
 800b478:	d1ea      	bne.n	800b450 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b47e:	f003 0304 	and.w	r3, r3, #4
 800b482:	2b00      	cmp	r3, #0
 800b484:	d004      	beq.n	800b490 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	2204      	movs	r2, #4
 800b48a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b48c:	2304      	movs	r3, #4
 800b48e:	e03a      	b.n	800b506 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b494:	f003 0301 	and.w	r3, r3, #1
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d004      	beq.n	800b4a6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	2201      	movs	r2, #1
 800b4a0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	e02f      	b.n	800b506 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b4a6:	68f8      	ldr	r0, [r7, #12]
 800b4a8:	f7ff fb60 	bl	800ab6c <SDMMC_GetCommandResponse>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	7afb      	ldrb	r3, [r7, #11]
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d001      	beq.n	800b4ba <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	e025      	b.n	800b506 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	4a16      	ldr	r2, [pc, #88]	; (800b518 <SDMMC_GetCmdResp6+0xec>)
 800b4be:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800b4c0:	2100      	movs	r1, #0
 800b4c2:	68f8      	ldr	r0, [r7, #12]
 800b4c4:	f7ff fb5f 	bl	800ab86 <SDMMC_GetResponse>
 800b4c8:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b4ca:	697b      	ldr	r3, [r7, #20]
 800b4cc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d106      	bne.n	800b4e2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b4d4:	697b      	ldr	r3, [r7, #20]
 800b4d6:	0c1b      	lsrs	r3, r3, #16
 800b4d8:	b29a      	uxth	r2, r3
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800b4de:	2300      	movs	r3, #0
 800b4e0:	e011      	b.n	800b506 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b4e2:	697b      	ldr	r3, [r7, #20]
 800b4e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d002      	beq.n	800b4f2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b4ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b4f0:	e009      	b.n	800b506 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d002      	beq.n	800b502 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b4fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b500:	e001      	b.n	800b506 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b502:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b506:	4618      	mov	r0, r3
 800b508:	3720      	adds	r7, #32
 800b50a:	46bd      	mov	sp, r7
 800b50c:	bd80      	pop	{r7, pc}
 800b50e:	bf00      	nop
 800b510:	20000000 	.word	0x20000000
 800b514:	10624dd3 	.word	0x10624dd3
 800b518:	002000c5 	.word	0x002000c5

0800b51c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800b51c:	b480      	push	{r7}
 800b51e:	b085      	sub	sp, #20
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b524:	4b22      	ldr	r3, [pc, #136]	; (800b5b0 <SDMMC_GetCmdResp7+0x94>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	4a22      	ldr	r2, [pc, #136]	; (800b5b4 <SDMMC_GetCmdResp7+0x98>)
 800b52a:	fba2 2303 	umull	r2, r3, r2, r3
 800b52e:	0a5b      	lsrs	r3, r3, #9
 800b530:	f241 3288 	movw	r2, #5000	; 0x1388
 800b534:	fb02 f303 	mul.w	r3, r2, r3
 800b538:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	1e5a      	subs	r2, r3, #1
 800b53e:	60fa      	str	r2, [r7, #12]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d102      	bne.n	800b54a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b544:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b548:	e02c      	b.n	800b5a4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b54e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b556:	2b00      	cmp	r3, #0
 800b558:	d0ef      	beq.n	800b53a <SDMMC_GetCmdResp7+0x1e>
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b560:	2b00      	cmp	r3, #0
 800b562:	d1ea      	bne.n	800b53a <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b568:	f003 0304 	and.w	r3, r3, #4
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d004      	beq.n	800b57a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2204      	movs	r2, #4
 800b574:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b576:	2304      	movs	r3, #4
 800b578:	e014      	b.n	800b5a4 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b57e:	f003 0301 	and.w	r3, r3, #1
 800b582:	2b00      	cmp	r3, #0
 800b584:	d004      	beq.n	800b590 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2201      	movs	r2, #1
 800b58a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b58c:	2301      	movs	r3, #1
 800b58e:	e009      	b.n	800b5a4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b594:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d002      	beq.n	800b5a2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2240      	movs	r2, #64	; 0x40
 800b5a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b5a2:	2300      	movs	r3, #0

}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	3714      	adds	r7, #20
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr
 800b5b0:	20000000 	.word	0x20000000
 800b5b4:	10624dd3 	.word	0x10624dd3

0800b5b8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800b5b8:	b480      	push	{r7}
 800b5ba:	b085      	sub	sp, #20
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b5c0:	4b11      	ldr	r3, [pc, #68]	; (800b608 <SDMMC_GetCmdError+0x50>)
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	4a11      	ldr	r2, [pc, #68]	; (800b60c <SDMMC_GetCmdError+0x54>)
 800b5c6:	fba2 2303 	umull	r2, r3, r2, r3
 800b5ca:	0a5b      	lsrs	r3, r3, #9
 800b5cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5d0:	fb02 f303 	mul.w	r3, r2, r3
 800b5d4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	1e5a      	subs	r2, r3, #1
 800b5da:	60fa      	str	r2, [r7, #12]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d102      	bne.n	800b5e6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b5e0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b5e4:	e009      	b.n	800b5fa <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d0f1      	beq.n	800b5d6 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	4a06      	ldr	r2, [pc, #24]	; (800b610 <SDMMC_GetCmdError+0x58>)
 800b5f6:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800b5f8:	2300      	movs	r3, #0
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	3714      	adds	r7, #20
 800b5fe:	46bd      	mov	sp, r7
 800b600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b604:	4770      	bx	lr
 800b606:	bf00      	nop
 800b608:	20000000 	.word	0x20000000
 800b60c:	10624dd3 	.word	0x10624dd3
 800b610:	002000c5 	.word	0x002000c5

0800b614 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b614:	b084      	sub	sp, #16
 800b616:	b580      	push	{r7, lr}
 800b618:	b084      	sub	sp, #16
 800b61a:	af00      	add	r7, sp, #0
 800b61c:	6078      	str	r0, [r7, #4]
 800b61e:	f107 001c 	add.w	r0, r7, #28
 800b622:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;


  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	68db      	ldr	r3, [r3, #12]
 800b62a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f001 f9ce 	bl	800c9d4 <USB_CoreReset>
 800b638:	4603      	mov	r3, r0
 800b63a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800b63c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d106      	bne.n	800b650 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b646:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	639a      	str	r2, [r3, #56]	; 0x38
 800b64e:	e005      	b.n	800b65c <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b654:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800b65c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b65e:	4618      	mov	r0, r3
 800b660:	3710      	adds	r7, #16
 800b662:	46bd      	mov	sp, r7
 800b664:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b668:	b004      	add	sp, #16
 800b66a:	4770      	bx	lr

0800b66c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b66c:	b480      	push	{r7}
 800b66e:	b087      	sub	sp, #28
 800b670:	af00      	add	r7, sp, #0
 800b672:	60f8      	str	r0, [r7, #12]
 800b674:	60b9      	str	r1, [r7, #8]
 800b676:	4613      	mov	r3, r2
 800b678:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b67a:	79fb      	ldrb	r3, [r7, #7]
 800b67c:	2b02      	cmp	r3, #2
 800b67e:	d165      	bne.n	800b74c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b680:	68bb      	ldr	r3, [r7, #8]
 800b682:	4a3e      	ldr	r2, [pc, #248]	; (800b77c <USB_SetTurnaroundTime+0x110>)
 800b684:	4293      	cmp	r3, r2
 800b686:	d906      	bls.n	800b696 <USB_SetTurnaroundTime+0x2a>
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	4a3d      	ldr	r2, [pc, #244]	; (800b780 <USB_SetTurnaroundTime+0x114>)
 800b68c:	4293      	cmp	r3, r2
 800b68e:	d202      	bcs.n	800b696 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b690:	230f      	movs	r3, #15
 800b692:	617b      	str	r3, [r7, #20]
 800b694:	e05c      	b.n	800b750 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	4a39      	ldr	r2, [pc, #228]	; (800b780 <USB_SetTurnaroundTime+0x114>)
 800b69a:	4293      	cmp	r3, r2
 800b69c:	d306      	bcc.n	800b6ac <USB_SetTurnaroundTime+0x40>
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	4a38      	ldr	r2, [pc, #224]	; (800b784 <USB_SetTurnaroundTime+0x118>)
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d202      	bcs.n	800b6ac <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b6a6:	230e      	movs	r3, #14
 800b6a8:	617b      	str	r3, [r7, #20]
 800b6aa:	e051      	b.n	800b750 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b6ac:	68bb      	ldr	r3, [r7, #8]
 800b6ae:	4a35      	ldr	r2, [pc, #212]	; (800b784 <USB_SetTurnaroundTime+0x118>)
 800b6b0:	4293      	cmp	r3, r2
 800b6b2:	d306      	bcc.n	800b6c2 <USB_SetTurnaroundTime+0x56>
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	4a34      	ldr	r2, [pc, #208]	; (800b788 <USB_SetTurnaroundTime+0x11c>)
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d202      	bcs.n	800b6c2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b6bc:	230d      	movs	r3, #13
 800b6be:	617b      	str	r3, [r7, #20]
 800b6c0:	e046      	b.n	800b750 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b6c2:	68bb      	ldr	r3, [r7, #8]
 800b6c4:	4a30      	ldr	r2, [pc, #192]	; (800b788 <USB_SetTurnaroundTime+0x11c>)
 800b6c6:	4293      	cmp	r3, r2
 800b6c8:	d306      	bcc.n	800b6d8 <USB_SetTurnaroundTime+0x6c>
 800b6ca:	68bb      	ldr	r3, [r7, #8]
 800b6cc:	4a2f      	ldr	r2, [pc, #188]	; (800b78c <USB_SetTurnaroundTime+0x120>)
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	d802      	bhi.n	800b6d8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b6d2:	230c      	movs	r3, #12
 800b6d4:	617b      	str	r3, [r7, #20]
 800b6d6:	e03b      	b.n	800b750 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b6d8:	68bb      	ldr	r3, [r7, #8]
 800b6da:	4a2c      	ldr	r2, [pc, #176]	; (800b78c <USB_SetTurnaroundTime+0x120>)
 800b6dc:	4293      	cmp	r3, r2
 800b6de:	d906      	bls.n	800b6ee <USB_SetTurnaroundTime+0x82>
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	4a2b      	ldr	r2, [pc, #172]	; (800b790 <USB_SetTurnaroundTime+0x124>)
 800b6e4:	4293      	cmp	r3, r2
 800b6e6:	d802      	bhi.n	800b6ee <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b6e8:	230b      	movs	r3, #11
 800b6ea:	617b      	str	r3, [r7, #20]
 800b6ec:	e030      	b.n	800b750 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	4a27      	ldr	r2, [pc, #156]	; (800b790 <USB_SetTurnaroundTime+0x124>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d906      	bls.n	800b704 <USB_SetTurnaroundTime+0x98>
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	4a26      	ldr	r2, [pc, #152]	; (800b794 <USB_SetTurnaroundTime+0x128>)
 800b6fa:	4293      	cmp	r3, r2
 800b6fc:	d802      	bhi.n	800b704 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b6fe:	230a      	movs	r3, #10
 800b700:	617b      	str	r3, [r7, #20]
 800b702:	e025      	b.n	800b750 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	4a23      	ldr	r2, [pc, #140]	; (800b794 <USB_SetTurnaroundTime+0x128>)
 800b708:	4293      	cmp	r3, r2
 800b70a:	d906      	bls.n	800b71a <USB_SetTurnaroundTime+0xae>
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	4a22      	ldr	r2, [pc, #136]	; (800b798 <USB_SetTurnaroundTime+0x12c>)
 800b710:	4293      	cmp	r3, r2
 800b712:	d202      	bcs.n	800b71a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b714:	2309      	movs	r3, #9
 800b716:	617b      	str	r3, [r7, #20]
 800b718:	e01a      	b.n	800b750 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	4a1e      	ldr	r2, [pc, #120]	; (800b798 <USB_SetTurnaroundTime+0x12c>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	d306      	bcc.n	800b730 <USB_SetTurnaroundTime+0xc4>
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	4a1d      	ldr	r2, [pc, #116]	; (800b79c <USB_SetTurnaroundTime+0x130>)
 800b726:	4293      	cmp	r3, r2
 800b728:	d802      	bhi.n	800b730 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b72a:	2308      	movs	r3, #8
 800b72c:	617b      	str	r3, [r7, #20]
 800b72e:	e00f      	b.n	800b750 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	4a1a      	ldr	r2, [pc, #104]	; (800b79c <USB_SetTurnaroundTime+0x130>)
 800b734:	4293      	cmp	r3, r2
 800b736:	d906      	bls.n	800b746 <USB_SetTurnaroundTime+0xda>
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	4a19      	ldr	r2, [pc, #100]	; (800b7a0 <USB_SetTurnaroundTime+0x134>)
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d202      	bcs.n	800b746 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b740:	2307      	movs	r3, #7
 800b742:	617b      	str	r3, [r7, #20]
 800b744:	e004      	b.n	800b750 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b746:	2306      	movs	r3, #6
 800b748:	617b      	str	r3, [r7, #20]
 800b74a:	e001      	b.n	800b750 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b74c:	2309      	movs	r3, #9
 800b74e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	68db      	ldr	r3, [r3, #12]
 800b754:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	68da      	ldr	r2, [r3, #12]
 800b760:	697b      	ldr	r3, [r7, #20]
 800b762:	029b      	lsls	r3, r3, #10
 800b764:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b768:	431a      	orrs	r2, r3
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b76e:	2300      	movs	r3, #0
}
 800b770:	4618      	mov	r0, r3
 800b772:	371c      	adds	r7, #28
 800b774:	46bd      	mov	sp, r7
 800b776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77a:	4770      	bx	lr
 800b77c:	00d8acbf 	.word	0x00d8acbf
 800b780:	00e4e1c0 	.word	0x00e4e1c0
 800b784:	00f42400 	.word	0x00f42400
 800b788:	01067380 	.word	0x01067380
 800b78c:	011a499f 	.word	0x011a499f
 800b790:	01312cff 	.word	0x01312cff
 800b794:	014ca43f 	.word	0x014ca43f
 800b798:	016e3600 	.word	0x016e3600
 800b79c:	01a6ab1f 	.word	0x01a6ab1f
 800b7a0:	01e84800 	.word	0x01e84800

0800b7a4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b083      	sub	sp, #12
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	689b      	ldr	r3, [r3, #8]
 800b7b0:	f043 0201 	orr.w	r2, r3, #1
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b7b8:	2300      	movs	r3, #0
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	370c      	adds	r7, #12
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c4:	4770      	bx	lr

0800b7c6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b7c6:	b480      	push	{r7}
 800b7c8:	b083      	sub	sp, #12
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	689b      	ldr	r3, [r3, #8]
 800b7d2:	f023 0201 	bic.w	r2, r3, #1
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b7da:	2300      	movs	r3, #0
}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	370c      	adds	r7, #12
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e6:	4770      	bx	lr

0800b7e8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b082      	sub	sp, #8
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
 800b7f0:	460b      	mov	r3, r1
 800b7f2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	68db      	ldr	r3, [r3, #12]
 800b7f8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b800:	78fb      	ldrb	r3, [r7, #3]
 800b802:	2b01      	cmp	r3, #1
 800b804:	d106      	bne.n	800b814 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	68db      	ldr	r3, [r3, #12]
 800b80a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	60da      	str	r2, [r3, #12]
 800b812:	e00b      	b.n	800b82c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800b814:	78fb      	ldrb	r3, [r7, #3]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d106      	bne.n	800b828 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	68db      	ldr	r3, [r3, #12]
 800b81e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	60da      	str	r2, [r3, #12]
 800b826:	e001      	b.n	800b82c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800b828:	2301      	movs	r3, #1
 800b82a:	e003      	b.n	800b834 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800b82c:	2032      	movs	r0, #50	; 0x32
 800b82e:	f7f6 f9bd 	bl	8001bac <HAL_Delay>

  return HAL_OK;
 800b832:	2300      	movs	r3, #0
}
 800b834:	4618      	mov	r0, r3
 800b836:	3708      	adds	r7, #8
 800b838:	46bd      	mov	sp, r7
 800b83a:	bd80      	pop	{r7, pc}

0800b83c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b83c:	b084      	sub	sp, #16
 800b83e:	b580      	push	{r7, lr}
 800b840:	b086      	sub	sp, #24
 800b842:	af00      	add	r7, sp, #0
 800b844:	6078      	str	r0, [r7, #4]
 800b846:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b84a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b84e:	2300      	movs	r3, #0
 800b850:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b856:	2300      	movs	r3, #0
 800b858:	613b      	str	r3, [r7, #16]
 800b85a:	e009      	b.n	800b870 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b85c:	687a      	ldr	r2, [r7, #4]
 800b85e:	693b      	ldr	r3, [r7, #16]
 800b860:	3340      	adds	r3, #64	; 0x40
 800b862:	009b      	lsls	r3, r3, #2
 800b864:	4413      	add	r3, r2
 800b866:	2200      	movs	r2, #0
 800b868:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b86a:	693b      	ldr	r3, [r7, #16]
 800b86c:	3301      	adds	r3, #1
 800b86e:	613b      	str	r3, [r7, #16]
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	2b0e      	cmp	r3, #14
 800b874:	d9f2      	bls.n	800b85c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b876:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d11c      	bne.n	800b8b6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b882:	685b      	ldr	r3, [r3, #4]
 800b884:	68fa      	ldr	r2, [r7, #12]
 800b886:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b88a:	f043 0302 	orr.w	r3, r3, #2
 800b88e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b894:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	601a      	str	r2, [r3, #0]
 800b8b4:	e005      	b.n	800b8c2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8ba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b8c8:	461a      	mov	r2, r3
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8d4:	4619      	mov	r1, r3
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8dc:	461a      	mov	r2, r3
 800b8de:	680b      	ldr	r3, [r1, #0]
 800b8e0:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b8e2:	2103      	movs	r1, #3
 800b8e4:	6878      	ldr	r0, [r7, #4]
 800b8e6:	f000 f93d 	bl	800bb64 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b8ea:	2110      	movs	r1, #16
 800b8ec:	6878      	ldr	r0, [r7, #4]
 800b8ee:	f000 f8f1 	bl	800bad4 <USB_FlushTxFifo>
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d001      	beq.n	800b8fc <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f000 f90f 	bl	800bb20 <USB_FlushRxFifo>
 800b902:	4603      	mov	r3, r0
 800b904:	2b00      	cmp	r3, #0
 800b906:	d001      	beq.n	800b90c <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800b908:	2301      	movs	r3, #1
 800b90a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b912:	461a      	mov	r2, r3
 800b914:	2300      	movs	r3, #0
 800b916:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b91e:	461a      	mov	r2, r3
 800b920:	2300      	movs	r3, #0
 800b922:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b92a:	461a      	mov	r2, r3
 800b92c:	2300      	movs	r3, #0
 800b92e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b930:	2300      	movs	r3, #0
 800b932:	613b      	str	r3, [r7, #16]
 800b934:	e043      	b.n	800b9be <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b936:	693b      	ldr	r3, [r7, #16]
 800b938:	015a      	lsls	r2, r3, #5
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	4413      	add	r3, r2
 800b93e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b948:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b94c:	d118      	bne.n	800b980 <USB_DevInit+0x144>
    {
      if (i == 0U)
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d10a      	bne.n	800b96a <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	015a      	lsls	r2, r3, #5
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	4413      	add	r3, r2
 800b95c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b960:	461a      	mov	r2, r3
 800b962:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b966:	6013      	str	r3, [r2, #0]
 800b968:	e013      	b.n	800b992 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b96a:	693b      	ldr	r3, [r7, #16]
 800b96c:	015a      	lsls	r2, r3, #5
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	4413      	add	r3, r2
 800b972:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b976:	461a      	mov	r2, r3
 800b978:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b97c:	6013      	str	r3, [r2, #0]
 800b97e:	e008      	b.n	800b992 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b980:	693b      	ldr	r3, [r7, #16]
 800b982:	015a      	lsls	r2, r3, #5
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	4413      	add	r3, r2
 800b988:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b98c:	461a      	mov	r2, r3
 800b98e:	2300      	movs	r3, #0
 800b990:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	015a      	lsls	r2, r3, #5
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	4413      	add	r3, r2
 800b99a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b99e:	461a      	mov	r2, r3
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b9a4:	693b      	ldr	r3, [r7, #16]
 800b9a6:	015a      	lsls	r2, r3, #5
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	4413      	add	r3, r2
 800b9ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9b0:	461a      	mov	r2, r3
 800b9b2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b9b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	3301      	adds	r3, #1
 800b9bc:	613b      	str	r3, [r7, #16]
 800b9be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9c0:	693a      	ldr	r2, [r7, #16]
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	d3b7      	bcc.n	800b936 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	613b      	str	r3, [r7, #16]
 800b9ca:	e043      	b.n	800ba54 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	015a      	lsls	r2, r3, #5
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	4413      	add	r3, r2
 800b9d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b9de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b9e2:	d118      	bne.n	800ba16 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d10a      	bne.n	800ba00 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	015a      	lsls	r2, r3, #5
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	4413      	add	r3, r2
 800b9f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9f6:	461a      	mov	r2, r3
 800b9f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b9fc:	6013      	str	r3, [r2, #0]
 800b9fe:	e013      	b.n	800ba28 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	015a      	lsls	r2, r3, #5
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	4413      	add	r3, r2
 800ba08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ba12:	6013      	str	r3, [r2, #0]
 800ba14:	e008      	b.n	800ba28 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ba16:	693b      	ldr	r3, [r7, #16]
 800ba18:	015a      	lsls	r2, r3, #5
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	4413      	add	r3, r2
 800ba1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba22:	461a      	mov	r2, r3
 800ba24:	2300      	movs	r3, #0
 800ba26:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ba28:	693b      	ldr	r3, [r7, #16]
 800ba2a:	015a      	lsls	r2, r3, #5
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	4413      	add	r3, r2
 800ba30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba34:	461a      	mov	r2, r3
 800ba36:	2300      	movs	r3, #0
 800ba38:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ba3a:	693b      	ldr	r3, [r7, #16]
 800ba3c:	015a      	lsls	r2, r3, #5
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	4413      	add	r3, r2
 800ba42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba46:	461a      	mov	r2, r3
 800ba48:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ba4c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ba4e:	693b      	ldr	r3, [r7, #16]
 800ba50:	3301      	adds	r3, #1
 800ba52:	613b      	str	r3, [r7, #16]
 800ba54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba56:	693a      	ldr	r2, [r7, #16]
 800ba58:	429a      	cmp	r2, r3
 800ba5a:	d3b7      	bcc.n	800b9cc <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba62:	691b      	ldr	r3, [r3, #16]
 800ba64:	68fa      	ldr	r2, [r7, #12]
 800ba66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ba6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ba6e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2200      	movs	r2, #0
 800ba74:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ba7c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	699b      	ldr	r3, [r3, #24]
 800ba82:	f043 0210 	orr.w	r2, r3, #16
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	699a      	ldr	r2, [r3, #24]
 800ba8e:	4b10      	ldr	r3, [pc, #64]	; (800bad0 <USB_DevInit+0x294>)
 800ba90:	4313      	orrs	r3, r2
 800ba92:	687a      	ldr	r2, [r7, #4]
 800ba94:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ba96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d005      	beq.n	800baa8 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	699b      	ldr	r3, [r3, #24]
 800baa0:	f043 0208 	orr.w	r2, r3, #8
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800baa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800baaa:	2b01      	cmp	r3, #1
 800baac:	d107      	bne.n	800babe <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	699b      	ldr	r3, [r3, #24]
 800bab2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bab6:	f043 0304 	orr.w	r3, r3, #4
 800baba:	687a      	ldr	r2, [r7, #4]
 800babc:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800babe:	7dfb      	ldrb	r3, [r7, #23]
}
 800bac0:	4618      	mov	r0, r3
 800bac2:	3718      	adds	r7, #24
 800bac4:	46bd      	mov	sp, r7
 800bac6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800baca:	b004      	add	sp, #16
 800bacc:	4770      	bx	lr
 800bace:	bf00      	nop
 800bad0:	803c3800 	.word	0x803c3800

0800bad4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bad4:	b480      	push	{r7}
 800bad6:	b085      	sub	sp, #20
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
 800badc:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800bade:	2300      	movs	r3, #0
 800bae0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	019b      	lsls	r3, r3, #6
 800bae6:	f043 0220 	orr.w	r2, r3, #32
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	3301      	adds	r3, #1
 800baf2:	60fb      	str	r3, [r7, #12]
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	4a09      	ldr	r2, [pc, #36]	; (800bb1c <USB_FlushTxFifo+0x48>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d901      	bls.n	800bb00 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800bafc:	2303      	movs	r3, #3
 800bafe:	e006      	b.n	800bb0e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	691b      	ldr	r3, [r3, #16]
 800bb04:	f003 0320 	and.w	r3, r3, #32
 800bb08:	2b20      	cmp	r3, #32
 800bb0a:	d0f0      	beq.n	800baee <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800bb0c:	2300      	movs	r3, #0
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	3714      	adds	r7, #20
 800bb12:	46bd      	mov	sp, r7
 800bb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb18:	4770      	bx	lr
 800bb1a:	bf00      	nop
 800bb1c:	00030d40 	.word	0x00030d40

0800bb20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b085      	sub	sp, #20
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	2210      	movs	r2, #16
 800bb30:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	3301      	adds	r3, #1
 800bb36:	60fb      	str	r3, [r7, #12]
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	4a09      	ldr	r2, [pc, #36]	; (800bb60 <USB_FlushRxFifo+0x40>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d901      	bls.n	800bb44 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800bb40:	2303      	movs	r3, #3
 800bb42:	e006      	b.n	800bb52 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	691b      	ldr	r3, [r3, #16]
 800bb48:	f003 0310 	and.w	r3, r3, #16
 800bb4c:	2b10      	cmp	r3, #16
 800bb4e:	d0f0      	beq.n	800bb32 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800bb50:	2300      	movs	r3, #0
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3714      	adds	r7, #20
 800bb56:	46bd      	mov	sp, r7
 800bb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5c:	4770      	bx	lr
 800bb5e:	bf00      	nop
 800bb60:	00030d40 	.word	0x00030d40

0800bb64 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800bb64:	b480      	push	{r7}
 800bb66:	b085      	sub	sp, #20
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
 800bb6c:	460b      	mov	r3, r1
 800bb6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb7a:	681a      	ldr	r2, [r3, #0]
 800bb7c:	78fb      	ldrb	r3, [r7, #3]
 800bb7e:	68f9      	ldr	r1, [r7, #12]
 800bb80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bb84:	4313      	orrs	r3, r2
 800bb86:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800bb88:	2300      	movs	r3, #0
}
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	3714      	adds	r7, #20
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb94:	4770      	bx	lr

0800bb96 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800bb96:	b480      	push	{r7}
 800bb98:	b087      	sub	sp, #28
 800bb9a:	af00      	add	r7, sp, #0
 800bb9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800bba2:	693b      	ldr	r3, [r7, #16]
 800bba4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bba8:	689b      	ldr	r3, [r3, #8]
 800bbaa:	f003 0306 	and.w	r3, r3, #6
 800bbae:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	2b02      	cmp	r3, #2
 800bbb4:	d002      	beq.n	800bbbc <USB_GetDevSpeed+0x26>
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	2b06      	cmp	r3, #6
 800bbba:	d102      	bne.n	800bbc2 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bbbc:	2302      	movs	r3, #2
 800bbbe:	75fb      	strb	r3, [r7, #23]
 800bbc0:	e001      	b.n	800bbc6 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800bbc2:	230f      	movs	r3, #15
 800bbc4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bbc6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	371c      	adds	r7, #28
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd2:	4770      	bx	lr

0800bbd4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bbd4:	b480      	push	{r7}
 800bbd6:	b085      	sub	sp, #20
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
 800bbdc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	781b      	ldrb	r3, [r3, #0]
 800bbe6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	785b      	ldrb	r3, [r3, #1]
 800bbec:	2b01      	cmp	r3, #1
 800bbee:	d13a      	bne.n	800bc66 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bbf6:	69da      	ldr	r2, [r3, #28]
 800bbf8:	683b      	ldr	r3, [r7, #0]
 800bbfa:	781b      	ldrb	r3, [r3, #0]
 800bbfc:	f003 030f 	and.w	r3, r3, #15
 800bc00:	2101      	movs	r1, #1
 800bc02:	fa01 f303 	lsl.w	r3, r1, r3
 800bc06:	b29b      	uxth	r3, r3
 800bc08:	68f9      	ldr	r1, [r7, #12]
 800bc0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bc0e:	4313      	orrs	r3, r2
 800bc10:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bc12:	68bb      	ldr	r3, [r7, #8]
 800bc14:	015a      	lsls	r2, r3, #5
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	4413      	add	r3, r2
 800bc1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d155      	bne.n	800bcd4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bc28:	68bb      	ldr	r3, [r7, #8]
 800bc2a:	015a      	lsls	r2, r3, #5
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	4413      	add	r3, r2
 800bc30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc34:	681a      	ldr	r2, [r3, #0]
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	689b      	ldr	r3, [r3, #8]
 800bc3a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	78db      	ldrb	r3, [r3, #3]
 800bc42:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bc44:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bc46:	68bb      	ldr	r3, [r7, #8]
 800bc48:	059b      	lsls	r3, r3, #22
 800bc4a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bc4c:	4313      	orrs	r3, r2
 800bc4e:	68ba      	ldr	r2, [r7, #8]
 800bc50:	0151      	lsls	r1, r2, #5
 800bc52:	68fa      	ldr	r2, [r7, #12]
 800bc54:	440a      	add	r2, r1
 800bc56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bc62:	6013      	str	r3, [r2, #0]
 800bc64:	e036      	b.n	800bcd4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bc6c:	69da      	ldr	r2, [r3, #28]
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	781b      	ldrb	r3, [r3, #0]
 800bc72:	f003 030f 	and.w	r3, r3, #15
 800bc76:	2101      	movs	r1, #1
 800bc78:	fa01 f303 	lsl.w	r3, r1, r3
 800bc7c:	041b      	lsls	r3, r3, #16
 800bc7e:	68f9      	ldr	r1, [r7, #12]
 800bc80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bc84:	4313      	orrs	r3, r2
 800bc86:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	015a      	lsls	r2, r3, #5
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	4413      	add	r3, r2
 800bc90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d11a      	bne.n	800bcd4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	015a      	lsls	r2, r3, #5
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	4413      	add	r3, r2
 800bca6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcaa:	681a      	ldr	r2, [r3, #0]
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	689b      	ldr	r3, [r3, #8]
 800bcb0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	78db      	ldrb	r3, [r3, #3]
 800bcb8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bcba:	430b      	orrs	r3, r1
 800bcbc:	4313      	orrs	r3, r2
 800bcbe:	68ba      	ldr	r2, [r7, #8]
 800bcc0:	0151      	lsls	r1, r2, #5
 800bcc2:	68fa      	ldr	r2, [r7, #12]
 800bcc4:	440a      	add	r2, r1
 800bcc6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bcca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bcce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bcd2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800bcd4:	2300      	movs	r3, #0
}
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	3714      	adds	r7, #20
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce0:	4770      	bx	lr
	...

0800bce4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bce4:	b480      	push	{r7}
 800bce6:	b085      	sub	sp, #20
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
 800bcec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	781b      	ldrb	r3, [r3, #0]
 800bcf6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	785b      	ldrb	r3, [r3, #1]
 800bcfc:	2b01      	cmp	r3, #1
 800bcfe:	d161      	bne.n	800bdc4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	015a      	lsls	r2, r3, #5
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	4413      	add	r3, r2
 800bd08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bd12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bd16:	d11f      	bne.n	800bd58 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	015a      	lsls	r2, r3, #5
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	4413      	add	r3, r2
 800bd20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	68ba      	ldr	r2, [r7, #8]
 800bd28:	0151      	lsls	r1, r2, #5
 800bd2a:	68fa      	ldr	r2, [r7, #12]
 800bd2c:	440a      	add	r2, r1
 800bd2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd32:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bd36:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	015a      	lsls	r2, r3, #5
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	4413      	add	r3, r2
 800bd40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	68ba      	ldr	r2, [r7, #8]
 800bd48:	0151      	lsls	r1, r2, #5
 800bd4a:	68fa      	ldr	r2, [r7, #12]
 800bd4c:	440a      	add	r2, r1
 800bd4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd52:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bd56:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	781b      	ldrb	r3, [r3, #0]
 800bd64:	f003 030f 	and.w	r3, r3, #15
 800bd68:	2101      	movs	r1, #1
 800bd6a:	fa01 f303 	lsl.w	r3, r1, r3
 800bd6e:	b29b      	uxth	r3, r3
 800bd70:	43db      	mvns	r3, r3
 800bd72:	68f9      	ldr	r1, [r7, #12]
 800bd74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bd78:	4013      	ands	r3, r2
 800bd7a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd82:	69da      	ldr	r2, [r3, #28]
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	781b      	ldrb	r3, [r3, #0]
 800bd88:	f003 030f 	and.w	r3, r3, #15
 800bd8c:	2101      	movs	r1, #1
 800bd8e:	fa01 f303 	lsl.w	r3, r1, r3
 800bd92:	b29b      	uxth	r3, r3
 800bd94:	43db      	mvns	r3, r3
 800bd96:	68f9      	ldr	r1, [r7, #12]
 800bd98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bd9c:	4013      	ands	r3, r2
 800bd9e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bda0:	68bb      	ldr	r3, [r7, #8]
 800bda2:	015a      	lsls	r2, r3, #5
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	4413      	add	r3, r2
 800bda8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdac:	681a      	ldr	r2, [r3, #0]
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	0159      	lsls	r1, r3, #5
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	440b      	add	r3, r1
 800bdb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdba:	4619      	mov	r1, r3
 800bdbc:	4b35      	ldr	r3, [pc, #212]	; (800be94 <USB_DeactivateEndpoint+0x1b0>)
 800bdbe:	4013      	ands	r3, r2
 800bdc0:	600b      	str	r3, [r1, #0]
 800bdc2:	e060      	b.n	800be86 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bdc4:	68bb      	ldr	r3, [r7, #8]
 800bdc6:	015a      	lsls	r2, r3, #5
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	4413      	add	r3, r2
 800bdcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bdd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bdda:	d11f      	bne.n	800be1c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bddc:	68bb      	ldr	r3, [r7, #8]
 800bdde:	015a      	lsls	r2, r3, #5
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	4413      	add	r3, r2
 800bde4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	68ba      	ldr	r2, [r7, #8]
 800bdec:	0151      	lsls	r1, r2, #5
 800bdee:	68fa      	ldr	r2, [r7, #12]
 800bdf0:	440a      	add	r2, r1
 800bdf2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bdf6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bdfa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bdfc:	68bb      	ldr	r3, [r7, #8]
 800bdfe:	015a      	lsls	r2, r3, #5
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	4413      	add	r3, r2
 800be04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	68ba      	ldr	r2, [r7, #8]
 800be0c:	0151      	lsls	r1, r2, #5
 800be0e:	68fa      	ldr	r2, [r7, #12]
 800be10:	440a      	add	r2, r1
 800be12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800be16:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800be1a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	f003 030f 	and.w	r3, r3, #15
 800be2c:	2101      	movs	r1, #1
 800be2e:	fa01 f303 	lsl.w	r3, r1, r3
 800be32:	041b      	lsls	r3, r3, #16
 800be34:	43db      	mvns	r3, r3
 800be36:	68f9      	ldr	r1, [r7, #12]
 800be38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be3c:	4013      	ands	r3, r2
 800be3e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be46:	69da      	ldr	r2, [r3, #28]
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	781b      	ldrb	r3, [r3, #0]
 800be4c:	f003 030f 	and.w	r3, r3, #15
 800be50:	2101      	movs	r1, #1
 800be52:	fa01 f303 	lsl.w	r3, r1, r3
 800be56:	041b      	lsls	r3, r3, #16
 800be58:	43db      	mvns	r3, r3
 800be5a:	68f9      	ldr	r1, [r7, #12]
 800be5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be60:	4013      	ands	r3, r2
 800be62:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	015a      	lsls	r2, r3, #5
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	4413      	add	r3, r2
 800be6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be70:	681a      	ldr	r2, [r3, #0]
 800be72:	68bb      	ldr	r3, [r7, #8]
 800be74:	0159      	lsls	r1, r3, #5
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	440b      	add	r3, r1
 800be7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be7e:	4619      	mov	r1, r3
 800be80:	4b05      	ldr	r3, [pc, #20]	; (800be98 <USB_DeactivateEndpoint+0x1b4>)
 800be82:	4013      	ands	r3, r2
 800be84:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800be86:	2300      	movs	r3, #0
}
 800be88:	4618      	mov	r0, r3
 800be8a:	3714      	adds	r7, #20
 800be8c:	46bd      	mov	sp, r7
 800be8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be92:	4770      	bx	lr
 800be94:	ec337800 	.word	0xec337800
 800be98:	eff37800 	.word	0xeff37800

0800be9c <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b086      	sub	sp, #24
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
 800bea4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	781b      	ldrb	r3, [r3, #0]
 800beae:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	785b      	ldrb	r3, [r3, #1]
 800beb4:	2b01      	cmp	r3, #1
 800beb6:	f040 810a 	bne.w	800c0ce <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	695b      	ldr	r3, [r3, #20]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d132      	bne.n	800bf28 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	015a      	lsls	r2, r3, #5
 800bec6:	697b      	ldr	r3, [r7, #20]
 800bec8:	4413      	add	r3, r2
 800beca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bece:	691b      	ldr	r3, [r3, #16]
 800bed0:	693a      	ldr	r2, [r7, #16]
 800bed2:	0151      	lsls	r1, r2, #5
 800bed4:	697a      	ldr	r2, [r7, #20]
 800bed6:	440a      	add	r2, r1
 800bed8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bedc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bee0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bee4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bee6:	693b      	ldr	r3, [r7, #16]
 800bee8:	015a      	lsls	r2, r3, #5
 800beea:	697b      	ldr	r3, [r7, #20]
 800beec:	4413      	add	r3, r2
 800beee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bef2:	691b      	ldr	r3, [r3, #16]
 800bef4:	693a      	ldr	r2, [r7, #16]
 800bef6:	0151      	lsls	r1, r2, #5
 800bef8:	697a      	ldr	r2, [r7, #20]
 800befa:	440a      	add	r2, r1
 800befc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf00:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bf04:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bf06:	693b      	ldr	r3, [r7, #16]
 800bf08:	015a      	lsls	r2, r3, #5
 800bf0a:	697b      	ldr	r3, [r7, #20]
 800bf0c:	4413      	add	r3, r2
 800bf0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf12:	691b      	ldr	r3, [r3, #16]
 800bf14:	693a      	ldr	r2, [r7, #16]
 800bf16:	0151      	lsls	r1, r2, #5
 800bf18:	697a      	ldr	r2, [r7, #20]
 800bf1a:	440a      	add	r2, r1
 800bf1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf20:	0cdb      	lsrs	r3, r3, #19
 800bf22:	04db      	lsls	r3, r3, #19
 800bf24:	6113      	str	r3, [r2, #16]
 800bf26:	e074      	b.n	800c012 <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bf28:	693b      	ldr	r3, [r7, #16]
 800bf2a:	015a      	lsls	r2, r3, #5
 800bf2c:	697b      	ldr	r3, [r7, #20]
 800bf2e:	4413      	add	r3, r2
 800bf30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf34:	691b      	ldr	r3, [r3, #16]
 800bf36:	693a      	ldr	r2, [r7, #16]
 800bf38:	0151      	lsls	r1, r2, #5
 800bf3a:	697a      	ldr	r2, [r7, #20]
 800bf3c:	440a      	add	r2, r1
 800bf3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf42:	0cdb      	lsrs	r3, r3, #19
 800bf44:	04db      	lsls	r3, r3, #19
 800bf46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bf48:	693b      	ldr	r3, [r7, #16]
 800bf4a:	015a      	lsls	r2, r3, #5
 800bf4c:	697b      	ldr	r3, [r7, #20]
 800bf4e:	4413      	add	r3, r2
 800bf50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf54:	691b      	ldr	r3, [r3, #16]
 800bf56:	693a      	ldr	r2, [r7, #16]
 800bf58:	0151      	lsls	r1, r2, #5
 800bf5a:	697a      	ldr	r2, [r7, #20]
 800bf5c:	440a      	add	r2, r1
 800bf5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf62:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bf66:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bf6a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	015a      	lsls	r2, r3, #5
 800bf70:	697b      	ldr	r3, [r7, #20]
 800bf72:	4413      	add	r3, r2
 800bf74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf78:	691a      	ldr	r2, [r3, #16]
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	6959      	ldr	r1, [r3, #20]
 800bf7e:	683b      	ldr	r3, [r7, #0]
 800bf80:	689b      	ldr	r3, [r3, #8]
 800bf82:	440b      	add	r3, r1
 800bf84:	1e59      	subs	r1, r3, #1
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	689b      	ldr	r3, [r3, #8]
 800bf8a:	fbb1 f3f3 	udiv	r3, r1, r3
 800bf8e:	04d9      	lsls	r1, r3, #19
 800bf90:	4baf      	ldr	r3, [pc, #700]	; (800c250 <USB_EPStartXfer+0x3b4>)
 800bf92:	400b      	ands	r3, r1
 800bf94:	6939      	ldr	r1, [r7, #16]
 800bf96:	0148      	lsls	r0, r1, #5
 800bf98:	6979      	ldr	r1, [r7, #20]
 800bf9a:	4401      	add	r1, r0
 800bf9c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bfa0:	4313      	orrs	r3, r2
 800bfa2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bfa4:	693b      	ldr	r3, [r7, #16]
 800bfa6:	015a      	lsls	r2, r3, #5
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	4413      	add	r3, r2
 800bfac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfb0:	691a      	ldr	r2, [r3, #16]
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	695b      	ldr	r3, [r3, #20]
 800bfb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bfba:	6939      	ldr	r1, [r7, #16]
 800bfbc:	0148      	lsls	r0, r1, #5
 800bfbe:	6979      	ldr	r1, [r7, #20]
 800bfc0:	4401      	add	r1, r0
 800bfc2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	78db      	ldrb	r3, [r3, #3]
 800bfce:	2b01      	cmp	r3, #1
 800bfd0:	d11f      	bne.n	800c012 <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	015a      	lsls	r2, r3, #5
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	4413      	add	r3, r2
 800bfda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfde:	691b      	ldr	r3, [r3, #16]
 800bfe0:	693a      	ldr	r2, [r7, #16]
 800bfe2:	0151      	lsls	r1, r2, #5
 800bfe4:	697a      	ldr	r2, [r7, #20]
 800bfe6:	440a      	add	r2, r1
 800bfe8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bfec:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800bff0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	015a      	lsls	r2, r3, #5
 800bff6:	697b      	ldr	r3, [r7, #20]
 800bff8:	4413      	add	r3, r2
 800bffa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bffe:	691b      	ldr	r3, [r3, #16]
 800c000:	693a      	ldr	r2, [r7, #16]
 800c002:	0151      	lsls	r1, r2, #5
 800c004:	697a      	ldr	r2, [r7, #20]
 800c006:	440a      	add	r2, r1
 800c008:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c00c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c010:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	015a      	lsls	r2, r3, #5
 800c016:	697b      	ldr	r3, [r7, #20]
 800c018:	4413      	add	r3, r2
 800c01a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	693a      	ldr	r2, [r7, #16]
 800c022:	0151      	lsls	r1, r2, #5
 800c024:	697a      	ldr	r2, [r7, #20]
 800c026:	440a      	add	r2, r1
 800c028:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c02c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c030:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	78db      	ldrb	r3, [r3, #3]
 800c036:	2b01      	cmp	r3, #1
 800c038:	d015      	beq.n	800c066 <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	695b      	ldr	r3, [r3, #20]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	f000 8100 	beq.w	800c244 <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c044:	697b      	ldr	r3, [r7, #20]
 800c046:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c04a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	781b      	ldrb	r3, [r3, #0]
 800c050:	f003 030f 	and.w	r3, r3, #15
 800c054:	2101      	movs	r1, #1
 800c056:	fa01 f303 	lsl.w	r3, r1, r3
 800c05a:	6979      	ldr	r1, [r7, #20]
 800c05c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c060:	4313      	orrs	r3, r2
 800c062:	634b      	str	r3, [r1, #52]	; 0x34
 800c064:	e0ee      	b.n	800c244 <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c06c:	689b      	ldr	r3, [r3, #8]
 800c06e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c072:	2b00      	cmp	r3, #0
 800c074:	d110      	bne.n	800c098 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c076:	693b      	ldr	r3, [r7, #16]
 800c078:	015a      	lsls	r2, r3, #5
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	4413      	add	r3, r2
 800c07e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	693a      	ldr	r2, [r7, #16]
 800c086:	0151      	lsls	r1, r2, #5
 800c088:	697a      	ldr	r2, [r7, #20]
 800c08a:	440a      	add	r2, r1
 800c08c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c090:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c094:	6013      	str	r3, [r2, #0]
 800c096:	e00f      	b.n	800c0b8 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c098:	693b      	ldr	r3, [r7, #16]
 800c09a:	015a      	lsls	r2, r3, #5
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	4413      	add	r3, r2
 800c0a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	693a      	ldr	r2, [r7, #16]
 800c0a8:	0151      	lsls	r1, r2, #5
 800c0aa:	697a      	ldr	r2, [r7, #20]
 800c0ac:	440a      	add	r2, r1
 800c0ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c0b6:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	68d9      	ldr	r1, [r3, #12]
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	781a      	ldrb	r2, [r3, #0]
 800c0c0:	683b      	ldr	r3, [r7, #0]
 800c0c2:	695b      	ldr	r3, [r3, #20]
 800c0c4:	b29b      	uxth	r3, r3
 800c0c6:	6878      	ldr	r0, [r7, #4]
 800c0c8:	f000 f9e2 	bl	800c490 <USB_WritePacket>
 800c0cc:	e0ba      	b.n	800c244 <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	015a      	lsls	r2, r3, #5
 800c0d2:	697b      	ldr	r3, [r7, #20]
 800c0d4:	4413      	add	r3, r2
 800c0d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0da:	691b      	ldr	r3, [r3, #16]
 800c0dc:	693a      	ldr	r2, [r7, #16]
 800c0de:	0151      	lsls	r1, r2, #5
 800c0e0:	697a      	ldr	r2, [r7, #20]
 800c0e2:	440a      	add	r2, r1
 800c0e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0e8:	0cdb      	lsrs	r3, r3, #19
 800c0ea:	04db      	lsls	r3, r3, #19
 800c0ec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	015a      	lsls	r2, r3, #5
 800c0f2:	697b      	ldr	r3, [r7, #20]
 800c0f4:	4413      	add	r3, r2
 800c0f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0fa:	691b      	ldr	r3, [r3, #16]
 800c0fc:	693a      	ldr	r2, [r7, #16]
 800c0fe:	0151      	lsls	r1, r2, #5
 800c100:	697a      	ldr	r2, [r7, #20]
 800c102:	440a      	add	r2, r1
 800c104:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c108:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c10c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c110:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	695b      	ldr	r3, [r3, #20]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d123      	bne.n	800c162 <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c11a:	693b      	ldr	r3, [r7, #16]
 800c11c:	015a      	lsls	r2, r3, #5
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	4413      	add	r3, r2
 800c122:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c126:	691a      	ldr	r2, [r3, #16]
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	689b      	ldr	r3, [r3, #8]
 800c12c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c130:	6939      	ldr	r1, [r7, #16]
 800c132:	0148      	lsls	r0, r1, #5
 800c134:	6979      	ldr	r1, [r7, #20]
 800c136:	4401      	add	r1, r0
 800c138:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c13c:	4313      	orrs	r3, r2
 800c13e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c140:	693b      	ldr	r3, [r7, #16]
 800c142:	015a      	lsls	r2, r3, #5
 800c144:	697b      	ldr	r3, [r7, #20]
 800c146:	4413      	add	r3, r2
 800c148:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c14c:	691b      	ldr	r3, [r3, #16]
 800c14e:	693a      	ldr	r2, [r7, #16]
 800c150:	0151      	lsls	r1, r2, #5
 800c152:	697a      	ldr	r2, [r7, #20]
 800c154:	440a      	add	r2, r1
 800c156:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c15a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c15e:	6113      	str	r3, [r2, #16]
 800c160:	e033      	b.n	800c1ca <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c162:	683b      	ldr	r3, [r7, #0]
 800c164:	695a      	ldr	r2, [r3, #20]
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	689b      	ldr	r3, [r3, #8]
 800c16a:	4413      	add	r3, r2
 800c16c:	1e5a      	subs	r2, r3, #1
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	689b      	ldr	r3, [r3, #8]
 800c172:	fbb2 f3f3 	udiv	r3, r2, r3
 800c176:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c178:	693b      	ldr	r3, [r7, #16]
 800c17a:	015a      	lsls	r2, r3, #5
 800c17c:	697b      	ldr	r3, [r7, #20]
 800c17e:	4413      	add	r3, r2
 800c180:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c184:	691a      	ldr	r2, [r3, #16]
 800c186:	89fb      	ldrh	r3, [r7, #14]
 800c188:	04d9      	lsls	r1, r3, #19
 800c18a:	4b31      	ldr	r3, [pc, #196]	; (800c250 <USB_EPStartXfer+0x3b4>)
 800c18c:	400b      	ands	r3, r1
 800c18e:	6939      	ldr	r1, [r7, #16]
 800c190:	0148      	lsls	r0, r1, #5
 800c192:	6979      	ldr	r1, [r7, #20]
 800c194:	4401      	add	r1, r0
 800c196:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c19a:	4313      	orrs	r3, r2
 800c19c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800c19e:	693b      	ldr	r3, [r7, #16]
 800c1a0:	015a      	lsls	r2, r3, #5
 800c1a2:	697b      	ldr	r3, [r7, #20]
 800c1a4:	4413      	add	r3, r2
 800c1a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1aa:	691a      	ldr	r2, [r3, #16]
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	689b      	ldr	r3, [r3, #8]
 800c1b0:	89f9      	ldrh	r1, [r7, #14]
 800c1b2:	fb01 f303 	mul.w	r3, r1, r3
 800c1b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c1ba:	6939      	ldr	r1, [r7, #16]
 800c1bc:	0148      	lsls	r0, r1, #5
 800c1be:	6979      	ldr	r1, [r7, #20]
 800c1c0:	4401      	add	r1, r0
 800c1c2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c1c6:	4313      	orrs	r3, r2
 800c1c8:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	78db      	ldrb	r3, [r3, #3]
 800c1ce:	2b01      	cmp	r3, #1
 800c1d0:	d128      	bne.n	800c224 <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1d8:	689b      	ldr	r3, [r3, #8]
 800c1da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d110      	bne.n	800c204 <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	015a      	lsls	r2, r3, #5
 800c1e6:	697b      	ldr	r3, [r7, #20]
 800c1e8:	4413      	add	r3, r2
 800c1ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	693a      	ldr	r2, [r7, #16]
 800c1f2:	0151      	lsls	r1, r2, #5
 800c1f4:	697a      	ldr	r2, [r7, #20]
 800c1f6:	440a      	add	r2, r1
 800c1f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c1fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c200:	6013      	str	r3, [r2, #0]
 800c202:	e00f      	b.n	800c224 <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c204:	693b      	ldr	r3, [r7, #16]
 800c206:	015a      	lsls	r2, r3, #5
 800c208:	697b      	ldr	r3, [r7, #20]
 800c20a:	4413      	add	r3, r2
 800c20c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	693a      	ldr	r2, [r7, #16]
 800c214:	0151      	lsls	r1, r2, #5
 800c216:	697a      	ldr	r2, [r7, #20]
 800c218:	440a      	add	r2, r1
 800c21a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c21e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c222:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c224:	693b      	ldr	r3, [r7, #16]
 800c226:	015a      	lsls	r2, r3, #5
 800c228:	697b      	ldr	r3, [r7, #20]
 800c22a:	4413      	add	r3, r2
 800c22c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	693a      	ldr	r2, [r7, #16]
 800c234:	0151      	lsls	r1, r2, #5
 800c236:	697a      	ldr	r2, [r7, #20]
 800c238:	440a      	add	r2, r1
 800c23a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c23e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c242:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c244:	2300      	movs	r3, #0
}
 800c246:	4618      	mov	r0, r3
 800c248:	3718      	adds	r7, #24
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop
 800c250:	1ff80000 	.word	0x1ff80000

0800c254 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c254:	b480      	push	{r7}
 800c256:	b085      	sub	sp, #20
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
 800c25c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	785b      	ldrb	r3, [r3, #1]
 800c26c:	2b01      	cmp	r3, #1
 800c26e:	f040 80ab 	bne.w	800c3c8 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	695b      	ldr	r3, [r3, #20]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d132      	bne.n	800c2e0 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c27a:	68bb      	ldr	r3, [r7, #8]
 800c27c:	015a      	lsls	r2, r3, #5
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	4413      	add	r3, r2
 800c282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c286:	691b      	ldr	r3, [r3, #16]
 800c288:	68ba      	ldr	r2, [r7, #8]
 800c28a:	0151      	lsls	r1, r2, #5
 800c28c:	68fa      	ldr	r2, [r7, #12]
 800c28e:	440a      	add	r2, r1
 800c290:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c294:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c298:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c29c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c29e:	68bb      	ldr	r3, [r7, #8]
 800c2a0:	015a      	lsls	r2, r3, #5
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	4413      	add	r3, r2
 800c2a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2aa:	691b      	ldr	r3, [r3, #16]
 800c2ac:	68ba      	ldr	r2, [r7, #8]
 800c2ae:	0151      	lsls	r1, r2, #5
 800c2b0:	68fa      	ldr	r2, [r7, #12]
 800c2b2:	440a      	add	r2, r1
 800c2b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c2b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c2bc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	015a      	lsls	r2, r3, #5
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	4413      	add	r3, r2
 800c2c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2ca:	691b      	ldr	r3, [r3, #16]
 800c2cc:	68ba      	ldr	r2, [r7, #8]
 800c2ce:	0151      	lsls	r1, r2, #5
 800c2d0:	68fa      	ldr	r2, [r7, #12]
 800c2d2:	440a      	add	r2, r1
 800c2d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c2d8:	0cdb      	lsrs	r3, r3, #19
 800c2da:	04db      	lsls	r3, r3, #19
 800c2dc:	6113      	str	r3, [r2, #16]
 800c2de:	e04e      	b.n	800c37e <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c2e0:	68bb      	ldr	r3, [r7, #8]
 800c2e2:	015a      	lsls	r2, r3, #5
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	4413      	add	r3, r2
 800c2e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2ec:	691b      	ldr	r3, [r3, #16]
 800c2ee:	68ba      	ldr	r2, [r7, #8]
 800c2f0:	0151      	lsls	r1, r2, #5
 800c2f2:	68fa      	ldr	r2, [r7, #12]
 800c2f4:	440a      	add	r2, r1
 800c2f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c2fa:	0cdb      	lsrs	r3, r3, #19
 800c2fc:	04db      	lsls	r3, r3, #19
 800c2fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c300:	68bb      	ldr	r3, [r7, #8]
 800c302:	015a      	lsls	r2, r3, #5
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	4413      	add	r3, r2
 800c308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c30c:	691b      	ldr	r3, [r3, #16]
 800c30e:	68ba      	ldr	r2, [r7, #8]
 800c310:	0151      	lsls	r1, r2, #5
 800c312:	68fa      	ldr	r2, [r7, #12]
 800c314:	440a      	add	r2, r1
 800c316:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c31a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c31e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c322:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	695a      	ldr	r2, [r3, #20]
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	689b      	ldr	r3, [r3, #8]
 800c32c:	429a      	cmp	r2, r3
 800c32e:	d903      	bls.n	800c338 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	689a      	ldr	r2, [r3, #8]
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c338:	68bb      	ldr	r3, [r7, #8]
 800c33a:	015a      	lsls	r2, r3, #5
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	4413      	add	r3, r2
 800c340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c344:	691b      	ldr	r3, [r3, #16]
 800c346:	68ba      	ldr	r2, [r7, #8]
 800c348:	0151      	lsls	r1, r2, #5
 800c34a:	68fa      	ldr	r2, [r7, #12]
 800c34c:	440a      	add	r2, r1
 800c34e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c352:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c356:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	015a      	lsls	r2, r3, #5
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	4413      	add	r3, r2
 800c360:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c364:	691a      	ldr	r2, [r3, #16]
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	695b      	ldr	r3, [r3, #20]
 800c36a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c36e:	68b9      	ldr	r1, [r7, #8]
 800c370:	0148      	lsls	r0, r1, #5
 800c372:	68f9      	ldr	r1, [r7, #12]
 800c374:	4401      	add	r1, r0
 800c376:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c37a:	4313      	orrs	r3, r2
 800c37c:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	015a      	lsls	r2, r3, #5
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	4413      	add	r3, r2
 800c386:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	68ba      	ldr	r2, [r7, #8]
 800c38e:	0151      	lsls	r1, r2, #5
 800c390:	68fa      	ldr	r2, [r7, #12]
 800c392:	440a      	add	r2, r1
 800c394:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c398:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c39c:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	695b      	ldr	r3, [r3, #20]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d06d      	beq.n	800c482 <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	781b      	ldrb	r3, [r3, #0]
 800c3b2:	f003 030f 	and.w	r3, r3, #15
 800c3b6:	2101      	movs	r1, #1
 800c3b8:	fa01 f303 	lsl.w	r3, r1, r3
 800c3bc:	68f9      	ldr	r1, [r7, #12]
 800c3be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	634b      	str	r3, [r1, #52]	; 0x34
 800c3c6:	e05c      	b.n	800c482 <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	015a      	lsls	r2, r3, #5
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	4413      	add	r3, r2
 800c3d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3d4:	691b      	ldr	r3, [r3, #16]
 800c3d6:	68ba      	ldr	r2, [r7, #8]
 800c3d8:	0151      	lsls	r1, r2, #5
 800c3da:	68fa      	ldr	r2, [r7, #12]
 800c3dc:	440a      	add	r2, r1
 800c3de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c3e2:	0cdb      	lsrs	r3, r3, #19
 800c3e4:	04db      	lsls	r3, r3, #19
 800c3e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	015a      	lsls	r2, r3, #5
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	4413      	add	r3, r2
 800c3f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3f4:	691b      	ldr	r3, [r3, #16]
 800c3f6:	68ba      	ldr	r2, [r7, #8]
 800c3f8:	0151      	lsls	r1, r2, #5
 800c3fa:	68fa      	ldr	r2, [r7, #12]
 800c3fc:	440a      	add	r2, r1
 800c3fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c402:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c406:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c40a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	695b      	ldr	r3, [r3, #20]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d003      	beq.n	800c41c <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	689a      	ldr	r2, [r3, #8]
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	015a      	lsls	r2, r3, #5
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	4413      	add	r3, r2
 800c424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c428:	691b      	ldr	r3, [r3, #16]
 800c42a:	68ba      	ldr	r2, [r7, #8]
 800c42c:	0151      	lsls	r1, r2, #5
 800c42e:	68fa      	ldr	r2, [r7, #12]
 800c430:	440a      	add	r2, r1
 800c432:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c436:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c43a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	015a      	lsls	r2, r3, #5
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	4413      	add	r3, r2
 800c444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c448:	691a      	ldr	r2, [r3, #16]
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	689b      	ldr	r3, [r3, #8]
 800c44e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c452:	68b9      	ldr	r1, [r7, #8]
 800c454:	0148      	lsls	r0, r1, #5
 800c456:	68f9      	ldr	r1, [r7, #12]
 800c458:	4401      	add	r1, r0
 800c45a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c45e:	4313      	orrs	r3, r2
 800c460:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	015a      	lsls	r2, r3, #5
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	4413      	add	r3, r2
 800c46a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	68ba      	ldr	r2, [r7, #8]
 800c472:	0151      	lsls	r1, r2, #5
 800c474:	68fa      	ldr	r2, [r7, #12]
 800c476:	440a      	add	r2, r1
 800c478:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c47c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c480:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c482:	2300      	movs	r3, #0
}
 800c484:	4618      	mov	r0, r3
 800c486:	3714      	adds	r7, #20
 800c488:	46bd      	mov	sp, r7
 800c48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48e:	4770      	bx	lr

0800c490 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800c490:	b480      	push	{r7}
 800c492:	b089      	sub	sp, #36	; 0x24
 800c494:	af00      	add	r7, sp, #0
 800c496:	60f8      	str	r0, [r7, #12]
 800c498:	60b9      	str	r1, [r7, #8]
 800c49a:	4611      	mov	r1, r2
 800c49c:	461a      	mov	r2, r3
 800c49e:	460b      	mov	r3, r1
 800c4a0:	71fb      	strb	r3, [r7, #7]
 800c4a2:	4613      	mov	r3, r2
 800c4a4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800c4ae:	88bb      	ldrh	r3, [r7, #4]
 800c4b0:	3303      	adds	r3, #3
 800c4b2:	089b      	lsrs	r3, r3, #2
 800c4b4:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	61bb      	str	r3, [r7, #24]
 800c4ba:	e00f      	b.n	800c4dc <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c4bc:	79fb      	ldrb	r3, [r7, #7]
 800c4be:	031a      	lsls	r2, r3, #12
 800c4c0:	697b      	ldr	r3, [r7, #20]
 800c4c2:	4413      	add	r3, r2
 800c4c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	69fb      	ldr	r3, [r7, #28]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	6013      	str	r3, [r2, #0]
    pSrc++;
 800c4d0:	69fb      	ldr	r3, [r7, #28]
 800c4d2:	3304      	adds	r3, #4
 800c4d4:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800c4d6:	69bb      	ldr	r3, [r7, #24]
 800c4d8:	3301      	adds	r3, #1
 800c4da:	61bb      	str	r3, [r7, #24]
 800c4dc:	69ba      	ldr	r2, [r7, #24]
 800c4de:	693b      	ldr	r3, [r7, #16]
 800c4e0:	429a      	cmp	r2, r3
 800c4e2:	d3eb      	bcc.n	800c4bc <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800c4e4:	2300      	movs	r3, #0
}
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	3724      	adds	r7, #36	; 0x24
 800c4ea:	46bd      	mov	sp, r7
 800c4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f0:	4770      	bx	lr

0800c4f2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c4f2:	b480      	push	{r7}
 800c4f4:	b089      	sub	sp, #36	; 0x24
 800c4f6:	af00      	add	r7, sp, #0
 800c4f8:	60f8      	str	r0, [r7, #12]
 800c4fa:	60b9      	str	r1, [r7, #8]
 800c4fc:	4613      	mov	r3, r2
 800c4fe:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800c508:	88fb      	ldrh	r3, [r7, #6]
 800c50a:	3303      	adds	r3, #3
 800c50c:	089b      	lsrs	r3, r3, #2
 800c50e:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800c510:	2300      	movs	r3, #0
 800c512:	61bb      	str	r3, [r7, #24]
 800c514:	e00b      	b.n	800c52e <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c516:	697b      	ldr	r3, [r7, #20]
 800c518:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c51c:	681a      	ldr	r2, [r3, #0]
 800c51e:	69fb      	ldr	r3, [r7, #28]
 800c520:	601a      	str	r2, [r3, #0]
    pDest++;
 800c522:	69fb      	ldr	r3, [r7, #28]
 800c524:	3304      	adds	r3, #4
 800c526:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800c528:	69bb      	ldr	r3, [r7, #24]
 800c52a:	3301      	adds	r3, #1
 800c52c:	61bb      	str	r3, [r7, #24]
 800c52e:	69ba      	ldr	r2, [r7, #24]
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	429a      	cmp	r2, r3
 800c534:	d3ef      	bcc.n	800c516 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800c536:	69fb      	ldr	r3, [r7, #28]
}
 800c538:	4618      	mov	r0, r3
 800c53a:	3724      	adds	r7, #36	; 0x24
 800c53c:	46bd      	mov	sp, r7
 800c53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c542:	4770      	bx	lr

0800c544 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c544:	b480      	push	{r7}
 800c546:	b085      	sub	sp, #20
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
 800c54c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	785b      	ldrb	r3, [r3, #1]
 800c55c:	2b01      	cmp	r3, #1
 800c55e:	d12c      	bne.n	800c5ba <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	015a      	lsls	r2, r3, #5
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	4413      	add	r3, r2
 800c568:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	db12      	blt.n	800c598 <USB_EPSetStall+0x54>
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d00f      	beq.n	800c598 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	015a      	lsls	r2, r3, #5
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	4413      	add	r3, r2
 800c580:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	68ba      	ldr	r2, [r7, #8]
 800c588:	0151      	lsls	r1, r2, #5
 800c58a:	68fa      	ldr	r2, [r7, #12]
 800c58c:	440a      	add	r2, r1
 800c58e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c592:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c596:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	015a      	lsls	r2, r3, #5
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	4413      	add	r3, r2
 800c5a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	68ba      	ldr	r2, [r7, #8]
 800c5a8:	0151      	lsls	r1, r2, #5
 800c5aa:	68fa      	ldr	r2, [r7, #12]
 800c5ac:	440a      	add	r2, r1
 800c5ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c5b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c5b6:	6013      	str	r3, [r2, #0]
 800c5b8:	e02b      	b.n	800c612 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	015a      	lsls	r2, r3, #5
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	4413      	add	r3, r2
 800c5c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	db12      	blt.n	800c5f2 <USB_EPSetStall+0xae>
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d00f      	beq.n	800c5f2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c5d2:	68bb      	ldr	r3, [r7, #8]
 800c5d4:	015a      	lsls	r2, r3, #5
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	4413      	add	r3, r2
 800c5da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	68ba      	ldr	r2, [r7, #8]
 800c5e2:	0151      	lsls	r1, r2, #5
 800c5e4:	68fa      	ldr	r2, [r7, #12]
 800c5e6:	440a      	add	r2, r1
 800c5e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c5ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c5f0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	015a      	lsls	r2, r3, #5
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	4413      	add	r3, r2
 800c5fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	68ba      	ldr	r2, [r7, #8]
 800c602:	0151      	lsls	r1, r2, #5
 800c604:	68fa      	ldr	r2, [r7, #12]
 800c606:	440a      	add	r2, r1
 800c608:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c60c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c610:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c612:	2300      	movs	r3, #0
}
 800c614:	4618      	mov	r0, r3
 800c616:	3714      	adds	r7, #20
 800c618:	46bd      	mov	sp, r7
 800c61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61e:	4770      	bx	lr

0800c620 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c620:	b480      	push	{r7}
 800c622:	b085      	sub	sp, #20
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
 800c628:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	781b      	ldrb	r3, [r3, #0]
 800c632:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	785b      	ldrb	r3, [r3, #1]
 800c638:	2b01      	cmp	r3, #1
 800c63a:	d128      	bne.n	800c68e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c63c:	68bb      	ldr	r3, [r7, #8]
 800c63e:	015a      	lsls	r2, r3, #5
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	4413      	add	r3, r2
 800c644:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	68ba      	ldr	r2, [r7, #8]
 800c64c:	0151      	lsls	r1, r2, #5
 800c64e:	68fa      	ldr	r2, [r7, #12]
 800c650:	440a      	add	r2, r1
 800c652:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c656:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c65a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	78db      	ldrb	r3, [r3, #3]
 800c660:	2b03      	cmp	r3, #3
 800c662:	d003      	beq.n	800c66c <USB_EPClearStall+0x4c>
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	78db      	ldrb	r3, [r3, #3]
 800c668:	2b02      	cmp	r3, #2
 800c66a:	d138      	bne.n	800c6de <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	015a      	lsls	r2, r3, #5
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	4413      	add	r3, r2
 800c674:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	68ba      	ldr	r2, [r7, #8]
 800c67c:	0151      	lsls	r1, r2, #5
 800c67e:	68fa      	ldr	r2, [r7, #12]
 800c680:	440a      	add	r2, r1
 800c682:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c68a:	6013      	str	r3, [r2, #0]
 800c68c:	e027      	b.n	800c6de <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	015a      	lsls	r2, r3, #5
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	4413      	add	r3, r2
 800c696:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	68ba      	ldr	r2, [r7, #8]
 800c69e:	0151      	lsls	r1, r2, #5
 800c6a0:	68fa      	ldr	r2, [r7, #12]
 800c6a2:	440a      	add	r2, r1
 800c6a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c6a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c6ac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	78db      	ldrb	r3, [r3, #3]
 800c6b2:	2b03      	cmp	r3, #3
 800c6b4:	d003      	beq.n	800c6be <USB_EPClearStall+0x9e>
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	78db      	ldrb	r3, [r3, #3]
 800c6ba:	2b02      	cmp	r3, #2
 800c6bc:	d10f      	bne.n	800c6de <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c6be:	68bb      	ldr	r3, [r7, #8]
 800c6c0:	015a      	lsls	r2, r3, #5
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	4413      	add	r3, r2
 800c6c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	68ba      	ldr	r2, [r7, #8]
 800c6ce:	0151      	lsls	r1, r2, #5
 800c6d0:	68fa      	ldr	r2, [r7, #12]
 800c6d2:	440a      	add	r2, r1
 800c6d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c6d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c6dc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c6de:	2300      	movs	r3, #0
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3714      	adds	r7, #20
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ea:	4770      	bx	lr

0800c6ec <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c6ec:	b480      	push	{r7}
 800c6ee:	b085      	sub	sp, #20
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	68fa      	ldr	r2, [r7, #12]
 800c706:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c70a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c70e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c716:	681a      	ldr	r2, [r3, #0]
 800c718:	78fb      	ldrb	r3, [r7, #3]
 800c71a:	011b      	lsls	r3, r3, #4
 800c71c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800c720:	68f9      	ldr	r1, [r7, #12]
 800c722:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c726:	4313      	orrs	r3, r2
 800c728:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c72a:	2300      	movs	r3, #0
}
 800c72c:	4618      	mov	r0, r3
 800c72e:	3714      	adds	r7, #20
 800c730:	46bd      	mov	sp, r7
 800c732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c736:	4770      	bx	lr

0800c738 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c738:	b480      	push	{r7}
 800c73a:	b085      	sub	sp, #20
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	68fa      	ldr	r2, [r7, #12]
 800c74e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c752:	f023 0303 	bic.w	r3, r3, #3
 800c756:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c75e:	685b      	ldr	r3, [r3, #4]
 800c760:	68fa      	ldr	r2, [r7, #12]
 800c762:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c766:	f023 0302 	bic.w	r3, r3, #2
 800c76a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c76c:	2300      	movs	r3, #0
}
 800c76e:	4618      	mov	r0, r3
 800c770:	3714      	adds	r7, #20
 800c772:	46bd      	mov	sp, r7
 800c774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c778:	4770      	bx	lr

0800c77a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c77a:	b480      	push	{r7}
 800c77c:	b085      	sub	sp, #20
 800c77e:	af00      	add	r7, sp, #0
 800c780:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	68fa      	ldr	r2, [r7, #12]
 800c790:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c794:	f023 0303 	bic.w	r3, r3, #3
 800c798:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	68fa      	ldr	r2, [r7, #12]
 800c7a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c7a8:	f043 0302 	orr.w	r3, r3, #2
 800c7ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c7ae:	2300      	movs	r3, #0
}
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	3714      	adds	r7, #20
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ba:	4770      	bx	lr

0800c7bc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c7bc:	b480      	push	{r7}
 800c7be:	b085      	sub	sp, #20
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	695b      	ldr	r3, [r3, #20]
 800c7c8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	699b      	ldr	r3, [r3, #24]
 800c7ce:	68fa      	ldr	r2, [r7, #12]
 800c7d0:	4013      	ands	r3, r2
 800c7d2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
}
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	3714      	adds	r7, #20
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e0:	4770      	bx	lr

0800c7e2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c7e2:	b480      	push	{r7}
 800c7e4:	b085      	sub	sp, #20
 800c7e6:	af00      	add	r7, sp, #0
 800c7e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7f4:	699b      	ldr	r3, [r3, #24]
 800c7f6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7fe:	69db      	ldr	r3, [r3, #28]
 800c800:	68ba      	ldr	r2, [r7, #8]
 800c802:	4013      	ands	r3, r2
 800c804:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c806:	68bb      	ldr	r3, [r7, #8]
 800c808:	0c1b      	lsrs	r3, r3, #16
}
 800c80a:	4618      	mov	r0, r3
 800c80c:	3714      	adds	r7, #20
 800c80e:	46bd      	mov	sp, r7
 800c810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c814:	4770      	bx	lr

0800c816 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c816:	b480      	push	{r7}
 800c818:	b085      	sub	sp, #20
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c828:	699b      	ldr	r3, [r3, #24]
 800c82a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c832:	69db      	ldr	r3, [r3, #28]
 800c834:	68ba      	ldr	r2, [r7, #8]
 800c836:	4013      	ands	r3, r2
 800c838:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	b29b      	uxth	r3, r3
}
 800c83e:	4618      	mov	r0, r3
 800c840:	3714      	adds	r7, #20
 800c842:	46bd      	mov	sp, r7
 800c844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c848:	4770      	bx	lr

0800c84a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c84a:	b480      	push	{r7}
 800c84c:	b085      	sub	sp, #20
 800c84e:	af00      	add	r7, sp, #0
 800c850:	6078      	str	r0, [r7, #4]
 800c852:	460b      	mov	r3, r1
 800c854:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c85a:	78fb      	ldrb	r3, [r7, #3]
 800c85c:	015a      	lsls	r2, r3, #5
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	4413      	add	r3, r2
 800c862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c866:	689b      	ldr	r3, [r3, #8]
 800c868:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c870:	695b      	ldr	r3, [r3, #20]
 800c872:	68ba      	ldr	r2, [r7, #8]
 800c874:	4013      	ands	r3, r2
 800c876:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c878:	68bb      	ldr	r3, [r7, #8]
}
 800c87a:	4618      	mov	r0, r3
 800c87c:	3714      	adds	r7, #20
 800c87e:	46bd      	mov	sp, r7
 800c880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c884:	4770      	bx	lr

0800c886 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c886:	b480      	push	{r7}
 800c888:	b087      	sub	sp, #28
 800c88a:	af00      	add	r7, sp, #0
 800c88c:	6078      	str	r0, [r7, #4]
 800c88e:	460b      	mov	r3, r1
 800c890:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c89c:	691b      	ldr	r3, [r3, #16]
 800c89e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c8a0:	697b      	ldr	r3, [r7, #20]
 800c8a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c8a8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c8aa:	78fb      	ldrb	r3, [r7, #3]
 800c8ac:	f003 030f 	and.w	r3, r3, #15
 800c8b0:	68fa      	ldr	r2, [r7, #12]
 800c8b2:	fa22 f303 	lsr.w	r3, r2, r3
 800c8b6:	01db      	lsls	r3, r3, #7
 800c8b8:	b2db      	uxtb	r3, r3
 800c8ba:	693a      	ldr	r2, [r7, #16]
 800c8bc:	4313      	orrs	r3, r2
 800c8be:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c8c0:	78fb      	ldrb	r3, [r7, #3]
 800c8c2:	015a      	lsls	r2, r3, #5
 800c8c4:	697b      	ldr	r3, [r7, #20]
 800c8c6:	4413      	add	r3, r2
 800c8c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8cc:	689b      	ldr	r3, [r3, #8]
 800c8ce:	693a      	ldr	r2, [r7, #16]
 800c8d0:	4013      	ands	r3, r2
 800c8d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c8d4:	68bb      	ldr	r3, [r7, #8]
}
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	371c      	adds	r7, #28
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e0:	4770      	bx	lr

0800c8e2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c8e2:	b480      	push	{r7}
 800c8e4:	b083      	sub	sp, #12
 800c8e6:	af00      	add	r7, sp, #0
 800c8e8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	695b      	ldr	r3, [r3, #20]
 800c8ee:	f003 0301 	and.w	r3, r3, #1
}
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	370c      	adds	r7, #12
 800c8f6:	46bd      	mov	sp, r7
 800c8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fc:	4770      	bx	lr

0800c8fe <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800c8fe:	b480      	push	{r7}
 800c900:	b085      	sub	sp, #20
 800c902:	af00      	add	r7, sp, #0
 800c904:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	68fa      	ldr	r2, [r7, #12]
 800c914:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c918:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c91c:	f023 0307 	bic.w	r3, r3, #7
 800c920:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c928:	685b      	ldr	r3, [r3, #4]
 800c92a:	68fa      	ldr	r2, [r7, #12]
 800c92c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c930:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c934:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c936:	2300      	movs	r3, #0
}
 800c938:	4618      	mov	r0, r3
 800c93a:	3714      	adds	r7, #20
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr

0800c944 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800c944:	b480      	push	{r7}
 800c946:	b085      	sub	sp, #20
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	333c      	adds	r3, #60	; 0x3c
 800c956:	3304      	adds	r3, #4
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	4a1c      	ldr	r2, [pc, #112]	; (800c9d0 <USB_EP0_OutStart+0x8c>)
 800c960:	4293      	cmp	r3, r2
 800c962:	d90a      	bls.n	800c97a <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c970:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c974:	d101      	bne.n	800c97a <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800c976:	2300      	movs	r3, #0
 800c978:	e024      	b.n	800c9c4 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c980:	461a      	mov	r2, r3
 800c982:	2300      	movs	r3, #0
 800c984:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c98c:	691b      	ldr	r3, [r3, #16]
 800c98e:	68fa      	ldr	r2, [r7, #12]
 800c990:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c994:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c998:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9a0:	691b      	ldr	r3, [r3, #16]
 800c9a2:	68fa      	ldr	r2, [r7, #12]
 800c9a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9a8:	f043 0318 	orr.w	r3, r3, #24
 800c9ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9b4:	691b      	ldr	r3, [r3, #16]
 800c9b6:	68fa      	ldr	r2, [r7, #12]
 800c9b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9bc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c9c0:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800c9c2:	2300      	movs	r3, #0
}
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	3714      	adds	r7, #20
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ce:	4770      	bx	lr
 800c9d0:	4f54300a 	.word	0x4f54300a

0800c9d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c9d4:	b480      	push	{r7}
 800c9d6:	b085      	sub	sp, #20
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800c9dc:	2300      	movs	r3, #0
 800c9de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	3301      	adds	r3, #1
 800c9e4:	60fb      	str	r3, [r7, #12]
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	4a13      	ldr	r2, [pc, #76]	; (800ca38 <USB_CoreReset+0x64>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d901      	bls.n	800c9f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c9ee:	2303      	movs	r3, #3
 800c9f0:	e01b      	b.n	800ca2a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	691b      	ldr	r3, [r3, #16]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	daf2      	bge.n	800c9e0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	691b      	ldr	r3, [r3, #16]
 800ca02:	f043 0201 	orr.w	r2, r3, #1
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	3301      	adds	r3, #1
 800ca0e:	60fb      	str	r3, [r7, #12]
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	4a09      	ldr	r2, [pc, #36]	; (800ca38 <USB_CoreReset+0x64>)
 800ca14:	4293      	cmp	r3, r2
 800ca16:	d901      	bls.n	800ca1c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ca18:	2303      	movs	r3, #3
 800ca1a:	e006      	b.n	800ca2a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	691b      	ldr	r3, [r3, #16]
 800ca20:	f003 0301 	and.w	r3, r3, #1
 800ca24:	2b01      	cmp	r3, #1
 800ca26:	d0f0      	beq.n	800ca0a <USB_CoreReset+0x36>

  return HAL_OK;
 800ca28:	2300      	movs	r3, #0
}
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	3714      	adds	r7, #20
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca34:	4770      	bx	lr
 800ca36:	bf00      	nop
 800ca38:	00030d40 	.word	0x00030d40

0800ca3c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ca40:	4904      	ldr	r1, [pc, #16]	; (800ca54 <MX_FATFS_Init+0x18>)
 800ca42:	4805      	ldr	r0, [pc, #20]	; (800ca58 <MX_FATFS_Init+0x1c>)
 800ca44:	f001 ff30 	bl	800e8a8 <FATFS_LinkDriver>
 800ca48:	4603      	mov	r3, r0
 800ca4a:	461a      	mov	r2, r3
 800ca4c:	4b03      	ldr	r3, [pc, #12]	; (800ca5c <MX_FATFS_Init+0x20>)
 800ca4e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ca50:	bf00      	nop
 800ca52:	bd80      	pop	{r7, pc}
 800ca54:	20002998 	.word	0x20002998
 800ca58:	080130b8 	.word	0x080130b8
 800ca5c:	20002994 	.word	0x20002994

0800ca60 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b082      	sub	sp, #8
 800ca64:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800ca66:	2300      	movs	r3, #0
 800ca68:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800ca6a:	f000 f885 	bl	800cb78 <BSP_SD_IsDetected>
 800ca6e:	4603      	mov	r3, r0
 800ca70:	2b01      	cmp	r3, #1
 800ca72:	d001      	beq.n	800ca78 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800ca74:	2302      	movs	r3, #2
 800ca76:	e012      	b.n	800ca9e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800ca78:	480b      	ldr	r0, [pc, #44]	; (800caa8 <BSP_SD_Init+0x48>)
 800ca7a:	f7fb f803 	bl	8007a84 <HAL_SD_Init>
 800ca7e:	4603      	mov	r3, r0
 800ca80:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800ca82:	79fb      	ldrb	r3, [r7, #7]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d109      	bne.n	800ca9c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800ca88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800ca8c:	4806      	ldr	r0, [pc, #24]	; (800caa8 <BSP_SD_Init+0x48>)
 800ca8e:	f7fb fec9 	bl	8008824 <HAL_SD_ConfigWideBusOperation>
 800ca92:	4603      	mov	r3, r0
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d001      	beq.n	800ca9c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800ca98:	2301      	movs	r3, #1
 800ca9a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800ca9c:	79fb      	ldrb	r3, [r7, #7]
}
 800ca9e:	4618      	mov	r0, r3
 800caa0:	3708      	adds	r7, #8
 800caa2:	46bd      	mov	sp, r7
 800caa4:	bd80      	pop	{r7, pc}
 800caa6:	bf00      	nop
 800caa8:	20001ff8 	.word	0x20001ff8

0800caac <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b086      	sub	sp, #24
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	60f8      	str	r0, [r7, #12]
 800cab4:	60b9      	str	r1, [r7, #8]
 800cab6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800cab8:	2300      	movs	r3, #0
 800caba:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	68ba      	ldr	r2, [r7, #8]
 800cac0:	68f9      	ldr	r1, [r7, #12]
 800cac2:	4806      	ldr	r0, [pc, #24]	; (800cadc <BSP_SD_ReadBlocks_DMA+0x30>)
 800cac4:	f7fb f918 	bl	8007cf8 <HAL_SD_ReadBlocks_DMA>
 800cac8:	4603      	mov	r3, r0
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d001      	beq.n	800cad2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800cace:	2301      	movs	r3, #1
 800cad0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cad2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cad4:	4618      	mov	r0, r3
 800cad6:	3718      	adds	r7, #24
 800cad8:	46bd      	mov	sp, r7
 800cada:	bd80      	pop	{r7, pc}
 800cadc:	20001ff8 	.word	0x20001ff8

0800cae0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b086      	sub	sp, #24
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	60f8      	str	r0, [r7, #12]
 800cae8:	60b9      	str	r1, [r7, #8]
 800caea:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800caec:	2300      	movs	r3, #0
 800caee:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	68ba      	ldr	r2, [r7, #8]
 800caf4:	68f9      	ldr	r1, [r7, #12]
 800caf6:	4806      	ldr	r0, [pc, #24]	; (800cb10 <BSP_SD_WriteBlocks_DMA+0x30>)
 800caf8:	f7fb f9a6 	bl	8007e48 <HAL_SD_WriteBlocks_DMA>
 800cafc:	4603      	mov	r3, r0
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d001      	beq.n	800cb06 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800cb02:	2301      	movs	r3, #1
 800cb04:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cb06:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	3718      	adds	r7, #24
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}
 800cb10:	20001ff8 	.word	0x20001ff8

0800cb14 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800cb18:	4805      	ldr	r0, [pc, #20]	; (800cb30 <BSP_SD_GetCardState+0x1c>)
 800cb1a:	f7fb ff97 	bl	8008a4c <HAL_SD_GetCardState>
 800cb1e:	4603      	mov	r3, r0
 800cb20:	2b04      	cmp	r3, #4
 800cb22:	bf14      	ite	ne
 800cb24:	2301      	movne	r3, #1
 800cb26:	2300      	moveq	r3, #0
 800cb28:	b2db      	uxtb	r3, r3
}
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	bd80      	pop	{r7, pc}
 800cb2e:	bf00      	nop
 800cb30:	20001ff8 	.word	0x20001ff8

0800cb34 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 800cb34:	b580      	push	{r7, lr}
 800cb36:	b082      	sub	sp, #8
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800cb3c:	6879      	ldr	r1, [r7, #4]
 800cb3e:	4803      	ldr	r0, [pc, #12]	; (800cb4c <BSP_SD_GetCardInfo+0x18>)
 800cb40:	f7fb fe44 	bl	80087cc <HAL_SD_GetCardInfo>
}
 800cb44:	bf00      	nop
 800cb46:	3708      	adds	r7, #8
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}
 800cb4c:	20001ff8 	.word	0x20001ff8

0800cb50 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b082      	sub	sp, #8
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800cb58:	f000 f9ac 	bl	800ceb4 <BSP_SD_WriteCpltCallback>
}
 800cb5c:	bf00      	nop
 800cb5e:	3708      	adds	r7, #8
 800cb60:	46bd      	mov	sp, r7
 800cb62:	bd80      	pop	{r7, pc}

0800cb64 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b082      	sub	sp, #8
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800cb6c:	f000 f9b4 	bl	800ced8 <BSP_SD_ReadCpltCallback>
}
 800cb70:	bf00      	nop
 800cb72:	3708      	adds	r7, #8
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}

0800cb78 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b082      	sub	sp, #8
 800cb7c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800cb7e:	2301      	movs	r3, #1
 800cb80:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800cb82:	f000 f80b 	bl	800cb9c <BSP_PlatformIsDetected>
 800cb86:	4603      	mov	r3, r0
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d101      	bne.n	800cb90 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800cb90:	79fb      	ldrb	r3, [r7, #7]
 800cb92:	b2db      	uxtb	r3, r3
}
 800cb94:	4618      	mov	r0, r3
 800cb96:	3708      	adds	r7, #8
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	bd80      	pop	{r7, pc}

0800cb9c <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b082      	sub	sp, #8
 800cba0:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800cba2:	2301      	movs	r3, #1
 800cba4:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800cba6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800cbaa:	4806      	ldr	r0, [pc, #24]	; (800cbc4 <BSP_PlatformIsDetected+0x28>)
 800cbac:	f7f6 fd64 	bl	8003678 <HAL_GPIO_ReadPin>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d001      	beq.n	800cbba <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800cbba:	79fb      	ldrb	r3, [r7, #7]
}
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	3708      	adds	r7, #8
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	bd80      	pop	{r7, pc}
 800cbc4:	48000400 	.word	0x48000400

0800cbc8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800cbc8:	b580      	push	{r7, lr}
 800cbca:	b084      	sub	sp, #16
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800cbd0:	f001 ff2a 	bl	800ea28 <osKernelGetTickCount>
 800cbd4:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800cbd6:	e006      	b.n	800cbe6 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cbd8:	f7ff ff9c 	bl	800cb14 <BSP_SD_GetCardState>
 800cbdc:	4603      	mov	r3, r0
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d101      	bne.n	800cbe6 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	e009      	b.n	800cbfa <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800cbe6:	f001 ff1f 	bl	800ea28 <osKernelGetTickCount>
 800cbea:	4602      	mov	r2, r0
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	1ad3      	subs	r3, r2, r3
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	429a      	cmp	r2, r3
 800cbf4:	d8f0      	bhi.n	800cbd8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800cbf6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3710      	adds	r7, #16
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}
	...

0800cc04 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b082      	sub	sp, #8
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	4603      	mov	r3, r0
 800cc0c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800cc0e:	4b0b      	ldr	r3, [pc, #44]	; (800cc3c <SD_CheckStatus+0x38>)
 800cc10:	2201      	movs	r2, #1
 800cc12:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cc14:	f7ff ff7e 	bl	800cb14 <BSP_SD_GetCardState>
 800cc18:	4603      	mov	r3, r0
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d107      	bne.n	800cc2e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800cc1e:	4b07      	ldr	r3, [pc, #28]	; (800cc3c <SD_CheckStatus+0x38>)
 800cc20:	781b      	ldrb	r3, [r3, #0]
 800cc22:	b2db      	uxtb	r3, r3
 800cc24:	f023 0301 	bic.w	r3, r3, #1
 800cc28:	b2da      	uxtb	r2, r3
 800cc2a:	4b04      	ldr	r3, [pc, #16]	; (800cc3c <SD_CheckStatus+0x38>)
 800cc2c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800cc2e:	4b03      	ldr	r3, [pc, #12]	; (800cc3c <SD_CheckStatus+0x38>)
 800cc30:	781b      	ldrb	r3, [r3, #0]
 800cc32:	b2db      	uxtb	r3, r3
}
 800cc34:	4618      	mov	r0, r3
 800cc36:	3708      	adds	r7, #8
 800cc38:	46bd      	mov	sp, r7
 800cc3a:	bd80      	pop	{r7, pc}
 800cc3c:	20000009 	.word	0x20000009

0800cc40 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800cc40:	b580      	push	{r7, lr}
 800cc42:	b082      	sub	sp, #8
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	4603      	mov	r3, r0
 800cc48:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800cc4a:	4b1c      	ldr	r3, [pc, #112]	; (800ccbc <SD_initialize+0x7c>)
 800cc4c:	2201      	movs	r2, #1
 800cc4e:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800cc50:	f001 fea2 	bl	800e998 <osKernelGetState>
 800cc54:	4603      	mov	r3, r0
 800cc56:	2b02      	cmp	r3, #2
 800cc58:	d129      	bne.n	800ccae <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800cc5a:	f7ff ff01 	bl	800ca60 <BSP_SD_Init>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d107      	bne.n	800cc74 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800cc64:	79fb      	ldrb	r3, [r7, #7]
 800cc66:	4618      	mov	r0, r3
 800cc68:	f7ff ffcc 	bl	800cc04 <SD_CheckStatus>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	461a      	mov	r2, r3
 800cc70:	4b12      	ldr	r3, [pc, #72]	; (800ccbc <SD_initialize+0x7c>)
 800cc72:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800cc74:	4b11      	ldr	r3, [pc, #68]	; (800ccbc <SD_initialize+0x7c>)
 800cc76:	781b      	ldrb	r3, [r3, #0]
 800cc78:	b2db      	uxtb	r3, r3
 800cc7a:	2b01      	cmp	r3, #1
 800cc7c:	d017      	beq.n	800ccae <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800cc7e:	4b10      	ldr	r3, [pc, #64]	; (800ccc0 <SD_initialize+0x80>)
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d107      	bne.n	800cc96 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800cc86:	2200      	movs	r2, #0
 800cc88:	2102      	movs	r1, #2
 800cc8a:	200a      	movs	r0, #10
 800cc8c:	f002 f8aa 	bl	800ede4 <osMessageQueueNew>
 800cc90:	4603      	mov	r3, r0
 800cc92:	4a0b      	ldr	r2, [pc, #44]	; (800ccc0 <SD_initialize+0x80>)
 800cc94:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800cc96:	4b0a      	ldr	r3, [pc, #40]	; (800ccc0 <SD_initialize+0x80>)
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d107      	bne.n	800ccae <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800cc9e:	4b07      	ldr	r3, [pc, #28]	; (800ccbc <SD_initialize+0x7c>)
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	b2db      	uxtb	r3, r3
 800cca4:	f043 0301 	orr.w	r3, r3, #1
 800cca8:	b2da      	uxtb	r2, r3
 800ccaa:	4b04      	ldr	r3, [pc, #16]	; (800ccbc <SD_initialize+0x7c>)
 800ccac:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800ccae:	4b03      	ldr	r3, [pc, #12]	; (800ccbc <SD_initialize+0x7c>)
 800ccb0:	781b      	ldrb	r3, [r3, #0]
 800ccb2:	b2db      	uxtb	r3, r3
}
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	3708      	adds	r7, #8
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	bd80      	pop	{r7, pc}
 800ccbc:	20000009 	.word	0x20000009
 800ccc0:	200001dc 	.word	0x200001dc

0800ccc4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b082      	sub	sp, #8
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	4603      	mov	r3, r0
 800cccc:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ccce:	79fb      	ldrb	r3, [r7, #7]
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f7ff ff97 	bl	800cc04 <SD_CheckStatus>
 800ccd6:	4603      	mov	r3, r0
}
 800ccd8:	4618      	mov	r0, r3
 800ccda:	3708      	adds	r7, #8
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd80      	pop	{r7, pc}

0800cce0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b088      	sub	sp, #32
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	60b9      	str	r1, [r7, #8]
 800cce8:	607a      	str	r2, [r7, #4]
 800ccea:	603b      	str	r3, [r7, #0]
 800ccec:	4603      	mov	r3, r0
 800ccee:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ccf4:	f247 5030 	movw	r0, #30000	; 0x7530
 800ccf8:	f7ff ff66 	bl	800cbc8 <SD_CheckStatusWithTimeout>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	da01      	bge.n	800cd06 <SD_read+0x26>
  {
    return res;
 800cd02:	7ffb      	ldrb	r3, [r7, #31]
 800cd04:	e02f      	b.n	800cd66 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    uint8_t ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800cd06:	683a      	ldr	r2, [r7, #0]
 800cd08:	6879      	ldr	r1, [r7, #4]
 800cd0a:	68b8      	ldr	r0, [r7, #8]
 800cd0c:	f7ff fece 	bl	800caac <BSP_SD_ReadBlocks_DMA>
 800cd10:	4603      	mov	r3, r0
 800cd12:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800cd14:	7fbb      	ldrb	r3, [r7, #30]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d124      	bne.n	800cd64 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800cd1a:	4b15      	ldr	r3, [pc, #84]	; (800cd70 <SD_read+0x90>)
 800cd1c:	6818      	ldr	r0, [r3, #0]
 800cd1e:	f107 0112 	add.w	r1, r7, #18
 800cd22:	f247 5330 	movw	r3, #30000	; 0x7530
 800cd26:	2200      	movs	r2, #0
 800cd28:	f002 f930 	bl	800ef8c <osMessageQueueGet>
 800cd2c:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800cd2e:	69bb      	ldr	r3, [r7, #24]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d117      	bne.n	800cd64 <SD_read+0x84>
 800cd34:	8a7b      	ldrh	r3, [r7, #18]
 800cd36:	2b01      	cmp	r3, #1
 800cd38:	d114      	bne.n	800cd64 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800cd3a:	f001 fe75 	bl	800ea28 <osKernelGetTickCount>
 800cd3e:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800cd40:	e007      	b.n	800cd52 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cd42:	f7ff fee7 	bl	800cb14 <BSP_SD_GetCardState>
 800cd46:	4603      	mov	r3, r0
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d102      	bne.n	800cd52 <SD_read+0x72>
              {
                res = RES_OK;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800cd50:	e008      	b.n	800cd64 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800cd52:	f001 fe69 	bl	800ea28 <osKernelGetTickCount>
 800cd56:	4602      	mov	r2, r0
 800cd58:	697b      	ldr	r3, [r7, #20]
 800cd5a:	1ad3      	subs	r3, r2, r3
 800cd5c:	f247 522f 	movw	r2, #29999	; 0x752f
 800cd60:	4293      	cmp	r3, r2
 800cd62:	d9ee      	bls.n	800cd42 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800cd64:	7ffb      	ldrb	r3, [r7, #31]
}
 800cd66:	4618      	mov	r0, r3
 800cd68:	3720      	adds	r7, #32
 800cd6a:	46bd      	mov	sp, r7
 800cd6c:	bd80      	pop	{r7, pc}
 800cd6e:	bf00      	nop
 800cd70:	200001dc 	.word	0x200001dc

0800cd74 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b088      	sub	sp, #32
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	60b9      	str	r1, [r7, #8]
 800cd7c:	607a      	str	r2, [r7, #4]
 800cd7e:	603b      	str	r3, [r7, #0]
 800cd80:	4603      	mov	r3, r0
 800cd82:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800cd84:	2301      	movs	r3, #1
 800cd86:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800cd88:	f247 5030 	movw	r0, #30000	; 0x7530
 800cd8c:	f7ff ff1c 	bl	800cbc8 <SD_CheckStatusWithTimeout>
 800cd90:	4603      	mov	r3, r0
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	da01      	bge.n	800cd9a <SD_write+0x26>
  {
    return res;
 800cd96:	7ffb      	ldrb	r3, [r7, #31]
 800cd98:	e02d      	b.n	800cdf6 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800cd9a:	683a      	ldr	r2, [r7, #0]
 800cd9c:	6879      	ldr	r1, [r7, #4]
 800cd9e:	68b8      	ldr	r0, [r7, #8]
 800cda0:	f7ff fe9e 	bl	800cae0 <BSP_SD_WriteBlocks_DMA>
 800cda4:	4603      	mov	r3, r0
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d124      	bne.n	800cdf4 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800cdaa:	4b15      	ldr	r3, [pc, #84]	; (800ce00 <SD_write+0x8c>)
 800cdac:	6818      	ldr	r0, [r3, #0]
 800cdae:	f107 0112 	add.w	r1, r7, #18
 800cdb2:	f247 5330 	movw	r3, #30000	; 0x7530
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	f002 f8e8 	bl	800ef8c <osMessageQueueGet>
 800cdbc:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800cdbe:	69bb      	ldr	r3, [r7, #24]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d117      	bne.n	800cdf4 <SD_write+0x80>
 800cdc4:	8a7b      	ldrh	r3, [r7, #18]
 800cdc6:	2b02      	cmp	r3, #2
 800cdc8:	d114      	bne.n	800cdf4 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800cdca:	f001 fe2d 	bl	800ea28 <osKernelGetTickCount>
 800cdce:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800cdd0:	e007      	b.n	800cde2 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cdd2:	f7ff fe9f 	bl	800cb14 <BSP_SD_GetCardState>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d102      	bne.n	800cde2 <SD_write+0x6e>
          {
            res = RES_OK;
 800cddc:	2300      	movs	r3, #0
 800cdde:	77fb      	strb	r3, [r7, #31]
            break;
 800cde0:	e008      	b.n	800cdf4 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800cde2:	f001 fe21 	bl	800ea28 <osKernelGetTickCount>
 800cde6:	4602      	mov	r2, r0
 800cde8:	697b      	ldr	r3, [r7, #20]
 800cdea:	1ad3      	subs	r3, r2, r3
 800cdec:	f247 522f 	movw	r2, #29999	; 0x752f
 800cdf0:	4293      	cmp	r3, r2
 800cdf2:	d9ee      	bls.n	800cdd2 <SD_write+0x5e>
    }

  }
#endif

  return res;
 800cdf4:	7ffb      	ldrb	r3, [r7, #31]
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3720      	adds	r7, #32
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
 800cdfe:	bf00      	nop
 800ce00:	200001dc 	.word	0x200001dc

0800ce04 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b08c      	sub	sp, #48	; 0x30
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	603a      	str	r2, [r7, #0]
 800ce0e:	71fb      	strb	r3, [r7, #7]
 800ce10:	460b      	mov	r3, r1
 800ce12:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ce14:	2301      	movs	r3, #1
 800ce16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ce1a:	4b25      	ldr	r3, [pc, #148]	; (800ceb0 <SD_ioctl+0xac>)
 800ce1c:	781b      	ldrb	r3, [r3, #0]
 800ce1e:	b2db      	uxtb	r3, r3
 800ce20:	f003 0301 	and.w	r3, r3, #1
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d001      	beq.n	800ce2c <SD_ioctl+0x28>
 800ce28:	2303      	movs	r3, #3
 800ce2a:	e03c      	b.n	800cea6 <SD_ioctl+0xa2>

  switch (cmd)
 800ce2c:	79bb      	ldrb	r3, [r7, #6]
 800ce2e:	2b03      	cmp	r3, #3
 800ce30:	d834      	bhi.n	800ce9c <SD_ioctl+0x98>
 800ce32:	a201      	add	r2, pc, #4	; (adr r2, 800ce38 <SD_ioctl+0x34>)
 800ce34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce38:	0800ce49 	.word	0x0800ce49
 800ce3c:	0800ce51 	.word	0x0800ce51
 800ce40:	0800ce69 	.word	0x0800ce69
 800ce44:	0800ce83 	.word	0x0800ce83
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ce48:	2300      	movs	r3, #0
 800ce4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ce4e:	e028      	b.n	800cea2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ce50:	f107 0308 	add.w	r3, r7, #8
 800ce54:	4618      	mov	r0, r3
 800ce56:	f7ff fe6d 	bl	800cb34 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ce5a:	6a3a      	ldr	r2, [r7, #32]
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ce60:	2300      	movs	r3, #0
 800ce62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ce66:	e01c      	b.n	800cea2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ce68:	f107 0308 	add.w	r3, r7, #8
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f7ff fe61 	bl	800cb34 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ce72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce74:	b29a      	uxth	r2, r3
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ce80:	e00f      	b.n	800cea2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ce82:	f107 0308 	add.w	r3, r7, #8
 800ce86:	4618      	mov	r0, r3
 800ce88:	f7ff fe54 	bl	800cb34 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800ce8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce8e:	0a5a      	lsrs	r2, r3, #9
 800ce90:	683b      	ldr	r3, [r7, #0]
 800ce92:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ce94:	2300      	movs	r3, #0
 800ce96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ce9a:	e002      	b.n	800cea2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800ce9c:	2304      	movs	r3, #4
 800ce9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800cea2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3730      	adds	r7, #48	; 0x30
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	20000009 	.word	0x20000009

0800ceb4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b082      	sub	sp, #8
 800ceb8:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800ceba:	2302      	movs	r3, #2
 800cebc:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800cebe:	4b05      	ldr	r3, [pc, #20]	; (800ced4 <BSP_SD_WriteCpltCallback+0x20>)
 800cec0:	6818      	ldr	r0, [r3, #0]
 800cec2:	1db9      	adds	r1, r7, #6
 800cec4:	2300      	movs	r3, #0
 800cec6:	2200      	movs	r2, #0
 800cec8:	f002 f800 	bl	800eecc <osMessageQueuePut>
#endif
}
 800cecc:	bf00      	nop
 800cece:	3708      	adds	r7, #8
 800ced0:	46bd      	mov	sp, r7
 800ced2:	bd80      	pop	{r7, pc}
 800ced4:	200001dc 	.word	0x200001dc

0800ced8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b082      	sub	sp, #8
 800cedc:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800cede:	2301      	movs	r3, #1
 800cee0:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800cee2:	4b05      	ldr	r3, [pc, #20]	; (800cef8 <BSP_SD_ReadCpltCallback+0x20>)
 800cee4:	6818      	ldr	r0, [r3, #0]
 800cee6:	1db9      	adds	r1, r7, #6
 800cee8:	2300      	movs	r3, #0
 800ceea:	2200      	movs	r2, #0
 800ceec:	f001 ffee 	bl	800eecc <osMessageQueuePut>
#endif
}
 800cef0:	bf00      	nop
 800cef2:	3708      	adds	r7, #8
 800cef4:	46bd      	mov	sp, r7
 800cef6:	bd80      	pop	{r7, pc}
 800cef8:	200001dc 	.word	0x200001dc

0800cefc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cefc:	b580      	push	{r7, lr}
 800cefe:	b084      	sub	sp, #16
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]
 800cf04:	460b      	mov	r3, r1
 800cf06:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cf08:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800cf0c:	f005 ff9a 	bl	8012e44 <USBD_static_malloc>
 800cf10:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d105      	bne.n	800cf24 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800cf20:	2302      	movs	r3, #2
 800cf22:	e066      	b.n	800cff2 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	68fa      	ldr	r2, [r7, #12]
 800cf28:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	7c1b      	ldrb	r3, [r3, #16]
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d119      	bne.n	800cf68 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cf34:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cf38:	2202      	movs	r2, #2
 800cf3a:	2181      	movs	r1, #129	; 0x81
 800cf3c:	6878      	ldr	r0, [r7, #4]
 800cf3e:	f005 fd6d 	bl	8012a1c <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	2201      	movs	r2, #1
 800cf46:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cf48:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cf4c:	2202      	movs	r2, #2
 800cf4e:	2101      	movs	r1, #1
 800cf50:	6878      	ldr	r0, [r7, #4]
 800cf52:	f005 fd63 	bl	8012a1c <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	2201      	movs	r2, #1
 800cf5a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	2210      	movs	r2, #16
 800cf62:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800cf66:	e016      	b.n	800cf96 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cf68:	2340      	movs	r3, #64	; 0x40
 800cf6a:	2202      	movs	r2, #2
 800cf6c:	2181      	movs	r1, #129	; 0x81
 800cf6e:	6878      	ldr	r0, [r7, #4]
 800cf70:	f005 fd54 	bl	8012a1c <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	2201      	movs	r2, #1
 800cf78:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cf7a:	2340      	movs	r3, #64	; 0x40
 800cf7c:	2202      	movs	r2, #2
 800cf7e:	2101      	movs	r1, #1
 800cf80:	6878      	ldr	r0, [r7, #4]
 800cf82:	f005 fd4b 	bl	8012a1c <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	2201      	movs	r2, #1
 800cf8a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	2210      	movs	r2, #16
 800cf92:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cf96:	2308      	movs	r3, #8
 800cf98:	2203      	movs	r2, #3
 800cf9a:	2182      	movs	r1, #130	; 0x82
 800cf9c:	6878      	ldr	r0, [r7, #4]
 800cf9e:	f005 fd3d 	bl	8012a1c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	2201      	movs	r2, #1
 800cfa6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	7c1b      	ldrb	r3, [r3, #16]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d109      	bne.n	800cfe0 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cfd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cfd6:	2101      	movs	r1, #1
 800cfd8:	6878      	ldr	r0, [r7, #4]
 800cfda:	f005 fe99 	bl	8012d10 <USBD_LL_PrepareReceive>
 800cfde:	e007      	b.n	800cff0 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cfe6:	2340      	movs	r3, #64	; 0x40
 800cfe8:	2101      	movs	r1, #1
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	f005 fe90 	bl	8012d10 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cff0:	2300      	movs	r3, #0
}
 800cff2:	4618      	mov	r0, r3
 800cff4:	3710      	adds	r7, #16
 800cff6:	46bd      	mov	sp, r7
 800cff8:	bd80      	pop	{r7, pc}

0800cffa <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cffa:	b580      	push	{r7, lr}
 800cffc:	b082      	sub	sp, #8
 800cffe:	af00      	add	r7, sp, #0
 800d000:	6078      	str	r0, [r7, #4]
 800d002:	460b      	mov	r3, r1
 800d004:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d006:	2181      	movs	r1, #129	; 0x81
 800d008:	6878      	ldr	r0, [r7, #4]
 800d00a:	f005 fd45 	bl	8012a98 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	2200      	movs	r2, #0
 800d012:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d014:	2101      	movs	r1, #1
 800d016:	6878      	ldr	r0, [r7, #4]
 800d018:	f005 fd3e 	bl	8012a98 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	2200      	movs	r2, #0
 800d020:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d024:	2182      	movs	r1, #130	; 0x82
 800d026:	6878      	ldr	r0, [r7, #4]
 800d028:	f005 fd36 	bl	8012a98 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2200      	movs	r2, #0
 800d030:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2200      	movs	r2, #0
 800d038:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d042:	2b00      	cmp	r3, #0
 800d044:	d00e      	beq.n	800d064 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d04c:	685b      	ldr	r3, [r3, #4]
 800d04e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d056:	4618      	mov	r0, r3
 800d058:	f005 ff02 	bl	8012e60 <USBD_static_free>
    pdev->pClassData = NULL;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2200      	movs	r2, #0
 800d060:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d064:	2300      	movs	r3, #0
}
 800d066:	4618      	mov	r0, r3
 800d068:	3708      	adds	r7, #8
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
	...

0800d070 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b086      	sub	sp, #24
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
 800d078:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d080:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d082:	2300      	movs	r3, #0
 800d084:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d086:	2300      	movs	r3, #0
 800d088:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d08a:	2300      	movs	r3, #0
 800d08c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d08e:	693b      	ldr	r3, [r7, #16]
 800d090:	2b00      	cmp	r3, #0
 800d092:	d101      	bne.n	800d098 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800d094:	2303      	movs	r3, #3
 800d096:	e0af      	b.n	800d1f8 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	781b      	ldrb	r3, [r3, #0]
 800d09c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d03f      	beq.n	800d124 <USBD_CDC_Setup+0xb4>
 800d0a4:	2b20      	cmp	r3, #32
 800d0a6:	f040 809f 	bne.w	800d1e8 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	88db      	ldrh	r3, [r3, #6]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d02e      	beq.n	800d110 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d0b2:	683b      	ldr	r3, [r7, #0]
 800d0b4:	781b      	ldrb	r3, [r3, #0]
 800d0b6:	b25b      	sxtb	r3, r3
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	da16      	bge.n	800d0ea <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d0c2:	689b      	ldr	r3, [r3, #8]
 800d0c4:	683a      	ldr	r2, [r7, #0]
 800d0c6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800d0c8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d0ca:	683a      	ldr	r2, [r7, #0]
 800d0cc:	88d2      	ldrh	r2, [r2, #6]
 800d0ce:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	88db      	ldrh	r3, [r3, #6]
 800d0d4:	2b07      	cmp	r3, #7
 800d0d6:	bf28      	it	cs
 800d0d8:	2307      	movcs	r3, #7
 800d0da:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d0dc:	693b      	ldr	r3, [r7, #16]
 800d0de:	89fa      	ldrh	r2, [r7, #14]
 800d0e0:	4619      	mov	r1, r3
 800d0e2:	6878      	ldr	r0, [r7, #4]
 800d0e4:	f001 fb13 	bl	800e70e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800d0e8:	e085      	b.n	800d1f6 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	785a      	ldrb	r2, [r3, #1]
 800d0ee:	693b      	ldr	r3, [r7, #16]
 800d0f0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d0f4:	683b      	ldr	r3, [r7, #0]
 800d0f6:	88db      	ldrh	r3, [r3, #6]
 800d0f8:	b2da      	uxtb	r2, r3
 800d0fa:	693b      	ldr	r3, [r7, #16]
 800d0fc:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d100:	6939      	ldr	r1, [r7, #16]
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	88db      	ldrh	r3, [r3, #6]
 800d106:	461a      	mov	r2, r3
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f001 fb2c 	bl	800e766 <USBD_CtlPrepareRx>
      break;
 800d10e:	e072      	b.n	800d1f6 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d116:	689b      	ldr	r3, [r3, #8]
 800d118:	683a      	ldr	r2, [r7, #0]
 800d11a:	7850      	ldrb	r0, [r2, #1]
 800d11c:	2200      	movs	r2, #0
 800d11e:	6839      	ldr	r1, [r7, #0]
 800d120:	4798      	blx	r3
      break;
 800d122:	e068      	b.n	800d1f6 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	785b      	ldrb	r3, [r3, #1]
 800d128:	2b0b      	cmp	r3, #11
 800d12a:	d852      	bhi.n	800d1d2 <USBD_CDC_Setup+0x162>
 800d12c:	a201      	add	r2, pc, #4	; (adr r2, 800d134 <USBD_CDC_Setup+0xc4>)
 800d12e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d132:	bf00      	nop
 800d134:	0800d165 	.word	0x0800d165
 800d138:	0800d1e1 	.word	0x0800d1e1
 800d13c:	0800d1d3 	.word	0x0800d1d3
 800d140:	0800d1d3 	.word	0x0800d1d3
 800d144:	0800d1d3 	.word	0x0800d1d3
 800d148:	0800d1d3 	.word	0x0800d1d3
 800d14c:	0800d1d3 	.word	0x0800d1d3
 800d150:	0800d1d3 	.word	0x0800d1d3
 800d154:	0800d1d3 	.word	0x0800d1d3
 800d158:	0800d1d3 	.word	0x0800d1d3
 800d15c:	0800d18f 	.word	0x0800d18f
 800d160:	0800d1b9 	.word	0x0800d1b9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d16a:	b2db      	uxtb	r3, r3
 800d16c:	2b03      	cmp	r3, #3
 800d16e:	d107      	bne.n	800d180 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d170:	f107 030a 	add.w	r3, r7, #10
 800d174:	2202      	movs	r2, #2
 800d176:	4619      	mov	r1, r3
 800d178:	6878      	ldr	r0, [r7, #4]
 800d17a:	f001 fac8 	bl	800e70e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d17e:	e032      	b.n	800d1e6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d180:	6839      	ldr	r1, [r7, #0]
 800d182:	6878      	ldr	r0, [r7, #4]
 800d184:	f001 fa52 	bl	800e62c <USBD_CtlError>
            ret = USBD_FAIL;
 800d188:	2303      	movs	r3, #3
 800d18a:	75fb      	strb	r3, [r7, #23]
          break;
 800d18c:	e02b      	b.n	800d1e6 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d194:	b2db      	uxtb	r3, r3
 800d196:	2b03      	cmp	r3, #3
 800d198:	d107      	bne.n	800d1aa <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d19a:	f107 030d 	add.w	r3, r7, #13
 800d19e:	2201      	movs	r2, #1
 800d1a0:	4619      	mov	r1, r3
 800d1a2:	6878      	ldr	r0, [r7, #4]
 800d1a4:	f001 fab3 	bl	800e70e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d1a8:	e01d      	b.n	800d1e6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d1aa:	6839      	ldr	r1, [r7, #0]
 800d1ac:	6878      	ldr	r0, [r7, #4]
 800d1ae:	f001 fa3d 	bl	800e62c <USBD_CtlError>
            ret = USBD_FAIL;
 800d1b2:	2303      	movs	r3, #3
 800d1b4:	75fb      	strb	r3, [r7, #23]
          break;
 800d1b6:	e016      	b.n	800d1e6 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d1be:	b2db      	uxtb	r3, r3
 800d1c0:	2b03      	cmp	r3, #3
 800d1c2:	d00f      	beq.n	800d1e4 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800d1c4:	6839      	ldr	r1, [r7, #0]
 800d1c6:	6878      	ldr	r0, [r7, #4]
 800d1c8:	f001 fa30 	bl	800e62c <USBD_CtlError>
            ret = USBD_FAIL;
 800d1cc:	2303      	movs	r3, #3
 800d1ce:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d1d0:	e008      	b.n	800d1e4 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d1d2:	6839      	ldr	r1, [r7, #0]
 800d1d4:	6878      	ldr	r0, [r7, #4]
 800d1d6:	f001 fa29 	bl	800e62c <USBD_CtlError>
          ret = USBD_FAIL;
 800d1da:	2303      	movs	r3, #3
 800d1dc:	75fb      	strb	r3, [r7, #23]
          break;
 800d1de:	e002      	b.n	800d1e6 <USBD_CDC_Setup+0x176>
          break;
 800d1e0:	bf00      	nop
 800d1e2:	e008      	b.n	800d1f6 <USBD_CDC_Setup+0x186>
          break;
 800d1e4:	bf00      	nop
      }
      break;
 800d1e6:	e006      	b.n	800d1f6 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800d1e8:	6839      	ldr	r1, [r7, #0]
 800d1ea:	6878      	ldr	r0, [r7, #4]
 800d1ec:	f001 fa1e 	bl	800e62c <USBD_CtlError>
      ret = USBD_FAIL;
 800d1f0:	2303      	movs	r3, #3
 800d1f2:	75fb      	strb	r3, [r7, #23]
      break;
 800d1f4:	bf00      	nop
  }

  return (uint8_t)ret;
 800d1f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1f8:	4618      	mov	r0, r3
 800d1fa:	3718      	adds	r7, #24
 800d1fc:	46bd      	mov	sp, r7
 800d1fe:	bd80      	pop	{r7, pc}

0800d200 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d200:	b580      	push	{r7, lr}
 800d202:	b084      	sub	sp, #16
 800d204:	af00      	add	r7, sp, #0
 800d206:	6078      	str	r0, [r7, #4]
 800d208:	460b      	mov	r3, r1
 800d20a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d212:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d101      	bne.n	800d222 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d21e:	2303      	movs	r3, #3
 800d220:	e04f      	b.n	800d2c2 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d228:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d22a:	78fa      	ldrb	r2, [r7, #3]
 800d22c:	6879      	ldr	r1, [r7, #4]
 800d22e:	4613      	mov	r3, r2
 800d230:	009b      	lsls	r3, r3, #2
 800d232:	4413      	add	r3, r2
 800d234:	009b      	lsls	r3, r3, #2
 800d236:	440b      	add	r3, r1
 800d238:	3318      	adds	r3, #24
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d029      	beq.n	800d294 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d240:	78fa      	ldrb	r2, [r7, #3]
 800d242:	6879      	ldr	r1, [r7, #4]
 800d244:	4613      	mov	r3, r2
 800d246:	009b      	lsls	r3, r3, #2
 800d248:	4413      	add	r3, r2
 800d24a:	009b      	lsls	r3, r3, #2
 800d24c:	440b      	add	r3, r1
 800d24e:	3318      	adds	r3, #24
 800d250:	681a      	ldr	r2, [r3, #0]
 800d252:	78f9      	ldrb	r1, [r7, #3]
 800d254:	68f8      	ldr	r0, [r7, #12]
 800d256:	460b      	mov	r3, r1
 800d258:	00db      	lsls	r3, r3, #3
 800d25a:	1a5b      	subs	r3, r3, r1
 800d25c:	009b      	lsls	r3, r3, #2
 800d25e:	4403      	add	r3, r0
 800d260:	3344      	adds	r3, #68	; 0x44
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	fbb2 f1f3 	udiv	r1, r2, r3
 800d268:	fb03 f301 	mul.w	r3, r3, r1
 800d26c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d110      	bne.n	800d294 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800d272:	78fa      	ldrb	r2, [r7, #3]
 800d274:	6879      	ldr	r1, [r7, #4]
 800d276:	4613      	mov	r3, r2
 800d278:	009b      	lsls	r3, r3, #2
 800d27a:	4413      	add	r3, r2
 800d27c:	009b      	lsls	r3, r3, #2
 800d27e:	440b      	add	r3, r1
 800d280:	3318      	adds	r3, #24
 800d282:	2200      	movs	r2, #0
 800d284:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d286:	78f9      	ldrb	r1, [r7, #3]
 800d288:	2300      	movs	r3, #0
 800d28a:	2200      	movs	r2, #0
 800d28c:	6878      	ldr	r0, [r7, #4]
 800d28e:	f005 fd07 	bl	8012ca0 <USBD_LL_Transmit>
 800d292:	e015      	b.n	800d2c0 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800d294:	68bb      	ldr	r3, [r7, #8]
 800d296:	2200      	movs	r2, #0
 800d298:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d2a2:	691b      	ldr	r3, [r3, #16]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d00b      	beq.n	800d2c0 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d2ae:	691b      	ldr	r3, [r3, #16]
 800d2b0:	68ba      	ldr	r2, [r7, #8]
 800d2b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800d2b6:	68ba      	ldr	r2, [r7, #8]
 800d2b8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800d2bc:	78fa      	ldrb	r2, [r7, #3]
 800d2be:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d2c0:	2300      	movs	r3, #0
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	3710      	adds	r7, #16
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	bd80      	pop	{r7, pc}

0800d2ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d2ca:	b580      	push	{r7, lr}
 800d2cc:	b084      	sub	sp, #16
 800d2ce:	af00      	add	r7, sp, #0
 800d2d0:	6078      	str	r0, [r7, #4]
 800d2d2:	460b      	mov	r3, r1
 800d2d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2dc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d101      	bne.n	800d2ec <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d2e8:	2303      	movs	r3, #3
 800d2ea:	e015      	b.n	800d318 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d2ec:	78fb      	ldrb	r3, [r7, #3]
 800d2ee:	4619      	mov	r1, r3
 800d2f0:	6878      	ldr	r0, [r7, #4]
 800d2f2:	f005 fd45 	bl	8012d80 <USBD_LL_GetRxDataSize>
 800d2f6:	4602      	mov	r2, r0
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d304:	68db      	ldr	r3, [r3, #12]
 800d306:	68fa      	ldr	r2, [r7, #12]
 800d308:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d30c:	68fa      	ldr	r2, [r7, #12]
 800d30e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d312:	4611      	mov	r1, r2
 800d314:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d316:	2300      	movs	r3, #0
}
 800d318:	4618      	mov	r0, r3
 800d31a:	3710      	adds	r7, #16
 800d31c:	46bd      	mov	sp, r7
 800d31e:	bd80      	pop	{r7, pc}

0800d320 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b084      	sub	sp, #16
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d32e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d101      	bne.n	800d33a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800d336:	2303      	movs	r3, #3
 800d338:	e01b      	b.n	800d372 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d340:	2b00      	cmp	r3, #0
 800d342:	d015      	beq.n	800d370 <USBD_CDC_EP0_RxReady+0x50>
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d34a:	2bff      	cmp	r3, #255	; 0xff
 800d34c:	d010      	beq.n	800d370 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d354:	689b      	ldr	r3, [r3, #8]
 800d356:	68fa      	ldr	r2, [r7, #12]
 800d358:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800d35c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d35e:	68fa      	ldr	r2, [r7, #12]
 800d360:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d364:	b292      	uxth	r2, r2
 800d366:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	22ff      	movs	r2, #255	; 0xff
 800d36c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800d370:	2300      	movs	r3, #0
}
 800d372:	4618      	mov	r0, r3
 800d374:	3710      	adds	r7, #16
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}
	...

0800d37c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d37c:	b480      	push	{r7}
 800d37e:	b083      	sub	sp, #12
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2243      	movs	r2, #67	; 0x43
 800d388:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d38a:	4b03      	ldr	r3, [pc, #12]	; (800d398 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d38c:	4618      	mov	r0, r3
 800d38e:	370c      	adds	r7, #12
 800d390:	46bd      	mov	sp, r7
 800d392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d396:	4770      	bx	lr
 800d398:	20000094 	.word	0x20000094

0800d39c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d39c:	b480      	push	{r7}
 800d39e:	b083      	sub	sp, #12
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2243      	movs	r2, #67	; 0x43
 800d3a8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d3aa:	4b03      	ldr	r3, [pc, #12]	; (800d3b8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	370c      	adds	r7, #12
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr
 800d3b8:	20000050 	.word	0x20000050

0800d3bc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d3bc:	b480      	push	{r7}
 800d3be:	b083      	sub	sp, #12
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	2243      	movs	r2, #67	; 0x43
 800d3c8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800d3ca:	4b03      	ldr	r3, [pc, #12]	; (800d3d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	370c      	adds	r7, #12
 800d3d0:	46bd      	mov	sp, r7
 800d3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d6:	4770      	bx	lr
 800d3d8:	200000d8 	.word	0x200000d8

0800d3dc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d3dc:	b480      	push	{r7}
 800d3de:	b083      	sub	sp, #12
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	220a      	movs	r2, #10
 800d3e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d3ea:	4b03      	ldr	r3, [pc, #12]	; (800d3f8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	370c      	adds	r7, #12
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f6:	4770      	bx	lr
 800d3f8:	2000000c 	.word	0x2000000c

0800d3fc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d3fc:	b480      	push	{r7}
 800d3fe:	b083      	sub	sp, #12
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
 800d404:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d406:	683b      	ldr	r3, [r7, #0]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d101      	bne.n	800d410 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d40c:	2303      	movs	r3, #3
 800d40e:	e004      	b.n	800d41a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	683a      	ldr	r2, [r7, #0]
 800d414:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800d418:	2300      	movs	r3, #0
}
 800d41a:	4618      	mov	r0, r3
 800d41c:	370c      	adds	r7, #12
 800d41e:	46bd      	mov	sp, r7
 800d420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d424:	4770      	bx	lr

0800d426 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d426:	b480      	push	{r7}
 800d428:	b087      	sub	sp, #28
 800d42a:	af00      	add	r7, sp, #0
 800d42c:	60f8      	str	r0, [r7, #12]
 800d42e:	60b9      	str	r1, [r7, #8]
 800d430:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d438:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800d43a:	697b      	ldr	r3, [r7, #20]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d101      	bne.n	800d444 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d440:	2303      	movs	r3, #3
 800d442:	e008      	b.n	800d456 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800d444:	697b      	ldr	r3, [r7, #20]
 800d446:	68ba      	ldr	r2, [r7, #8]
 800d448:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d44c:	697b      	ldr	r3, [r7, #20]
 800d44e:	687a      	ldr	r2, [r7, #4]
 800d450:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800d454:	2300      	movs	r3, #0
}
 800d456:	4618      	mov	r0, r3
 800d458:	371c      	adds	r7, #28
 800d45a:	46bd      	mov	sp, r7
 800d45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d460:	4770      	bx	lr

0800d462 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d462:	b480      	push	{r7}
 800d464:	b085      	sub	sp, #20
 800d466:	af00      	add	r7, sp, #0
 800d468:	6078      	str	r0, [r7, #4]
 800d46a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d472:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d101      	bne.n	800d47e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800d47a:	2303      	movs	r3, #3
 800d47c:	e004      	b.n	800d488 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	683a      	ldr	r2, [r7, #0]
 800d482:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800d486:	2300      	movs	r3, #0
}
 800d488:	4618      	mov	r0, r3
 800d48a:	3714      	adds	r7, #20
 800d48c:	46bd      	mov	sp, r7
 800d48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d492:	4770      	bx	lr

0800d494 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b084      	sub	sp, #16
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d4a2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d101      	bne.n	800d4b2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d4ae:	2303      	movs	r3, #3
 800d4b0:	e016      	b.n	800d4e0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	7c1b      	ldrb	r3, [r3, #16]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d109      	bne.n	800d4ce <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d4c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d4c4:	2101      	movs	r1, #1
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f005 fc22 	bl	8012d10 <USBD_LL_PrepareReceive>
 800d4cc:	e007      	b.n	800d4de <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d4d4:	2340      	movs	r3, #64	; 0x40
 800d4d6:	2101      	movs	r1, #1
 800d4d8:	6878      	ldr	r0, [r7, #4]
 800d4da:	f005 fc19 	bl	8012d10 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d4de:	2300      	movs	r3, #0
}
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	3710      	adds	r7, #16
 800d4e4:	46bd      	mov	sp, r7
 800d4e6:	bd80      	pop	{r7, pc}

0800d4e8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b086      	sub	sp, #24
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	60f8      	str	r0, [r7, #12]
 800d4f0:	60b9      	str	r1, [r7, #8]
 800d4f2:	4613      	mov	r3, r2
 800d4f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d101      	bne.n	800d500 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d4fc:	2303      	movs	r3, #3
 800d4fe:	e01f      	b.n	800d540 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	2200      	movs	r2, #0
 800d504:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	2200      	movs	r2, #0
 800d50c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	2200      	movs	r2, #0
 800d514:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d518:	68bb      	ldr	r3, [r7, #8]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d003      	beq.n	800d526 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	68ba      	ldr	r2, [r7, #8]
 800d522:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	2201      	movs	r2, #1
 800d52a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	79fa      	ldrb	r2, [r7, #7]
 800d532:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d534:	68f8      	ldr	r0, [r7, #12]
 800d536:	f005 f9f5 	bl	8012924 <USBD_LL_Init>
 800d53a:	4603      	mov	r3, r0
 800d53c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d53e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d540:	4618      	mov	r0, r3
 800d542:	3718      	adds	r7, #24
 800d544:	46bd      	mov	sp, r7
 800d546:	bd80      	pop	{r7, pc}

0800d548 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d548:	b580      	push	{r7, lr}
 800d54a:	b084      	sub	sp, #16
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
 800d550:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d552:	2300      	movs	r3, #0
 800d554:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d101      	bne.n	800d560 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800d55c:	2303      	movs	r3, #3
 800d55e:	e016      	b.n	800d58e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	683a      	ldr	r2, [r7, #0]
 800d564:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d56e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d570:	2b00      	cmp	r3, #0
 800d572:	d00b      	beq.n	800d58c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d57a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d57c:	f107 020e 	add.w	r2, r7, #14
 800d580:	4610      	mov	r0, r2
 800d582:	4798      	blx	r3
 800d584:	4602      	mov	r2, r0
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800d58c:	2300      	movs	r3, #0
}
 800d58e:	4618      	mov	r0, r3
 800d590:	3710      	adds	r7, #16
 800d592:	46bd      	mov	sp, r7
 800d594:	bd80      	pop	{r7, pc}

0800d596 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d596:	b580      	push	{r7, lr}
 800d598:	b082      	sub	sp, #8
 800d59a:	af00      	add	r7, sp, #0
 800d59c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d59e:	6878      	ldr	r0, [r7, #4]
 800d5a0:	f005 fa0a 	bl	80129b8 <USBD_LL_Start>
 800d5a4:	4603      	mov	r3, r0
}
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	3708      	adds	r7, #8
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	bd80      	pop	{r7, pc}

0800d5ae <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d5ae:	b480      	push	{r7}
 800d5b0:	b083      	sub	sp, #12
 800d5b2:	af00      	add	r7, sp, #0
 800d5b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d5b6:	2300      	movs	r3, #0
}
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	370c      	adds	r7, #12
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c2:	4770      	bx	lr

0800d5c4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b084      	sub	sp, #16
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
 800d5cc:	460b      	mov	r3, r1
 800d5ce:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d5d0:	2303      	movs	r3, #3
 800d5d2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d009      	beq.n	800d5f2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	78fa      	ldrb	r2, [r7, #3]
 800d5e8:	4611      	mov	r1, r2
 800d5ea:	6878      	ldr	r0, [r7, #4]
 800d5ec:	4798      	blx	r3
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d5f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	3710      	adds	r7, #16
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	bd80      	pop	{r7, pc}

0800d5fc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b082      	sub	sp, #8
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
 800d604:	460b      	mov	r3, r1
 800d606:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d007      	beq.n	800d622 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d618:	685b      	ldr	r3, [r3, #4]
 800d61a:	78fa      	ldrb	r2, [r7, #3]
 800d61c:	4611      	mov	r1, r2
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	4798      	blx	r3
  }

  return USBD_OK;
 800d622:	2300      	movs	r3, #0
}
 800d624:	4618      	mov	r0, r3
 800d626:	3708      	adds	r7, #8
 800d628:	46bd      	mov	sp, r7
 800d62a:	bd80      	pop	{r7, pc}

0800d62c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
 800d634:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d63c:	6839      	ldr	r1, [r7, #0]
 800d63e:	4618      	mov	r0, r3
 800d640:	f000 ffba 	bl	800e5b8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2201      	movs	r2, #1
 800d648:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800d652:	461a      	mov	r2, r3
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d660:	f003 031f 	and.w	r3, r3, #31
 800d664:	2b02      	cmp	r3, #2
 800d666:	d01a      	beq.n	800d69e <USBD_LL_SetupStage+0x72>
 800d668:	2b02      	cmp	r3, #2
 800d66a:	d822      	bhi.n	800d6b2 <USBD_LL_SetupStage+0x86>
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d002      	beq.n	800d676 <USBD_LL_SetupStage+0x4a>
 800d670:	2b01      	cmp	r3, #1
 800d672:	d00a      	beq.n	800d68a <USBD_LL_SetupStage+0x5e>
 800d674:	e01d      	b.n	800d6b2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d67c:	4619      	mov	r1, r3
 800d67e:	6878      	ldr	r0, [r7, #4]
 800d680:	f000 fa62 	bl	800db48 <USBD_StdDevReq>
 800d684:	4603      	mov	r3, r0
 800d686:	73fb      	strb	r3, [r7, #15]
      break;
 800d688:	e020      	b.n	800d6cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d690:	4619      	mov	r1, r3
 800d692:	6878      	ldr	r0, [r7, #4]
 800d694:	f000 fac6 	bl	800dc24 <USBD_StdItfReq>
 800d698:	4603      	mov	r3, r0
 800d69a:	73fb      	strb	r3, [r7, #15]
      break;
 800d69c:	e016      	b.n	800d6cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d6a4:	4619      	mov	r1, r3
 800d6a6:	6878      	ldr	r0, [r7, #4]
 800d6a8:	f000 fb05 	bl	800dcb6 <USBD_StdEPReq>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	73fb      	strb	r3, [r7, #15]
      break;
 800d6b0:	e00c      	b.n	800d6cc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d6b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d6bc:	b2db      	uxtb	r3, r3
 800d6be:	4619      	mov	r1, r3
 800d6c0:	6878      	ldr	r0, [r7, #4]
 800d6c2:	f005 fa1f 	bl	8012b04 <USBD_LL_StallEP>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	73fb      	strb	r3, [r7, #15]
      break;
 800d6ca:	bf00      	nop
  }

  return ret;
 800d6cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	3710      	adds	r7, #16
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}

0800d6d6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d6d6:	b580      	push	{r7, lr}
 800d6d8:	b086      	sub	sp, #24
 800d6da:	af00      	add	r7, sp, #0
 800d6dc:	60f8      	str	r0, [r7, #12]
 800d6de:	460b      	mov	r3, r1
 800d6e0:	607a      	str	r2, [r7, #4]
 800d6e2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d6e4:	7afb      	ldrb	r3, [r7, #11]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d138      	bne.n	800d75c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d6f0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d6f8:	2b03      	cmp	r3, #3
 800d6fa:	d14a      	bne.n	800d792 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d6fc:	693b      	ldr	r3, [r7, #16]
 800d6fe:	689a      	ldr	r2, [r3, #8]
 800d700:	693b      	ldr	r3, [r7, #16]
 800d702:	68db      	ldr	r3, [r3, #12]
 800d704:	429a      	cmp	r2, r3
 800d706:	d913      	bls.n	800d730 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d708:	693b      	ldr	r3, [r7, #16]
 800d70a:	689a      	ldr	r2, [r3, #8]
 800d70c:	693b      	ldr	r3, [r7, #16]
 800d70e:	68db      	ldr	r3, [r3, #12]
 800d710:	1ad2      	subs	r2, r2, r3
 800d712:	693b      	ldr	r3, [r7, #16]
 800d714:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d716:	693b      	ldr	r3, [r7, #16]
 800d718:	68da      	ldr	r2, [r3, #12]
 800d71a:	693b      	ldr	r3, [r7, #16]
 800d71c:	689b      	ldr	r3, [r3, #8]
 800d71e:	4293      	cmp	r3, r2
 800d720:	bf28      	it	cs
 800d722:	4613      	movcs	r3, r2
 800d724:	461a      	mov	r2, r3
 800d726:	6879      	ldr	r1, [r7, #4]
 800d728:	68f8      	ldr	r0, [r7, #12]
 800d72a:	f001 f839 	bl	800e7a0 <USBD_CtlContinueRx>
 800d72e:	e030      	b.n	800d792 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d736:	b2db      	uxtb	r3, r3
 800d738:	2b03      	cmp	r3, #3
 800d73a:	d10b      	bne.n	800d754 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d742:	691b      	ldr	r3, [r3, #16]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d005      	beq.n	800d754 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d74e:	691b      	ldr	r3, [r3, #16]
 800d750:	68f8      	ldr	r0, [r7, #12]
 800d752:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d754:	68f8      	ldr	r0, [r7, #12]
 800d756:	f001 f834 	bl	800e7c2 <USBD_CtlSendStatus>
 800d75a:	e01a      	b.n	800d792 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d762:	b2db      	uxtb	r3, r3
 800d764:	2b03      	cmp	r3, #3
 800d766:	d114      	bne.n	800d792 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d76e:	699b      	ldr	r3, [r3, #24]
 800d770:	2b00      	cmp	r3, #0
 800d772:	d00e      	beq.n	800d792 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d77a:	699b      	ldr	r3, [r3, #24]
 800d77c:	7afa      	ldrb	r2, [r7, #11]
 800d77e:	4611      	mov	r1, r2
 800d780:	68f8      	ldr	r0, [r7, #12]
 800d782:	4798      	blx	r3
 800d784:	4603      	mov	r3, r0
 800d786:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d788:	7dfb      	ldrb	r3, [r7, #23]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d001      	beq.n	800d792 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800d78e:	7dfb      	ldrb	r3, [r7, #23]
 800d790:	e000      	b.n	800d794 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800d792:	2300      	movs	r3, #0
}
 800d794:	4618      	mov	r0, r3
 800d796:	3718      	adds	r7, #24
 800d798:	46bd      	mov	sp, r7
 800d79a:	bd80      	pop	{r7, pc}

0800d79c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b086      	sub	sp, #24
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	60f8      	str	r0, [r7, #12]
 800d7a4:	460b      	mov	r3, r1
 800d7a6:	607a      	str	r2, [r7, #4]
 800d7a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d7aa:	7afb      	ldrb	r3, [r7, #11]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d16b      	bne.n	800d888 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	3314      	adds	r3, #20
 800d7b4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d7bc:	2b02      	cmp	r3, #2
 800d7be:	d156      	bne.n	800d86e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	689a      	ldr	r2, [r3, #8]
 800d7c4:	693b      	ldr	r3, [r7, #16]
 800d7c6:	68db      	ldr	r3, [r3, #12]
 800d7c8:	429a      	cmp	r2, r3
 800d7ca:	d914      	bls.n	800d7f6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	689a      	ldr	r2, [r3, #8]
 800d7d0:	693b      	ldr	r3, [r7, #16]
 800d7d2:	68db      	ldr	r3, [r3, #12]
 800d7d4:	1ad2      	subs	r2, r2, r3
 800d7d6:	693b      	ldr	r3, [r7, #16]
 800d7d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d7da:	693b      	ldr	r3, [r7, #16]
 800d7dc:	689b      	ldr	r3, [r3, #8]
 800d7de:	461a      	mov	r2, r3
 800d7e0:	6879      	ldr	r1, [r7, #4]
 800d7e2:	68f8      	ldr	r0, [r7, #12]
 800d7e4:	f000 ffae 	bl	800e744 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	2100      	movs	r1, #0
 800d7ee:	68f8      	ldr	r0, [r7, #12]
 800d7f0:	f005 fa8e 	bl	8012d10 <USBD_LL_PrepareReceive>
 800d7f4:	e03b      	b.n	800d86e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d7f6:	693b      	ldr	r3, [r7, #16]
 800d7f8:	68da      	ldr	r2, [r3, #12]
 800d7fa:	693b      	ldr	r3, [r7, #16]
 800d7fc:	689b      	ldr	r3, [r3, #8]
 800d7fe:	429a      	cmp	r2, r3
 800d800:	d11c      	bne.n	800d83c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d802:	693b      	ldr	r3, [r7, #16]
 800d804:	685a      	ldr	r2, [r3, #4]
 800d806:	693b      	ldr	r3, [r7, #16]
 800d808:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d80a:	429a      	cmp	r2, r3
 800d80c:	d316      	bcc.n	800d83c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d80e:	693b      	ldr	r3, [r7, #16]
 800d810:	685a      	ldr	r2, [r3, #4]
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d818:	429a      	cmp	r2, r3
 800d81a:	d20f      	bcs.n	800d83c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d81c:	2200      	movs	r2, #0
 800d81e:	2100      	movs	r1, #0
 800d820:	68f8      	ldr	r0, [r7, #12]
 800d822:	f000 ff8f 	bl	800e744 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	2200      	movs	r2, #0
 800d82a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d82e:	2300      	movs	r3, #0
 800d830:	2200      	movs	r2, #0
 800d832:	2100      	movs	r1, #0
 800d834:	68f8      	ldr	r0, [r7, #12]
 800d836:	f005 fa6b 	bl	8012d10 <USBD_LL_PrepareReceive>
 800d83a:	e018      	b.n	800d86e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d842:	b2db      	uxtb	r3, r3
 800d844:	2b03      	cmp	r3, #3
 800d846:	d10b      	bne.n	800d860 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d84e:	68db      	ldr	r3, [r3, #12]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d005      	beq.n	800d860 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d85a:	68db      	ldr	r3, [r3, #12]
 800d85c:	68f8      	ldr	r0, [r7, #12]
 800d85e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d860:	2180      	movs	r1, #128	; 0x80
 800d862:	68f8      	ldr	r0, [r7, #12]
 800d864:	f005 f94e 	bl	8012b04 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d868:	68f8      	ldr	r0, [r7, #12]
 800d86a:	f000 ffbd 	bl	800e7e8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800d874:	2b01      	cmp	r3, #1
 800d876:	d122      	bne.n	800d8be <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800d878:	68f8      	ldr	r0, [r7, #12]
 800d87a:	f7ff fe98 	bl	800d5ae <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2200      	movs	r2, #0
 800d882:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800d886:	e01a      	b.n	800d8be <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d88e:	b2db      	uxtb	r3, r3
 800d890:	2b03      	cmp	r3, #3
 800d892:	d114      	bne.n	800d8be <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d89a:	695b      	ldr	r3, [r3, #20]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d00e      	beq.n	800d8be <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8a6:	695b      	ldr	r3, [r3, #20]
 800d8a8:	7afa      	ldrb	r2, [r7, #11]
 800d8aa:	4611      	mov	r1, r2
 800d8ac:	68f8      	ldr	r0, [r7, #12]
 800d8ae:	4798      	blx	r3
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d8b4:	7dfb      	ldrb	r3, [r7, #23]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d001      	beq.n	800d8be <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800d8ba:	7dfb      	ldrb	r3, [r7, #23]
 800d8bc:	e000      	b.n	800d8c0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800d8be:	2300      	movs	r3, #0
}
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	3718      	adds	r7, #24
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	bd80      	pop	{r7, pc}

0800d8c8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b082      	sub	sp, #8
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	2201      	movs	r2, #1
 800d8d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	2200      	movs	r2, #0
 800d8dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d101      	bne.n	800d8fc <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800d8f8:	2303      	movs	r3, #3
 800d8fa:	e02f      	b.n	800d95c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d902:	2b00      	cmp	r3, #0
 800d904:	d00f      	beq.n	800d926 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d90c:	685b      	ldr	r3, [r3, #4]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d009      	beq.n	800d926 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d918:	685b      	ldr	r3, [r3, #4]
 800d91a:	687a      	ldr	r2, [r7, #4]
 800d91c:	6852      	ldr	r2, [r2, #4]
 800d91e:	b2d2      	uxtb	r2, r2
 800d920:	4611      	mov	r1, r2
 800d922:	6878      	ldr	r0, [r7, #4]
 800d924:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d926:	2340      	movs	r3, #64	; 0x40
 800d928:	2200      	movs	r2, #0
 800d92a:	2100      	movs	r1, #0
 800d92c:	6878      	ldr	r0, [r7, #4]
 800d92e:	f005 f875 	bl	8012a1c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2201      	movs	r2, #1
 800d936:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	2240      	movs	r2, #64	; 0x40
 800d93e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d942:	2340      	movs	r3, #64	; 0x40
 800d944:	2200      	movs	r2, #0
 800d946:	2180      	movs	r1, #128	; 0x80
 800d948:	6878      	ldr	r0, [r7, #4]
 800d94a:	f005 f867 	bl	8012a1c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	2201      	movs	r2, #1
 800d952:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	2240      	movs	r2, #64	; 0x40
 800d958:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d95a:	2300      	movs	r3, #0
}
 800d95c:	4618      	mov	r0, r3
 800d95e:	3708      	adds	r7, #8
 800d960:	46bd      	mov	sp, r7
 800d962:	bd80      	pop	{r7, pc}

0800d964 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d964:	b480      	push	{r7}
 800d966:	b083      	sub	sp, #12
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
 800d96c:	460b      	mov	r3, r1
 800d96e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	78fa      	ldrb	r2, [r7, #3]
 800d974:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d976:	2300      	movs	r3, #0
}
 800d978:	4618      	mov	r0, r3
 800d97a:	370c      	adds	r7, #12
 800d97c:	46bd      	mov	sp, r7
 800d97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d982:	4770      	bx	lr

0800d984 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d984:	b480      	push	{r7}
 800d986:	b083      	sub	sp, #12
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d992:	b2da      	uxtb	r2, r3
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	2204      	movs	r2, #4
 800d99e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d9a2:	2300      	movs	r3, #0
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	370c      	adds	r7, #12
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ae:	4770      	bx	lr

0800d9b0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d9b0:	b480      	push	{r7}
 800d9b2:	b083      	sub	sp, #12
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d9be:	b2db      	uxtb	r3, r3
 800d9c0:	2b04      	cmp	r3, #4
 800d9c2:	d106      	bne.n	800d9d2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800d9ca:	b2da      	uxtb	r2, r3
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d9d2:	2300      	movs	r3, #0
}
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	370c      	adds	r7, #12
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9de:	4770      	bx	lr

0800d9e0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	b082      	sub	sp, #8
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d101      	bne.n	800d9f6 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800d9f2:	2303      	movs	r3, #3
 800d9f4:	e012      	b.n	800da1c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d9fc:	b2db      	uxtb	r3, r3
 800d9fe:	2b03      	cmp	r3, #3
 800da00:	d10b      	bne.n	800da1a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da08:	69db      	ldr	r3, [r3, #28]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d005      	beq.n	800da1a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da14:	69db      	ldr	r3, [r3, #28]
 800da16:	6878      	ldr	r0, [r7, #4]
 800da18:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800da1a:	2300      	movs	r3, #0
}
 800da1c:	4618      	mov	r0, r3
 800da1e:	3708      	adds	r7, #8
 800da20:	46bd      	mov	sp, r7
 800da22:	bd80      	pop	{r7, pc}

0800da24 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b082      	sub	sp, #8
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
 800da2c:	460b      	mov	r3, r1
 800da2e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da36:	2b00      	cmp	r3, #0
 800da38:	d101      	bne.n	800da3e <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800da3a:	2303      	movs	r3, #3
 800da3c:	e014      	b.n	800da68 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da44:	b2db      	uxtb	r3, r3
 800da46:	2b03      	cmp	r3, #3
 800da48:	d10d      	bne.n	800da66 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da50:	6a1b      	ldr	r3, [r3, #32]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d007      	beq.n	800da66 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da5c:	6a1b      	ldr	r3, [r3, #32]
 800da5e:	78fa      	ldrb	r2, [r7, #3]
 800da60:	4611      	mov	r1, r2
 800da62:	6878      	ldr	r0, [r7, #4]
 800da64:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800da66:	2300      	movs	r3, #0
}
 800da68:	4618      	mov	r0, r3
 800da6a:	3708      	adds	r7, #8
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}

0800da70 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b082      	sub	sp, #8
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
 800da78:	460b      	mov	r3, r1
 800da7a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da82:	2b00      	cmp	r3, #0
 800da84:	d101      	bne.n	800da8a <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800da86:	2303      	movs	r3, #3
 800da88:	e014      	b.n	800dab4 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da90:	b2db      	uxtb	r3, r3
 800da92:	2b03      	cmp	r3, #3
 800da94:	d10d      	bne.n	800dab2 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d007      	beq.n	800dab2 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800daa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800daaa:	78fa      	ldrb	r2, [r7, #3]
 800daac:	4611      	mov	r1, r2
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dab2:	2300      	movs	r3, #0
}
 800dab4:	4618      	mov	r0, r3
 800dab6:	3708      	adds	r7, #8
 800dab8:	46bd      	mov	sp, r7
 800daba:	bd80      	pop	{r7, pc}

0800dabc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800dabc:	b480      	push	{r7}
 800dabe:	b083      	sub	sp, #12
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dac4:	2300      	movs	r3, #0
}
 800dac6:	4618      	mov	r0, r3
 800dac8:	370c      	adds	r7, #12
 800daca:	46bd      	mov	sp, r7
 800dacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad0:	4770      	bx	lr

0800dad2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800dad2:	b580      	push	{r7, lr}
 800dad4:	b082      	sub	sp, #8
 800dad6:	af00      	add	r7, sp, #0
 800dad8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	2201      	movs	r2, #1
 800dade:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d009      	beq.n	800db00 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800daf2:	685b      	ldr	r3, [r3, #4]
 800daf4:	687a      	ldr	r2, [r7, #4]
 800daf6:	6852      	ldr	r2, [r2, #4]
 800daf8:	b2d2      	uxtb	r2, r2
 800dafa:	4611      	mov	r1, r2
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	4798      	blx	r3
  }

  return USBD_OK;
 800db00:	2300      	movs	r3, #0
}
 800db02:	4618      	mov	r0, r3
 800db04:	3708      	adds	r7, #8
 800db06:	46bd      	mov	sp, r7
 800db08:	bd80      	pop	{r7, pc}

0800db0a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800db0a:	b480      	push	{r7}
 800db0c:	b087      	sub	sp, #28
 800db0e:	af00      	add	r7, sp, #0
 800db10:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800db16:	697b      	ldr	r3, [r7, #20]
 800db18:	781b      	ldrb	r3, [r3, #0]
 800db1a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800db1c:	697b      	ldr	r3, [r7, #20]
 800db1e:	3301      	adds	r3, #1
 800db20:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800db22:	697b      	ldr	r3, [r7, #20]
 800db24:	781b      	ldrb	r3, [r3, #0]
 800db26:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800db28:	8a3b      	ldrh	r3, [r7, #16]
 800db2a:	021b      	lsls	r3, r3, #8
 800db2c:	b21a      	sxth	r2, r3
 800db2e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800db32:	4313      	orrs	r3, r2
 800db34:	b21b      	sxth	r3, r3
 800db36:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800db38:	89fb      	ldrh	r3, [r7, #14]
}
 800db3a:	4618      	mov	r0, r3
 800db3c:	371c      	adds	r7, #28
 800db3e:	46bd      	mov	sp, r7
 800db40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db44:	4770      	bx	lr
	...

0800db48 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db48:	b580      	push	{r7, lr}
 800db4a:	b084      	sub	sp, #16
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]
 800db50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800db52:	2300      	movs	r3, #0
 800db54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	781b      	ldrb	r3, [r3, #0]
 800db5a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800db5e:	2b40      	cmp	r3, #64	; 0x40
 800db60:	d005      	beq.n	800db6e <USBD_StdDevReq+0x26>
 800db62:	2b40      	cmp	r3, #64	; 0x40
 800db64:	d853      	bhi.n	800dc0e <USBD_StdDevReq+0xc6>
 800db66:	2b00      	cmp	r3, #0
 800db68:	d00b      	beq.n	800db82 <USBD_StdDevReq+0x3a>
 800db6a:	2b20      	cmp	r3, #32
 800db6c:	d14f      	bne.n	800dc0e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db74:	689b      	ldr	r3, [r3, #8]
 800db76:	6839      	ldr	r1, [r7, #0]
 800db78:	6878      	ldr	r0, [r7, #4]
 800db7a:	4798      	blx	r3
 800db7c:	4603      	mov	r3, r0
 800db7e:	73fb      	strb	r3, [r7, #15]
      break;
 800db80:	e04a      	b.n	800dc18 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	785b      	ldrb	r3, [r3, #1]
 800db86:	2b09      	cmp	r3, #9
 800db88:	d83b      	bhi.n	800dc02 <USBD_StdDevReq+0xba>
 800db8a:	a201      	add	r2, pc, #4	; (adr r2, 800db90 <USBD_StdDevReq+0x48>)
 800db8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db90:	0800dbe5 	.word	0x0800dbe5
 800db94:	0800dbf9 	.word	0x0800dbf9
 800db98:	0800dc03 	.word	0x0800dc03
 800db9c:	0800dbef 	.word	0x0800dbef
 800dba0:	0800dc03 	.word	0x0800dc03
 800dba4:	0800dbc3 	.word	0x0800dbc3
 800dba8:	0800dbb9 	.word	0x0800dbb9
 800dbac:	0800dc03 	.word	0x0800dc03
 800dbb0:	0800dbdb 	.word	0x0800dbdb
 800dbb4:	0800dbcd 	.word	0x0800dbcd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800dbb8:	6839      	ldr	r1, [r7, #0]
 800dbba:	6878      	ldr	r0, [r7, #4]
 800dbbc:	f000 f9de 	bl	800df7c <USBD_GetDescriptor>
          break;
 800dbc0:	e024      	b.n	800dc0c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800dbc2:	6839      	ldr	r1, [r7, #0]
 800dbc4:	6878      	ldr	r0, [r7, #4]
 800dbc6:	f000 fb6d 	bl	800e2a4 <USBD_SetAddress>
          break;
 800dbca:	e01f      	b.n	800dc0c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800dbcc:	6839      	ldr	r1, [r7, #0]
 800dbce:	6878      	ldr	r0, [r7, #4]
 800dbd0:	f000 fbac 	bl	800e32c <USBD_SetConfig>
 800dbd4:	4603      	mov	r3, r0
 800dbd6:	73fb      	strb	r3, [r7, #15]
          break;
 800dbd8:	e018      	b.n	800dc0c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800dbda:	6839      	ldr	r1, [r7, #0]
 800dbdc:	6878      	ldr	r0, [r7, #4]
 800dbde:	f000 fc4b 	bl	800e478 <USBD_GetConfig>
          break;
 800dbe2:	e013      	b.n	800dc0c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800dbe4:	6839      	ldr	r1, [r7, #0]
 800dbe6:	6878      	ldr	r0, [r7, #4]
 800dbe8:	f000 fc7c 	bl	800e4e4 <USBD_GetStatus>
          break;
 800dbec:	e00e      	b.n	800dc0c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800dbee:	6839      	ldr	r1, [r7, #0]
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f000 fcab 	bl	800e54c <USBD_SetFeature>
          break;
 800dbf6:	e009      	b.n	800dc0c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800dbf8:	6839      	ldr	r1, [r7, #0]
 800dbfa:	6878      	ldr	r0, [r7, #4]
 800dbfc:	f000 fcba 	bl	800e574 <USBD_ClrFeature>
          break;
 800dc00:	e004      	b.n	800dc0c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800dc02:	6839      	ldr	r1, [r7, #0]
 800dc04:	6878      	ldr	r0, [r7, #4]
 800dc06:	f000 fd11 	bl	800e62c <USBD_CtlError>
          break;
 800dc0a:	bf00      	nop
      }
      break;
 800dc0c:	e004      	b.n	800dc18 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800dc0e:	6839      	ldr	r1, [r7, #0]
 800dc10:	6878      	ldr	r0, [r7, #4]
 800dc12:	f000 fd0b 	bl	800e62c <USBD_CtlError>
      break;
 800dc16:	bf00      	nop
  }

  return ret;
 800dc18:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	3710      	adds	r7, #16
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}
 800dc22:	bf00      	nop

0800dc24 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b084      	sub	sp, #16
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
 800dc2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dc2e:	2300      	movs	r3, #0
 800dc30:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dc32:	683b      	ldr	r3, [r7, #0]
 800dc34:	781b      	ldrb	r3, [r3, #0]
 800dc36:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dc3a:	2b40      	cmp	r3, #64	; 0x40
 800dc3c:	d005      	beq.n	800dc4a <USBD_StdItfReq+0x26>
 800dc3e:	2b40      	cmp	r3, #64	; 0x40
 800dc40:	d82f      	bhi.n	800dca2 <USBD_StdItfReq+0x7e>
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d001      	beq.n	800dc4a <USBD_StdItfReq+0x26>
 800dc46:	2b20      	cmp	r3, #32
 800dc48:	d12b      	bne.n	800dca2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc50:	b2db      	uxtb	r3, r3
 800dc52:	3b01      	subs	r3, #1
 800dc54:	2b02      	cmp	r3, #2
 800dc56:	d81d      	bhi.n	800dc94 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	889b      	ldrh	r3, [r3, #4]
 800dc5c:	b2db      	uxtb	r3, r3
 800dc5e:	2b01      	cmp	r3, #1
 800dc60:	d813      	bhi.n	800dc8a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc68:	689b      	ldr	r3, [r3, #8]
 800dc6a:	6839      	ldr	r1, [r7, #0]
 800dc6c:	6878      	ldr	r0, [r7, #4]
 800dc6e:	4798      	blx	r3
 800dc70:	4603      	mov	r3, r0
 800dc72:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800dc74:	683b      	ldr	r3, [r7, #0]
 800dc76:	88db      	ldrh	r3, [r3, #6]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d110      	bne.n	800dc9e <USBD_StdItfReq+0x7a>
 800dc7c:	7bfb      	ldrb	r3, [r7, #15]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d10d      	bne.n	800dc9e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800dc82:	6878      	ldr	r0, [r7, #4]
 800dc84:	f000 fd9d 	bl	800e7c2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800dc88:	e009      	b.n	800dc9e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800dc8a:	6839      	ldr	r1, [r7, #0]
 800dc8c:	6878      	ldr	r0, [r7, #4]
 800dc8e:	f000 fccd 	bl	800e62c <USBD_CtlError>
          break;
 800dc92:	e004      	b.n	800dc9e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800dc94:	6839      	ldr	r1, [r7, #0]
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	f000 fcc8 	bl	800e62c <USBD_CtlError>
          break;
 800dc9c:	e000      	b.n	800dca0 <USBD_StdItfReq+0x7c>
          break;
 800dc9e:	bf00      	nop
      }
      break;
 800dca0:	e004      	b.n	800dcac <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800dca2:	6839      	ldr	r1, [r7, #0]
 800dca4:	6878      	ldr	r0, [r7, #4]
 800dca6:	f000 fcc1 	bl	800e62c <USBD_CtlError>
      break;
 800dcaa:	bf00      	nop
  }

  return ret;
 800dcac:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcae:	4618      	mov	r0, r3
 800dcb0:	3710      	adds	r7, #16
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	bd80      	pop	{r7, pc}

0800dcb6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcb6:	b580      	push	{r7, lr}
 800dcb8:	b084      	sub	sp, #16
 800dcba:	af00      	add	r7, sp, #0
 800dcbc:	6078      	str	r0, [r7, #4]
 800dcbe:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	889b      	ldrh	r3, [r3, #4]
 800dcc8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	781b      	ldrb	r3, [r3, #0]
 800dcce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dcd2:	2b40      	cmp	r3, #64	; 0x40
 800dcd4:	d007      	beq.n	800dce6 <USBD_StdEPReq+0x30>
 800dcd6:	2b40      	cmp	r3, #64	; 0x40
 800dcd8:	f200 8145 	bhi.w	800df66 <USBD_StdEPReq+0x2b0>
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d00c      	beq.n	800dcfa <USBD_StdEPReq+0x44>
 800dce0:	2b20      	cmp	r3, #32
 800dce2:	f040 8140 	bne.w	800df66 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dcec:	689b      	ldr	r3, [r3, #8]
 800dcee:	6839      	ldr	r1, [r7, #0]
 800dcf0:	6878      	ldr	r0, [r7, #4]
 800dcf2:	4798      	blx	r3
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	73fb      	strb	r3, [r7, #15]
      break;
 800dcf8:	e13a      	b.n	800df70 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	785b      	ldrb	r3, [r3, #1]
 800dcfe:	2b03      	cmp	r3, #3
 800dd00:	d007      	beq.n	800dd12 <USBD_StdEPReq+0x5c>
 800dd02:	2b03      	cmp	r3, #3
 800dd04:	f300 8129 	bgt.w	800df5a <USBD_StdEPReq+0x2a4>
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d07f      	beq.n	800de0c <USBD_StdEPReq+0x156>
 800dd0c:	2b01      	cmp	r3, #1
 800dd0e:	d03c      	beq.n	800dd8a <USBD_StdEPReq+0xd4>
 800dd10:	e123      	b.n	800df5a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd18:	b2db      	uxtb	r3, r3
 800dd1a:	2b02      	cmp	r3, #2
 800dd1c:	d002      	beq.n	800dd24 <USBD_StdEPReq+0x6e>
 800dd1e:	2b03      	cmp	r3, #3
 800dd20:	d016      	beq.n	800dd50 <USBD_StdEPReq+0x9a>
 800dd22:	e02c      	b.n	800dd7e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dd24:	7bbb      	ldrb	r3, [r7, #14]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d00d      	beq.n	800dd46 <USBD_StdEPReq+0x90>
 800dd2a:	7bbb      	ldrb	r3, [r7, #14]
 800dd2c:	2b80      	cmp	r3, #128	; 0x80
 800dd2e:	d00a      	beq.n	800dd46 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dd30:	7bbb      	ldrb	r3, [r7, #14]
 800dd32:	4619      	mov	r1, r3
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	f004 fee5 	bl	8012b04 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800dd3a:	2180      	movs	r1, #128	; 0x80
 800dd3c:	6878      	ldr	r0, [r7, #4]
 800dd3e:	f004 fee1 	bl	8012b04 <USBD_LL_StallEP>
 800dd42:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dd44:	e020      	b.n	800dd88 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800dd46:	6839      	ldr	r1, [r7, #0]
 800dd48:	6878      	ldr	r0, [r7, #4]
 800dd4a:	f000 fc6f 	bl	800e62c <USBD_CtlError>
              break;
 800dd4e:	e01b      	b.n	800dd88 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dd50:	683b      	ldr	r3, [r7, #0]
 800dd52:	885b      	ldrh	r3, [r3, #2]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d10e      	bne.n	800dd76 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800dd58:	7bbb      	ldrb	r3, [r7, #14]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d00b      	beq.n	800dd76 <USBD_StdEPReq+0xc0>
 800dd5e:	7bbb      	ldrb	r3, [r7, #14]
 800dd60:	2b80      	cmp	r3, #128	; 0x80
 800dd62:	d008      	beq.n	800dd76 <USBD_StdEPReq+0xc0>
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	88db      	ldrh	r3, [r3, #6]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d104      	bne.n	800dd76 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800dd6c:	7bbb      	ldrb	r3, [r7, #14]
 800dd6e:	4619      	mov	r1, r3
 800dd70:	6878      	ldr	r0, [r7, #4]
 800dd72:	f004 fec7 	bl	8012b04 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800dd76:	6878      	ldr	r0, [r7, #4]
 800dd78:	f000 fd23 	bl	800e7c2 <USBD_CtlSendStatus>

              break;
 800dd7c:	e004      	b.n	800dd88 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800dd7e:	6839      	ldr	r1, [r7, #0]
 800dd80:	6878      	ldr	r0, [r7, #4]
 800dd82:	f000 fc53 	bl	800e62c <USBD_CtlError>
              break;
 800dd86:	bf00      	nop
          }
          break;
 800dd88:	e0ec      	b.n	800df64 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd90:	b2db      	uxtb	r3, r3
 800dd92:	2b02      	cmp	r3, #2
 800dd94:	d002      	beq.n	800dd9c <USBD_StdEPReq+0xe6>
 800dd96:	2b03      	cmp	r3, #3
 800dd98:	d016      	beq.n	800ddc8 <USBD_StdEPReq+0x112>
 800dd9a:	e030      	b.n	800ddfe <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dd9c:	7bbb      	ldrb	r3, [r7, #14]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d00d      	beq.n	800ddbe <USBD_StdEPReq+0x108>
 800dda2:	7bbb      	ldrb	r3, [r7, #14]
 800dda4:	2b80      	cmp	r3, #128	; 0x80
 800dda6:	d00a      	beq.n	800ddbe <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dda8:	7bbb      	ldrb	r3, [r7, #14]
 800ddaa:	4619      	mov	r1, r3
 800ddac:	6878      	ldr	r0, [r7, #4]
 800ddae:	f004 fea9 	bl	8012b04 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ddb2:	2180      	movs	r1, #128	; 0x80
 800ddb4:	6878      	ldr	r0, [r7, #4]
 800ddb6:	f004 fea5 	bl	8012b04 <USBD_LL_StallEP>
 800ddba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ddbc:	e025      	b.n	800de0a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800ddbe:	6839      	ldr	r1, [r7, #0]
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f000 fc33 	bl	800e62c <USBD_CtlError>
              break;
 800ddc6:	e020      	b.n	800de0a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	885b      	ldrh	r3, [r3, #2]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d11b      	bne.n	800de08 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ddd0:	7bbb      	ldrb	r3, [r7, #14]
 800ddd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d004      	beq.n	800dde4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ddda:	7bbb      	ldrb	r3, [r7, #14]
 800dddc:	4619      	mov	r1, r3
 800ddde:	6878      	ldr	r0, [r7, #4]
 800dde0:	f004 fec6 	bl	8012b70 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f000 fcec 	bl	800e7c2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ddf0:	689b      	ldr	r3, [r3, #8]
 800ddf2:	6839      	ldr	r1, [r7, #0]
 800ddf4:	6878      	ldr	r0, [r7, #4]
 800ddf6:	4798      	blx	r3
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800ddfc:	e004      	b.n	800de08 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800ddfe:	6839      	ldr	r1, [r7, #0]
 800de00:	6878      	ldr	r0, [r7, #4]
 800de02:	f000 fc13 	bl	800e62c <USBD_CtlError>
              break;
 800de06:	e000      	b.n	800de0a <USBD_StdEPReq+0x154>
              break;
 800de08:	bf00      	nop
          }
          break;
 800de0a:	e0ab      	b.n	800df64 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de12:	b2db      	uxtb	r3, r3
 800de14:	2b02      	cmp	r3, #2
 800de16:	d002      	beq.n	800de1e <USBD_StdEPReq+0x168>
 800de18:	2b03      	cmp	r3, #3
 800de1a:	d032      	beq.n	800de82 <USBD_StdEPReq+0x1cc>
 800de1c:	e097      	b.n	800df4e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800de1e:	7bbb      	ldrb	r3, [r7, #14]
 800de20:	2b00      	cmp	r3, #0
 800de22:	d007      	beq.n	800de34 <USBD_StdEPReq+0x17e>
 800de24:	7bbb      	ldrb	r3, [r7, #14]
 800de26:	2b80      	cmp	r3, #128	; 0x80
 800de28:	d004      	beq.n	800de34 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800de2a:	6839      	ldr	r1, [r7, #0]
 800de2c:	6878      	ldr	r0, [r7, #4]
 800de2e:	f000 fbfd 	bl	800e62c <USBD_CtlError>
                break;
 800de32:	e091      	b.n	800df58 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800de34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	da0b      	bge.n	800de54 <USBD_StdEPReq+0x19e>
 800de3c:	7bbb      	ldrb	r3, [r7, #14]
 800de3e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800de42:	4613      	mov	r3, r2
 800de44:	009b      	lsls	r3, r3, #2
 800de46:	4413      	add	r3, r2
 800de48:	009b      	lsls	r3, r3, #2
 800de4a:	3310      	adds	r3, #16
 800de4c:	687a      	ldr	r2, [r7, #4]
 800de4e:	4413      	add	r3, r2
 800de50:	3304      	adds	r3, #4
 800de52:	e00b      	b.n	800de6c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800de54:	7bbb      	ldrb	r3, [r7, #14]
 800de56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800de5a:	4613      	mov	r3, r2
 800de5c:	009b      	lsls	r3, r3, #2
 800de5e:	4413      	add	r3, r2
 800de60:	009b      	lsls	r3, r3, #2
 800de62:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800de66:	687a      	ldr	r2, [r7, #4]
 800de68:	4413      	add	r3, r2
 800de6a:	3304      	adds	r3, #4
 800de6c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800de6e:	68bb      	ldr	r3, [r7, #8]
 800de70:	2200      	movs	r2, #0
 800de72:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	2202      	movs	r2, #2
 800de78:	4619      	mov	r1, r3
 800de7a:	6878      	ldr	r0, [r7, #4]
 800de7c:	f000 fc47 	bl	800e70e <USBD_CtlSendData>
              break;
 800de80:	e06a      	b.n	800df58 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800de82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800de86:	2b00      	cmp	r3, #0
 800de88:	da11      	bge.n	800deae <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800de8a:	7bbb      	ldrb	r3, [r7, #14]
 800de8c:	f003 020f 	and.w	r2, r3, #15
 800de90:	6879      	ldr	r1, [r7, #4]
 800de92:	4613      	mov	r3, r2
 800de94:	009b      	lsls	r3, r3, #2
 800de96:	4413      	add	r3, r2
 800de98:	009b      	lsls	r3, r3, #2
 800de9a:	440b      	add	r3, r1
 800de9c:	3324      	adds	r3, #36	; 0x24
 800de9e:	881b      	ldrh	r3, [r3, #0]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d117      	bne.n	800ded4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800dea4:	6839      	ldr	r1, [r7, #0]
 800dea6:	6878      	ldr	r0, [r7, #4]
 800dea8:	f000 fbc0 	bl	800e62c <USBD_CtlError>
                  break;
 800deac:	e054      	b.n	800df58 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800deae:	7bbb      	ldrb	r3, [r7, #14]
 800deb0:	f003 020f 	and.w	r2, r3, #15
 800deb4:	6879      	ldr	r1, [r7, #4]
 800deb6:	4613      	mov	r3, r2
 800deb8:	009b      	lsls	r3, r3, #2
 800deba:	4413      	add	r3, r2
 800debc:	009b      	lsls	r3, r3, #2
 800debe:	440b      	add	r3, r1
 800dec0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800dec4:	881b      	ldrh	r3, [r3, #0]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d104      	bne.n	800ded4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800deca:	6839      	ldr	r1, [r7, #0]
 800decc:	6878      	ldr	r0, [r7, #4]
 800dece:	f000 fbad 	bl	800e62c <USBD_CtlError>
                  break;
 800ded2:	e041      	b.n	800df58 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ded4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ded8:	2b00      	cmp	r3, #0
 800deda:	da0b      	bge.n	800def4 <USBD_StdEPReq+0x23e>
 800dedc:	7bbb      	ldrb	r3, [r7, #14]
 800dede:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dee2:	4613      	mov	r3, r2
 800dee4:	009b      	lsls	r3, r3, #2
 800dee6:	4413      	add	r3, r2
 800dee8:	009b      	lsls	r3, r3, #2
 800deea:	3310      	adds	r3, #16
 800deec:	687a      	ldr	r2, [r7, #4]
 800deee:	4413      	add	r3, r2
 800def0:	3304      	adds	r3, #4
 800def2:	e00b      	b.n	800df0c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800def4:	7bbb      	ldrb	r3, [r7, #14]
 800def6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800defa:	4613      	mov	r3, r2
 800defc:	009b      	lsls	r3, r3, #2
 800defe:	4413      	add	r3, r2
 800df00:	009b      	lsls	r3, r3, #2
 800df02:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800df06:	687a      	ldr	r2, [r7, #4]
 800df08:	4413      	add	r3, r2
 800df0a:	3304      	adds	r3, #4
 800df0c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800df0e:	7bbb      	ldrb	r3, [r7, #14]
 800df10:	2b00      	cmp	r3, #0
 800df12:	d002      	beq.n	800df1a <USBD_StdEPReq+0x264>
 800df14:	7bbb      	ldrb	r3, [r7, #14]
 800df16:	2b80      	cmp	r3, #128	; 0x80
 800df18:	d103      	bne.n	800df22 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800df1a:	68bb      	ldr	r3, [r7, #8]
 800df1c:	2200      	movs	r2, #0
 800df1e:	601a      	str	r2, [r3, #0]
 800df20:	e00e      	b.n	800df40 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800df22:	7bbb      	ldrb	r3, [r7, #14]
 800df24:	4619      	mov	r1, r3
 800df26:	6878      	ldr	r0, [r7, #4]
 800df28:	f004 fe58 	bl	8012bdc <USBD_LL_IsStallEP>
 800df2c:	4603      	mov	r3, r0
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d003      	beq.n	800df3a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800df32:	68bb      	ldr	r3, [r7, #8]
 800df34:	2201      	movs	r2, #1
 800df36:	601a      	str	r2, [r3, #0]
 800df38:	e002      	b.n	800df40 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800df3a:	68bb      	ldr	r3, [r7, #8]
 800df3c:	2200      	movs	r2, #0
 800df3e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800df40:	68bb      	ldr	r3, [r7, #8]
 800df42:	2202      	movs	r2, #2
 800df44:	4619      	mov	r1, r3
 800df46:	6878      	ldr	r0, [r7, #4]
 800df48:	f000 fbe1 	bl	800e70e <USBD_CtlSendData>
              break;
 800df4c:	e004      	b.n	800df58 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800df4e:	6839      	ldr	r1, [r7, #0]
 800df50:	6878      	ldr	r0, [r7, #4]
 800df52:	f000 fb6b 	bl	800e62c <USBD_CtlError>
              break;
 800df56:	bf00      	nop
          }
          break;
 800df58:	e004      	b.n	800df64 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800df5a:	6839      	ldr	r1, [r7, #0]
 800df5c:	6878      	ldr	r0, [r7, #4]
 800df5e:	f000 fb65 	bl	800e62c <USBD_CtlError>
          break;
 800df62:	bf00      	nop
      }
      break;
 800df64:	e004      	b.n	800df70 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800df66:	6839      	ldr	r1, [r7, #0]
 800df68:	6878      	ldr	r0, [r7, #4]
 800df6a:	f000 fb5f 	bl	800e62c <USBD_CtlError>
      break;
 800df6e:	bf00      	nop
  }

  return ret;
 800df70:	7bfb      	ldrb	r3, [r7, #15]
}
 800df72:	4618      	mov	r0, r3
 800df74:	3710      	adds	r7, #16
 800df76:	46bd      	mov	sp, r7
 800df78:	bd80      	pop	{r7, pc}
	...

0800df7c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b084      	sub	sp, #16
 800df80:	af00      	add	r7, sp, #0
 800df82:	6078      	str	r0, [r7, #4]
 800df84:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800df86:	2300      	movs	r3, #0
 800df88:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800df8a:	2300      	movs	r3, #0
 800df8c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800df8e:	2300      	movs	r3, #0
 800df90:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	885b      	ldrh	r3, [r3, #2]
 800df96:	0a1b      	lsrs	r3, r3, #8
 800df98:	b29b      	uxth	r3, r3
 800df9a:	3b01      	subs	r3, #1
 800df9c:	2b0e      	cmp	r3, #14
 800df9e:	f200 8152 	bhi.w	800e246 <USBD_GetDescriptor+0x2ca>
 800dfa2:	a201      	add	r2, pc, #4	; (adr r2, 800dfa8 <USBD_GetDescriptor+0x2c>)
 800dfa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfa8:	0800e019 	.word	0x0800e019
 800dfac:	0800e031 	.word	0x0800e031
 800dfb0:	0800e071 	.word	0x0800e071
 800dfb4:	0800e247 	.word	0x0800e247
 800dfb8:	0800e247 	.word	0x0800e247
 800dfbc:	0800e1e7 	.word	0x0800e1e7
 800dfc0:	0800e213 	.word	0x0800e213
 800dfc4:	0800e247 	.word	0x0800e247
 800dfc8:	0800e247 	.word	0x0800e247
 800dfcc:	0800e247 	.word	0x0800e247
 800dfd0:	0800e247 	.word	0x0800e247
 800dfd4:	0800e247 	.word	0x0800e247
 800dfd8:	0800e247 	.word	0x0800e247
 800dfdc:	0800e247 	.word	0x0800e247
 800dfe0:	0800dfe5 	.word	0x0800dfe5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dfea:	69db      	ldr	r3, [r3, #28]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d00b      	beq.n	800e008 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dff6:	69db      	ldr	r3, [r3, #28]
 800dff8:	687a      	ldr	r2, [r7, #4]
 800dffa:	7c12      	ldrb	r2, [r2, #16]
 800dffc:	f107 0108 	add.w	r1, r7, #8
 800e000:	4610      	mov	r0, r2
 800e002:	4798      	blx	r3
 800e004:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e006:	e126      	b.n	800e256 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e008:	6839      	ldr	r1, [r7, #0]
 800e00a:	6878      	ldr	r0, [r7, #4]
 800e00c:	f000 fb0e 	bl	800e62c <USBD_CtlError>
        err++;
 800e010:	7afb      	ldrb	r3, [r7, #11]
 800e012:	3301      	adds	r3, #1
 800e014:	72fb      	strb	r3, [r7, #11]
      break;
 800e016:	e11e      	b.n	800e256 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	687a      	ldr	r2, [r7, #4]
 800e022:	7c12      	ldrb	r2, [r2, #16]
 800e024:	f107 0108 	add.w	r1, r7, #8
 800e028:	4610      	mov	r0, r2
 800e02a:	4798      	blx	r3
 800e02c:	60f8      	str	r0, [r7, #12]
      break;
 800e02e:	e112      	b.n	800e256 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	7c1b      	ldrb	r3, [r3, #16]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d10d      	bne.n	800e054 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e03e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e040:	f107 0208 	add.w	r2, r7, #8
 800e044:	4610      	mov	r0, r2
 800e046:	4798      	blx	r3
 800e048:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	3301      	adds	r3, #1
 800e04e:	2202      	movs	r2, #2
 800e050:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e052:	e100      	b.n	800e256 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e05a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e05c:	f107 0208 	add.w	r2, r7, #8
 800e060:	4610      	mov	r0, r2
 800e062:	4798      	blx	r3
 800e064:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	3301      	adds	r3, #1
 800e06a:	2202      	movs	r2, #2
 800e06c:	701a      	strb	r2, [r3, #0]
      break;
 800e06e:	e0f2      	b.n	800e256 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e070:	683b      	ldr	r3, [r7, #0]
 800e072:	885b      	ldrh	r3, [r3, #2]
 800e074:	b2db      	uxtb	r3, r3
 800e076:	2b05      	cmp	r3, #5
 800e078:	f200 80ac 	bhi.w	800e1d4 <USBD_GetDescriptor+0x258>
 800e07c:	a201      	add	r2, pc, #4	; (adr r2, 800e084 <USBD_GetDescriptor+0x108>)
 800e07e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e082:	bf00      	nop
 800e084:	0800e09d 	.word	0x0800e09d
 800e088:	0800e0d1 	.word	0x0800e0d1
 800e08c:	0800e105 	.word	0x0800e105
 800e090:	0800e139 	.word	0x0800e139
 800e094:	0800e16d 	.word	0x0800e16d
 800e098:	0800e1a1 	.word	0x0800e1a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0a2:	685b      	ldr	r3, [r3, #4]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d00b      	beq.n	800e0c0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0ae:	685b      	ldr	r3, [r3, #4]
 800e0b0:	687a      	ldr	r2, [r7, #4]
 800e0b2:	7c12      	ldrb	r2, [r2, #16]
 800e0b4:	f107 0108 	add.w	r1, r7, #8
 800e0b8:	4610      	mov	r0, r2
 800e0ba:	4798      	blx	r3
 800e0bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e0be:	e091      	b.n	800e1e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e0c0:	6839      	ldr	r1, [r7, #0]
 800e0c2:	6878      	ldr	r0, [r7, #4]
 800e0c4:	f000 fab2 	bl	800e62c <USBD_CtlError>
            err++;
 800e0c8:	7afb      	ldrb	r3, [r7, #11]
 800e0ca:	3301      	adds	r3, #1
 800e0cc:	72fb      	strb	r3, [r7, #11]
          break;
 800e0ce:	e089      	b.n	800e1e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0d6:	689b      	ldr	r3, [r3, #8]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d00b      	beq.n	800e0f4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0e2:	689b      	ldr	r3, [r3, #8]
 800e0e4:	687a      	ldr	r2, [r7, #4]
 800e0e6:	7c12      	ldrb	r2, [r2, #16]
 800e0e8:	f107 0108 	add.w	r1, r7, #8
 800e0ec:	4610      	mov	r0, r2
 800e0ee:	4798      	blx	r3
 800e0f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e0f2:	e077      	b.n	800e1e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e0f4:	6839      	ldr	r1, [r7, #0]
 800e0f6:	6878      	ldr	r0, [r7, #4]
 800e0f8:	f000 fa98 	bl	800e62c <USBD_CtlError>
            err++;
 800e0fc:	7afb      	ldrb	r3, [r7, #11]
 800e0fe:	3301      	adds	r3, #1
 800e100:	72fb      	strb	r3, [r7, #11]
          break;
 800e102:	e06f      	b.n	800e1e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e10a:	68db      	ldr	r3, [r3, #12]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d00b      	beq.n	800e128 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e116:	68db      	ldr	r3, [r3, #12]
 800e118:	687a      	ldr	r2, [r7, #4]
 800e11a:	7c12      	ldrb	r2, [r2, #16]
 800e11c:	f107 0108 	add.w	r1, r7, #8
 800e120:	4610      	mov	r0, r2
 800e122:	4798      	blx	r3
 800e124:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e126:	e05d      	b.n	800e1e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e128:	6839      	ldr	r1, [r7, #0]
 800e12a:	6878      	ldr	r0, [r7, #4]
 800e12c:	f000 fa7e 	bl	800e62c <USBD_CtlError>
            err++;
 800e130:	7afb      	ldrb	r3, [r7, #11]
 800e132:	3301      	adds	r3, #1
 800e134:	72fb      	strb	r3, [r7, #11]
          break;
 800e136:	e055      	b.n	800e1e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e13e:	691b      	ldr	r3, [r3, #16]
 800e140:	2b00      	cmp	r3, #0
 800e142:	d00b      	beq.n	800e15c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e14a:	691b      	ldr	r3, [r3, #16]
 800e14c:	687a      	ldr	r2, [r7, #4]
 800e14e:	7c12      	ldrb	r2, [r2, #16]
 800e150:	f107 0108 	add.w	r1, r7, #8
 800e154:	4610      	mov	r0, r2
 800e156:	4798      	blx	r3
 800e158:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e15a:	e043      	b.n	800e1e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e15c:	6839      	ldr	r1, [r7, #0]
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	f000 fa64 	bl	800e62c <USBD_CtlError>
            err++;
 800e164:	7afb      	ldrb	r3, [r7, #11]
 800e166:	3301      	adds	r3, #1
 800e168:	72fb      	strb	r3, [r7, #11]
          break;
 800e16a:	e03b      	b.n	800e1e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e172:	695b      	ldr	r3, [r3, #20]
 800e174:	2b00      	cmp	r3, #0
 800e176:	d00b      	beq.n	800e190 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e17e:	695b      	ldr	r3, [r3, #20]
 800e180:	687a      	ldr	r2, [r7, #4]
 800e182:	7c12      	ldrb	r2, [r2, #16]
 800e184:	f107 0108 	add.w	r1, r7, #8
 800e188:	4610      	mov	r0, r2
 800e18a:	4798      	blx	r3
 800e18c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e18e:	e029      	b.n	800e1e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e190:	6839      	ldr	r1, [r7, #0]
 800e192:	6878      	ldr	r0, [r7, #4]
 800e194:	f000 fa4a 	bl	800e62c <USBD_CtlError>
            err++;
 800e198:	7afb      	ldrb	r3, [r7, #11]
 800e19a:	3301      	adds	r3, #1
 800e19c:	72fb      	strb	r3, [r7, #11]
          break;
 800e19e:	e021      	b.n	800e1e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e1a6:	699b      	ldr	r3, [r3, #24]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d00b      	beq.n	800e1c4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e1b2:	699b      	ldr	r3, [r3, #24]
 800e1b4:	687a      	ldr	r2, [r7, #4]
 800e1b6:	7c12      	ldrb	r2, [r2, #16]
 800e1b8:	f107 0108 	add.w	r1, r7, #8
 800e1bc:	4610      	mov	r0, r2
 800e1be:	4798      	blx	r3
 800e1c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e1c2:	e00f      	b.n	800e1e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e1c4:	6839      	ldr	r1, [r7, #0]
 800e1c6:	6878      	ldr	r0, [r7, #4]
 800e1c8:	f000 fa30 	bl	800e62c <USBD_CtlError>
            err++;
 800e1cc:	7afb      	ldrb	r3, [r7, #11]
 800e1ce:	3301      	adds	r3, #1
 800e1d0:	72fb      	strb	r3, [r7, #11]
          break;
 800e1d2:	e007      	b.n	800e1e4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e1d4:	6839      	ldr	r1, [r7, #0]
 800e1d6:	6878      	ldr	r0, [r7, #4]
 800e1d8:	f000 fa28 	bl	800e62c <USBD_CtlError>
          err++;
 800e1dc:	7afb      	ldrb	r3, [r7, #11]
 800e1de:	3301      	adds	r3, #1
 800e1e0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800e1e2:	bf00      	nop
      }
      break;
 800e1e4:	e037      	b.n	800e256 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	7c1b      	ldrb	r3, [r3, #16]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d109      	bne.n	800e202 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e1f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1f6:	f107 0208 	add.w	r2, r7, #8
 800e1fa:	4610      	mov	r0, r2
 800e1fc:	4798      	blx	r3
 800e1fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e200:	e029      	b.n	800e256 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e202:	6839      	ldr	r1, [r7, #0]
 800e204:	6878      	ldr	r0, [r7, #4]
 800e206:	f000 fa11 	bl	800e62c <USBD_CtlError>
        err++;
 800e20a:	7afb      	ldrb	r3, [r7, #11]
 800e20c:	3301      	adds	r3, #1
 800e20e:	72fb      	strb	r3, [r7, #11]
      break;
 800e210:	e021      	b.n	800e256 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	7c1b      	ldrb	r3, [r3, #16]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d10d      	bne.n	800e236 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e222:	f107 0208 	add.w	r2, r7, #8
 800e226:	4610      	mov	r0, r2
 800e228:	4798      	blx	r3
 800e22a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	3301      	adds	r3, #1
 800e230:	2207      	movs	r2, #7
 800e232:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e234:	e00f      	b.n	800e256 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e236:	6839      	ldr	r1, [r7, #0]
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	f000 f9f7 	bl	800e62c <USBD_CtlError>
        err++;
 800e23e:	7afb      	ldrb	r3, [r7, #11]
 800e240:	3301      	adds	r3, #1
 800e242:	72fb      	strb	r3, [r7, #11]
      break;
 800e244:	e007      	b.n	800e256 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e246:	6839      	ldr	r1, [r7, #0]
 800e248:	6878      	ldr	r0, [r7, #4]
 800e24a:	f000 f9ef 	bl	800e62c <USBD_CtlError>
      err++;
 800e24e:	7afb      	ldrb	r3, [r7, #11]
 800e250:	3301      	adds	r3, #1
 800e252:	72fb      	strb	r3, [r7, #11]
      break;
 800e254:	bf00      	nop
  }

  if (err != 0U)
 800e256:	7afb      	ldrb	r3, [r7, #11]
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d11e      	bne.n	800e29a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e25c:	683b      	ldr	r3, [r7, #0]
 800e25e:	88db      	ldrh	r3, [r3, #6]
 800e260:	2b00      	cmp	r3, #0
 800e262:	d016      	beq.n	800e292 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e264:	893b      	ldrh	r3, [r7, #8]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d00e      	beq.n	800e288 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e26a:	683b      	ldr	r3, [r7, #0]
 800e26c:	88da      	ldrh	r2, [r3, #6]
 800e26e:	893b      	ldrh	r3, [r7, #8]
 800e270:	4293      	cmp	r3, r2
 800e272:	bf28      	it	cs
 800e274:	4613      	movcs	r3, r2
 800e276:	b29b      	uxth	r3, r3
 800e278:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e27a:	893b      	ldrh	r3, [r7, #8]
 800e27c:	461a      	mov	r2, r3
 800e27e:	68f9      	ldr	r1, [r7, #12]
 800e280:	6878      	ldr	r0, [r7, #4]
 800e282:	f000 fa44 	bl	800e70e <USBD_CtlSendData>
 800e286:	e009      	b.n	800e29c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e288:	6839      	ldr	r1, [r7, #0]
 800e28a:	6878      	ldr	r0, [r7, #4]
 800e28c:	f000 f9ce 	bl	800e62c <USBD_CtlError>
 800e290:	e004      	b.n	800e29c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e292:	6878      	ldr	r0, [r7, #4]
 800e294:	f000 fa95 	bl	800e7c2 <USBD_CtlSendStatus>
 800e298:	e000      	b.n	800e29c <USBD_GetDescriptor+0x320>
    return;
 800e29a:	bf00      	nop
  }
}
 800e29c:	3710      	adds	r7, #16
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	bd80      	pop	{r7, pc}
 800e2a2:	bf00      	nop

0800e2a4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b084      	sub	sp, #16
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
 800e2ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	889b      	ldrh	r3, [r3, #4]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d131      	bne.n	800e31a <USBD_SetAddress+0x76>
 800e2b6:	683b      	ldr	r3, [r7, #0]
 800e2b8:	88db      	ldrh	r3, [r3, #6]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d12d      	bne.n	800e31a <USBD_SetAddress+0x76>
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	885b      	ldrh	r3, [r3, #2]
 800e2c2:	2b7f      	cmp	r3, #127	; 0x7f
 800e2c4:	d829      	bhi.n	800e31a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e2c6:	683b      	ldr	r3, [r7, #0]
 800e2c8:	885b      	ldrh	r3, [r3, #2]
 800e2ca:	b2db      	uxtb	r3, r3
 800e2cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e2d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e2d8:	b2db      	uxtb	r3, r3
 800e2da:	2b03      	cmp	r3, #3
 800e2dc:	d104      	bne.n	800e2e8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e2de:	6839      	ldr	r1, [r7, #0]
 800e2e0:	6878      	ldr	r0, [r7, #4]
 800e2e2:	f000 f9a3 	bl	800e62c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2e6:	e01d      	b.n	800e324 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	7bfa      	ldrb	r2, [r7, #15]
 800e2ec:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e2f0:	7bfb      	ldrb	r3, [r7, #15]
 800e2f2:	4619      	mov	r1, r3
 800e2f4:	6878      	ldr	r0, [r7, #4]
 800e2f6:	f004 fc9d 	bl	8012c34 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e2fa:	6878      	ldr	r0, [r7, #4]
 800e2fc:	f000 fa61 	bl	800e7c2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e300:	7bfb      	ldrb	r3, [r7, #15]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d004      	beq.n	800e310 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	2202      	movs	r2, #2
 800e30a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e30e:	e009      	b.n	800e324 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2201      	movs	r2, #1
 800e314:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e318:	e004      	b.n	800e324 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e31a:	6839      	ldr	r1, [r7, #0]
 800e31c:	6878      	ldr	r0, [r7, #4]
 800e31e:	f000 f985 	bl	800e62c <USBD_CtlError>
  }
}
 800e322:	bf00      	nop
 800e324:	bf00      	nop
 800e326:	3710      	adds	r7, #16
 800e328:	46bd      	mov	sp, r7
 800e32a:	bd80      	pop	{r7, pc}

0800e32c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e32c:	b580      	push	{r7, lr}
 800e32e:	b084      	sub	sp, #16
 800e330:	af00      	add	r7, sp, #0
 800e332:	6078      	str	r0, [r7, #4]
 800e334:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e336:	2300      	movs	r3, #0
 800e338:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e33a:	683b      	ldr	r3, [r7, #0]
 800e33c:	885b      	ldrh	r3, [r3, #2]
 800e33e:	b2da      	uxtb	r2, r3
 800e340:	4b4c      	ldr	r3, [pc, #304]	; (800e474 <USBD_SetConfig+0x148>)
 800e342:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e344:	4b4b      	ldr	r3, [pc, #300]	; (800e474 <USBD_SetConfig+0x148>)
 800e346:	781b      	ldrb	r3, [r3, #0]
 800e348:	2b01      	cmp	r3, #1
 800e34a:	d905      	bls.n	800e358 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e34c:	6839      	ldr	r1, [r7, #0]
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f000 f96c 	bl	800e62c <USBD_CtlError>
    return USBD_FAIL;
 800e354:	2303      	movs	r3, #3
 800e356:	e088      	b.n	800e46a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e35e:	b2db      	uxtb	r3, r3
 800e360:	2b02      	cmp	r3, #2
 800e362:	d002      	beq.n	800e36a <USBD_SetConfig+0x3e>
 800e364:	2b03      	cmp	r3, #3
 800e366:	d025      	beq.n	800e3b4 <USBD_SetConfig+0x88>
 800e368:	e071      	b.n	800e44e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e36a:	4b42      	ldr	r3, [pc, #264]	; (800e474 <USBD_SetConfig+0x148>)
 800e36c:	781b      	ldrb	r3, [r3, #0]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d01c      	beq.n	800e3ac <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800e372:	4b40      	ldr	r3, [pc, #256]	; (800e474 <USBD_SetConfig+0x148>)
 800e374:	781b      	ldrb	r3, [r3, #0]
 800e376:	461a      	mov	r2, r3
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e37c:	4b3d      	ldr	r3, [pc, #244]	; (800e474 <USBD_SetConfig+0x148>)
 800e37e:	781b      	ldrb	r3, [r3, #0]
 800e380:	4619      	mov	r1, r3
 800e382:	6878      	ldr	r0, [r7, #4]
 800e384:	f7ff f91e 	bl	800d5c4 <USBD_SetClassConfig>
 800e388:	4603      	mov	r3, r0
 800e38a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e38c:	7bfb      	ldrb	r3, [r7, #15]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d004      	beq.n	800e39c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800e392:	6839      	ldr	r1, [r7, #0]
 800e394:	6878      	ldr	r0, [r7, #4]
 800e396:	f000 f949 	bl	800e62c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e39a:	e065      	b.n	800e468 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e39c:	6878      	ldr	r0, [r7, #4]
 800e39e:	f000 fa10 	bl	800e7c2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	2203      	movs	r2, #3
 800e3a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e3aa:	e05d      	b.n	800e468 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e3ac:	6878      	ldr	r0, [r7, #4]
 800e3ae:	f000 fa08 	bl	800e7c2 <USBD_CtlSendStatus>
      break;
 800e3b2:	e059      	b.n	800e468 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e3b4:	4b2f      	ldr	r3, [pc, #188]	; (800e474 <USBD_SetConfig+0x148>)
 800e3b6:	781b      	ldrb	r3, [r3, #0]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d112      	bne.n	800e3e2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	2202      	movs	r2, #2
 800e3c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800e3c4:	4b2b      	ldr	r3, [pc, #172]	; (800e474 <USBD_SetConfig+0x148>)
 800e3c6:	781b      	ldrb	r3, [r3, #0]
 800e3c8:	461a      	mov	r2, r3
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e3ce:	4b29      	ldr	r3, [pc, #164]	; (800e474 <USBD_SetConfig+0x148>)
 800e3d0:	781b      	ldrb	r3, [r3, #0]
 800e3d2:	4619      	mov	r1, r3
 800e3d4:	6878      	ldr	r0, [r7, #4]
 800e3d6:	f7ff f911 	bl	800d5fc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e3da:	6878      	ldr	r0, [r7, #4]
 800e3dc:	f000 f9f1 	bl	800e7c2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e3e0:	e042      	b.n	800e468 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800e3e2:	4b24      	ldr	r3, [pc, #144]	; (800e474 <USBD_SetConfig+0x148>)
 800e3e4:	781b      	ldrb	r3, [r3, #0]
 800e3e6:	461a      	mov	r2, r3
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	685b      	ldr	r3, [r3, #4]
 800e3ec:	429a      	cmp	r2, r3
 800e3ee:	d02a      	beq.n	800e446 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	685b      	ldr	r3, [r3, #4]
 800e3f4:	b2db      	uxtb	r3, r3
 800e3f6:	4619      	mov	r1, r3
 800e3f8:	6878      	ldr	r0, [r7, #4]
 800e3fa:	f7ff f8ff 	bl	800d5fc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e3fe:	4b1d      	ldr	r3, [pc, #116]	; (800e474 <USBD_SetConfig+0x148>)
 800e400:	781b      	ldrb	r3, [r3, #0]
 800e402:	461a      	mov	r2, r3
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e408:	4b1a      	ldr	r3, [pc, #104]	; (800e474 <USBD_SetConfig+0x148>)
 800e40a:	781b      	ldrb	r3, [r3, #0]
 800e40c:	4619      	mov	r1, r3
 800e40e:	6878      	ldr	r0, [r7, #4]
 800e410:	f7ff f8d8 	bl	800d5c4 <USBD_SetClassConfig>
 800e414:	4603      	mov	r3, r0
 800e416:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e418:	7bfb      	ldrb	r3, [r7, #15]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d00f      	beq.n	800e43e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800e41e:	6839      	ldr	r1, [r7, #0]
 800e420:	6878      	ldr	r0, [r7, #4]
 800e422:	f000 f903 	bl	800e62c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	685b      	ldr	r3, [r3, #4]
 800e42a:	b2db      	uxtb	r3, r3
 800e42c:	4619      	mov	r1, r3
 800e42e:	6878      	ldr	r0, [r7, #4]
 800e430:	f7ff f8e4 	bl	800d5fc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	2202      	movs	r2, #2
 800e438:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e43c:	e014      	b.n	800e468 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e43e:	6878      	ldr	r0, [r7, #4]
 800e440:	f000 f9bf 	bl	800e7c2 <USBD_CtlSendStatus>
      break;
 800e444:	e010      	b.n	800e468 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e446:	6878      	ldr	r0, [r7, #4]
 800e448:	f000 f9bb 	bl	800e7c2 <USBD_CtlSendStatus>
      break;
 800e44c:	e00c      	b.n	800e468 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800e44e:	6839      	ldr	r1, [r7, #0]
 800e450:	6878      	ldr	r0, [r7, #4]
 800e452:	f000 f8eb 	bl	800e62c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e456:	4b07      	ldr	r3, [pc, #28]	; (800e474 <USBD_SetConfig+0x148>)
 800e458:	781b      	ldrb	r3, [r3, #0]
 800e45a:	4619      	mov	r1, r3
 800e45c:	6878      	ldr	r0, [r7, #4]
 800e45e:	f7ff f8cd 	bl	800d5fc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e462:	2303      	movs	r3, #3
 800e464:	73fb      	strb	r3, [r7, #15]
      break;
 800e466:	bf00      	nop
  }

  return ret;
 800e468:	7bfb      	ldrb	r3, [r7, #15]
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3710      	adds	r7, #16
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}
 800e472:	bf00      	nop
 800e474:	200001e0 	.word	0x200001e0

0800e478 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b082      	sub	sp, #8
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
 800e480:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e482:	683b      	ldr	r3, [r7, #0]
 800e484:	88db      	ldrh	r3, [r3, #6]
 800e486:	2b01      	cmp	r3, #1
 800e488:	d004      	beq.n	800e494 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e48a:	6839      	ldr	r1, [r7, #0]
 800e48c:	6878      	ldr	r0, [r7, #4]
 800e48e:	f000 f8cd 	bl	800e62c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e492:	e023      	b.n	800e4dc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e49a:	b2db      	uxtb	r3, r3
 800e49c:	2b02      	cmp	r3, #2
 800e49e:	dc02      	bgt.n	800e4a6 <USBD_GetConfig+0x2e>
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	dc03      	bgt.n	800e4ac <USBD_GetConfig+0x34>
 800e4a4:	e015      	b.n	800e4d2 <USBD_GetConfig+0x5a>
 800e4a6:	2b03      	cmp	r3, #3
 800e4a8:	d00b      	beq.n	800e4c2 <USBD_GetConfig+0x4a>
 800e4aa:	e012      	b.n	800e4d2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	3308      	adds	r3, #8
 800e4b6:	2201      	movs	r2, #1
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	6878      	ldr	r0, [r7, #4]
 800e4bc:	f000 f927 	bl	800e70e <USBD_CtlSendData>
        break;
 800e4c0:	e00c      	b.n	800e4dc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	3304      	adds	r3, #4
 800e4c6:	2201      	movs	r2, #1
 800e4c8:	4619      	mov	r1, r3
 800e4ca:	6878      	ldr	r0, [r7, #4]
 800e4cc:	f000 f91f 	bl	800e70e <USBD_CtlSendData>
        break;
 800e4d0:	e004      	b.n	800e4dc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e4d2:	6839      	ldr	r1, [r7, #0]
 800e4d4:	6878      	ldr	r0, [r7, #4]
 800e4d6:	f000 f8a9 	bl	800e62c <USBD_CtlError>
        break;
 800e4da:	bf00      	nop
}
 800e4dc:	bf00      	nop
 800e4de:	3708      	adds	r7, #8
 800e4e0:	46bd      	mov	sp, r7
 800e4e2:	bd80      	pop	{r7, pc}

0800e4e4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b082      	sub	sp, #8
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	6078      	str	r0, [r7, #4]
 800e4ec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e4f4:	b2db      	uxtb	r3, r3
 800e4f6:	3b01      	subs	r3, #1
 800e4f8:	2b02      	cmp	r3, #2
 800e4fa:	d81e      	bhi.n	800e53a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	88db      	ldrh	r3, [r3, #6]
 800e500:	2b02      	cmp	r3, #2
 800e502:	d004      	beq.n	800e50e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e504:	6839      	ldr	r1, [r7, #0]
 800e506:	6878      	ldr	r0, [r7, #4]
 800e508:	f000 f890 	bl	800e62c <USBD_CtlError>
        break;
 800e50c:	e01a      	b.n	800e544 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	2201      	movs	r2, #1
 800e512:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d005      	beq.n	800e52a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	68db      	ldr	r3, [r3, #12]
 800e522:	f043 0202 	orr.w	r2, r3, #2
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	330c      	adds	r3, #12
 800e52e:	2202      	movs	r2, #2
 800e530:	4619      	mov	r1, r3
 800e532:	6878      	ldr	r0, [r7, #4]
 800e534:	f000 f8eb 	bl	800e70e <USBD_CtlSendData>
      break;
 800e538:	e004      	b.n	800e544 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e53a:	6839      	ldr	r1, [r7, #0]
 800e53c:	6878      	ldr	r0, [r7, #4]
 800e53e:	f000 f875 	bl	800e62c <USBD_CtlError>
      break;
 800e542:	bf00      	nop
  }
}
 800e544:	bf00      	nop
 800e546:	3708      	adds	r7, #8
 800e548:	46bd      	mov	sp, r7
 800e54a:	bd80      	pop	{r7, pc}

0800e54c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b082      	sub	sp, #8
 800e550:	af00      	add	r7, sp, #0
 800e552:	6078      	str	r0, [r7, #4]
 800e554:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e556:	683b      	ldr	r3, [r7, #0]
 800e558:	885b      	ldrh	r3, [r3, #2]
 800e55a:	2b01      	cmp	r3, #1
 800e55c:	d106      	bne.n	800e56c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	2201      	movs	r2, #1
 800e562:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	f000 f92b 	bl	800e7c2 <USBD_CtlSendStatus>
  }
}
 800e56c:	bf00      	nop
 800e56e:	3708      	adds	r7, #8
 800e570:	46bd      	mov	sp, r7
 800e572:	bd80      	pop	{r7, pc}

0800e574 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b082      	sub	sp, #8
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
 800e57c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e584:	b2db      	uxtb	r3, r3
 800e586:	3b01      	subs	r3, #1
 800e588:	2b02      	cmp	r3, #2
 800e58a:	d80b      	bhi.n	800e5a4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e58c:	683b      	ldr	r3, [r7, #0]
 800e58e:	885b      	ldrh	r3, [r3, #2]
 800e590:	2b01      	cmp	r3, #1
 800e592:	d10c      	bne.n	800e5ae <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	2200      	movs	r2, #0
 800e598:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e59c:	6878      	ldr	r0, [r7, #4]
 800e59e:	f000 f910 	bl	800e7c2 <USBD_CtlSendStatus>
      }
      break;
 800e5a2:	e004      	b.n	800e5ae <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e5a4:	6839      	ldr	r1, [r7, #0]
 800e5a6:	6878      	ldr	r0, [r7, #4]
 800e5a8:	f000 f840 	bl	800e62c <USBD_CtlError>
      break;
 800e5ac:	e000      	b.n	800e5b0 <USBD_ClrFeature+0x3c>
      break;
 800e5ae:	bf00      	nop
  }
}
 800e5b0:	bf00      	nop
 800e5b2:	3708      	adds	r7, #8
 800e5b4:	46bd      	mov	sp, r7
 800e5b6:	bd80      	pop	{r7, pc}

0800e5b8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e5b8:	b580      	push	{r7, lr}
 800e5ba:	b084      	sub	sp, #16
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	6078      	str	r0, [r7, #4]
 800e5c0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	781a      	ldrb	r2, [r3, #0]
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	3301      	adds	r3, #1
 800e5d2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	781a      	ldrb	r2, [r3, #0]
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	3301      	adds	r3, #1
 800e5e0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e5e2:	68f8      	ldr	r0, [r7, #12]
 800e5e4:	f7ff fa91 	bl	800db0a <SWAPBYTE>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	461a      	mov	r2, r3
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	3301      	adds	r3, #1
 800e5f4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	3301      	adds	r3, #1
 800e5fa:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e5fc:	68f8      	ldr	r0, [r7, #12]
 800e5fe:	f7ff fa84 	bl	800db0a <SWAPBYTE>
 800e602:	4603      	mov	r3, r0
 800e604:	461a      	mov	r2, r3
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	3301      	adds	r3, #1
 800e60e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	3301      	adds	r3, #1
 800e614:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e616:	68f8      	ldr	r0, [r7, #12]
 800e618:	f7ff fa77 	bl	800db0a <SWAPBYTE>
 800e61c:	4603      	mov	r3, r0
 800e61e:	461a      	mov	r2, r3
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	80da      	strh	r2, [r3, #6]
}
 800e624:	bf00      	nop
 800e626:	3710      	adds	r7, #16
 800e628:	46bd      	mov	sp, r7
 800e62a:	bd80      	pop	{r7, pc}

0800e62c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	b082      	sub	sp, #8
 800e630:	af00      	add	r7, sp, #0
 800e632:	6078      	str	r0, [r7, #4]
 800e634:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e636:	2180      	movs	r1, #128	; 0x80
 800e638:	6878      	ldr	r0, [r7, #4]
 800e63a:	f004 fa63 	bl	8012b04 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e63e:	2100      	movs	r1, #0
 800e640:	6878      	ldr	r0, [r7, #4]
 800e642:	f004 fa5f 	bl	8012b04 <USBD_LL_StallEP>
}
 800e646:	bf00      	nop
 800e648:	3708      	adds	r7, #8
 800e64a:	46bd      	mov	sp, r7
 800e64c:	bd80      	pop	{r7, pc}

0800e64e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e64e:	b580      	push	{r7, lr}
 800e650:	b086      	sub	sp, #24
 800e652:	af00      	add	r7, sp, #0
 800e654:	60f8      	str	r0, [r7, #12]
 800e656:	60b9      	str	r1, [r7, #8]
 800e658:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e65a:	2300      	movs	r3, #0
 800e65c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d036      	beq.n	800e6d2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e668:	6938      	ldr	r0, [r7, #16]
 800e66a:	f000 f836 	bl	800e6da <USBD_GetLen>
 800e66e:	4603      	mov	r3, r0
 800e670:	3301      	adds	r3, #1
 800e672:	b29b      	uxth	r3, r3
 800e674:	005b      	lsls	r3, r3, #1
 800e676:	b29a      	uxth	r2, r3
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e67c:	7dfb      	ldrb	r3, [r7, #23]
 800e67e:	68ba      	ldr	r2, [r7, #8]
 800e680:	4413      	add	r3, r2
 800e682:	687a      	ldr	r2, [r7, #4]
 800e684:	7812      	ldrb	r2, [r2, #0]
 800e686:	701a      	strb	r2, [r3, #0]
  idx++;
 800e688:	7dfb      	ldrb	r3, [r7, #23]
 800e68a:	3301      	adds	r3, #1
 800e68c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e68e:	7dfb      	ldrb	r3, [r7, #23]
 800e690:	68ba      	ldr	r2, [r7, #8]
 800e692:	4413      	add	r3, r2
 800e694:	2203      	movs	r2, #3
 800e696:	701a      	strb	r2, [r3, #0]
  idx++;
 800e698:	7dfb      	ldrb	r3, [r7, #23]
 800e69a:	3301      	adds	r3, #1
 800e69c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e69e:	e013      	b.n	800e6c8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e6a0:	7dfb      	ldrb	r3, [r7, #23]
 800e6a2:	68ba      	ldr	r2, [r7, #8]
 800e6a4:	4413      	add	r3, r2
 800e6a6:	693a      	ldr	r2, [r7, #16]
 800e6a8:	7812      	ldrb	r2, [r2, #0]
 800e6aa:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e6ac:	693b      	ldr	r3, [r7, #16]
 800e6ae:	3301      	adds	r3, #1
 800e6b0:	613b      	str	r3, [r7, #16]
    idx++;
 800e6b2:	7dfb      	ldrb	r3, [r7, #23]
 800e6b4:	3301      	adds	r3, #1
 800e6b6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e6b8:	7dfb      	ldrb	r3, [r7, #23]
 800e6ba:	68ba      	ldr	r2, [r7, #8]
 800e6bc:	4413      	add	r3, r2
 800e6be:	2200      	movs	r2, #0
 800e6c0:	701a      	strb	r2, [r3, #0]
    idx++;
 800e6c2:	7dfb      	ldrb	r3, [r7, #23]
 800e6c4:	3301      	adds	r3, #1
 800e6c6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e6c8:	693b      	ldr	r3, [r7, #16]
 800e6ca:	781b      	ldrb	r3, [r3, #0]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d1e7      	bne.n	800e6a0 <USBD_GetString+0x52>
 800e6d0:	e000      	b.n	800e6d4 <USBD_GetString+0x86>
    return;
 800e6d2:	bf00      	nop
  }
}
 800e6d4:	3718      	adds	r7, #24
 800e6d6:	46bd      	mov	sp, r7
 800e6d8:	bd80      	pop	{r7, pc}

0800e6da <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e6da:	b480      	push	{r7}
 800e6dc:	b085      	sub	sp, #20
 800e6de:	af00      	add	r7, sp, #0
 800e6e0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e6ea:	e005      	b.n	800e6f8 <USBD_GetLen+0x1e>
  {
    len++;
 800e6ec:	7bfb      	ldrb	r3, [r7, #15]
 800e6ee:	3301      	adds	r3, #1
 800e6f0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e6f2:	68bb      	ldr	r3, [r7, #8]
 800e6f4:	3301      	adds	r3, #1
 800e6f6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	781b      	ldrb	r3, [r3, #0]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d1f5      	bne.n	800e6ec <USBD_GetLen+0x12>
  }

  return len;
 800e700:	7bfb      	ldrb	r3, [r7, #15]
}
 800e702:	4618      	mov	r0, r3
 800e704:	3714      	adds	r7, #20
 800e706:	46bd      	mov	sp, r7
 800e708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e70c:	4770      	bx	lr

0800e70e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e70e:	b580      	push	{r7, lr}
 800e710:	b084      	sub	sp, #16
 800e712:	af00      	add	r7, sp, #0
 800e714:	60f8      	str	r0, [r7, #12]
 800e716:	60b9      	str	r1, [r7, #8]
 800e718:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	2202      	movs	r2, #2
 800e71e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	687a      	ldr	r2, [r7, #4]
 800e726:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	687a      	ldr	r2, [r7, #4]
 800e72c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	68ba      	ldr	r2, [r7, #8]
 800e732:	2100      	movs	r1, #0
 800e734:	68f8      	ldr	r0, [r7, #12]
 800e736:	f004 fab3 	bl	8012ca0 <USBD_LL_Transmit>

  return USBD_OK;
 800e73a:	2300      	movs	r3, #0
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	3710      	adds	r7, #16
 800e740:	46bd      	mov	sp, r7
 800e742:	bd80      	pop	{r7, pc}

0800e744 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b084      	sub	sp, #16
 800e748:	af00      	add	r7, sp, #0
 800e74a:	60f8      	str	r0, [r7, #12]
 800e74c:	60b9      	str	r1, [r7, #8]
 800e74e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	68ba      	ldr	r2, [r7, #8]
 800e754:	2100      	movs	r1, #0
 800e756:	68f8      	ldr	r0, [r7, #12]
 800e758:	f004 faa2 	bl	8012ca0 <USBD_LL_Transmit>

  return USBD_OK;
 800e75c:	2300      	movs	r3, #0
}
 800e75e:	4618      	mov	r0, r3
 800e760:	3710      	adds	r7, #16
 800e762:	46bd      	mov	sp, r7
 800e764:	bd80      	pop	{r7, pc}

0800e766 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e766:	b580      	push	{r7, lr}
 800e768:	b084      	sub	sp, #16
 800e76a:	af00      	add	r7, sp, #0
 800e76c:	60f8      	str	r0, [r7, #12]
 800e76e:	60b9      	str	r1, [r7, #8]
 800e770:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	2203      	movs	r2, #3
 800e776:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	687a      	ldr	r2, [r7, #4]
 800e77e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	687a      	ldr	r2, [r7, #4]
 800e786:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	68ba      	ldr	r2, [r7, #8]
 800e78e:	2100      	movs	r1, #0
 800e790:	68f8      	ldr	r0, [r7, #12]
 800e792:	f004 fabd 	bl	8012d10 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e796:	2300      	movs	r3, #0
}
 800e798:	4618      	mov	r0, r3
 800e79a:	3710      	adds	r7, #16
 800e79c:	46bd      	mov	sp, r7
 800e79e:	bd80      	pop	{r7, pc}

0800e7a0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	b084      	sub	sp, #16
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	60f8      	str	r0, [r7, #12]
 800e7a8:	60b9      	str	r1, [r7, #8]
 800e7aa:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	68ba      	ldr	r2, [r7, #8]
 800e7b0:	2100      	movs	r1, #0
 800e7b2:	68f8      	ldr	r0, [r7, #12]
 800e7b4:	f004 faac 	bl	8012d10 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e7b8:	2300      	movs	r3, #0
}
 800e7ba:	4618      	mov	r0, r3
 800e7bc:	3710      	adds	r7, #16
 800e7be:	46bd      	mov	sp, r7
 800e7c0:	bd80      	pop	{r7, pc}

0800e7c2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e7c2:	b580      	push	{r7, lr}
 800e7c4:	b082      	sub	sp, #8
 800e7c6:	af00      	add	r7, sp, #0
 800e7c8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	2204      	movs	r2, #4
 800e7ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	2100      	movs	r1, #0
 800e7d8:	6878      	ldr	r0, [r7, #4]
 800e7da:	f004 fa61 	bl	8012ca0 <USBD_LL_Transmit>

  return USBD_OK;
 800e7de:	2300      	movs	r3, #0
}
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	3708      	adds	r7, #8
 800e7e4:	46bd      	mov	sp, r7
 800e7e6:	bd80      	pop	{r7, pc}

0800e7e8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b082      	sub	sp, #8
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	2205      	movs	r2, #5
 800e7f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	2100      	movs	r1, #0
 800e7fe:	6878      	ldr	r0, [r7, #4]
 800e800:	f004 fa86 	bl	8012d10 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e804:	2300      	movs	r3, #0
}
 800e806:	4618      	mov	r0, r3
 800e808:	3708      	adds	r7, #8
 800e80a:	46bd      	mov	sp, r7
 800e80c:	bd80      	pop	{r7, pc}
	...

0800e810 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e810:	b480      	push	{r7}
 800e812:	b087      	sub	sp, #28
 800e814:	af00      	add	r7, sp, #0
 800e816:	60f8      	str	r0, [r7, #12]
 800e818:	60b9      	str	r1, [r7, #8]
 800e81a:	4613      	mov	r3, r2
 800e81c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e81e:	2301      	movs	r3, #1
 800e820:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e822:	2300      	movs	r3, #0
 800e824:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e826:	4b1f      	ldr	r3, [pc, #124]	; (800e8a4 <FATFS_LinkDriverEx+0x94>)
 800e828:	7a5b      	ldrb	r3, [r3, #9]
 800e82a:	b2db      	uxtb	r3, r3
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d131      	bne.n	800e894 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e830:	4b1c      	ldr	r3, [pc, #112]	; (800e8a4 <FATFS_LinkDriverEx+0x94>)
 800e832:	7a5b      	ldrb	r3, [r3, #9]
 800e834:	b2db      	uxtb	r3, r3
 800e836:	461a      	mov	r2, r3
 800e838:	4b1a      	ldr	r3, [pc, #104]	; (800e8a4 <FATFS_LinkDriverEx+0x94>)
 800e83a:	2100      	movs	r1, #0
 800e83c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e83e:	4b19      	ldr	r3, [pc, #100]	; (800e8a4 <FATFS_LinkDriverEx+0x94>)
 800e840:	7a5b      	ldrb	r3, [r3, #9]
 800e842:	b2db      	uxtb	r3, r3
 800e844:	4a17      	ldr	r2, [pc, #92]	; (800e8a4 <FATFS_LinkDriverEx+0x94>)
 800e846:	009b      	lsls	r3, r3, #2
 800e848:	4413      	add	r3, r2
 800e84a:	68fa      	ldr	r2, [r7, #12]
 800e84c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e84e:	4b15      	ldr	r3, [pc, #84]	; (800e8a4 <FATFS_LinkDriverEx+0x94>)
 800e850:	7a5b      	ldrb	r3, [r3, #9]
 800e852:	b2db      	uxtb	r3, r3
 800e854:	461a      	mov	r2, r3
 800e856:	4b13      	ldr	r3, [pc, #76]	; (800e8a4 <FATFS_LinkDriverEx+0x94>)
 800e858:	4413      	add	r3, r2
 800e85a:	79fa      	ldrb	r2, [r7, #7]
 800e85c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e85e:	4b11      	ldr	r3, [pc, #68]	; (800e8a4 <FATFS_LinkDriverEx+0x94>)
 800e860:	7a5b      	ldrb	r3, [r3, #9]
 800e862:	b2db      	uxtb	r3, r3
 800e864:	1c5a      	adds	r2, r3, #1
 800e866:	b2d1      	uxtb	r1, r2
 800e868:	4a0e      	ldr	r2, [pc, #56]	; (800e8a4 <FATFS_LinkDriverEx+0x94>)
 800e86a:	7251      	strb	r1, [r2, #9]
 800e86c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e86e:	7dbb      	ldrb	r3, [r7, #22]
 800e870:	3330      	adds	r3, #48	; 0x30
 800e872:	b2da      	uxtb	r2, r3
 800e874:	68bb      	ldr	r3, [r7, #8]
 800e876:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	3301      	adds	r3, #1
 800e87c:	223a      	movs	r2, #58	; 0x3a
 800e87e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	3302      	adds	r3, #2
 800e884:	222f      	movs	r2, #47	; 0x2f
 800e886:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e888:	68bb      	ldr	r3, [r7, #8]
 800e88a:	3303      	adds	r3, #3
 800e88c:	2200      	movs	r2, #0
 800e88e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e890:	2300      	movs	r3, #0
 800e892:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e894:	7dfb      	ldrb	r3, [r7, #23]
}
 800e896:	4618      	mov	r0, r3
 800e898:	371c      	adds	r7, #28
 800e89a:	46bd      	mov	sp, r7
 800e89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a0:	4770      	bx	lr
 800e8a2:	bf00      	nop
 800e8a4:	200001e4 	.word	0x200001e4

0800e8a8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b082      	sub	sp, #8
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
 800e8b0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	6839      	ldr	r1, [r7, #0]
 800e8b6:	6878      	ldr	r0, [r7, #4]
 800e8b8:	f7ff ffaa 	bl	800e810 <FATFS_LinkDriverEx>
 800e8bc:	4603      	mov	r3, r0
}
 800e8be:	4618      	mov	r0, r3
 800e8c0:	3708      	adds	r7, #8
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	bd80      	pop	{r7, pc}
	...

0800e8c8 <__NVIC_SetPriority>:
{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b083      	sub	sp, #12
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	4603      	mov	r3, r0
 800e8d0:	6039      	str	r1, [r7, #0]
 800e8d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e8d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	db0a      	blt.n	800e8f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	b2da      	uxtb	r2, r3
 800e8e0:	490c      	ldr	r1, [pc, #48]	; (800e914 <__NVIC_SetPriority+0x4c>)
 800e8e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e8e6:	0112      	lsls	r2, r2, #4
 800e8e8:	b2d2      	uxtb	r2, r2
 800e8ea:	440b      	add	r3, r1
 800e8ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800e8f0:	e00a      	b.n	800e908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e8f2:	683b      	ldr	r3, [r7, #0]
 800e8f4:	b2da      	uxtb	r2, r3
 800e8f6:	4908      	ldr	r1, [pc, #32]	; (800e918 <__NVIC_SetPriority+0x50>)
 800e8f8:	79fb      	ldrb	r3, [r7, #7]
 800e8fa:	f003 030f 	and.w	r3, r3, #15
 800e8fe:	3b04      	subs	r3, #4
 800e900:	0112      	lsls	r2, r2, #4
 800e902:	b2d2      	uxtb	r2, r2
 800e904:	440b      	add	r3, r1
 800e906:	761a      	strb	r2, [r3, #24]
}
 800e908:	bf00      	nop
 800e90a:	370c      	adds	r7, #12
 800e90c:	46bd      	mov	sp, r7
 800e90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e912:	4770      	bx	lr
 800e914:	e000e100 	.word	0xe000e100
 800e918:	e000ed00 	.word	0xe000ed00

0800e91c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800e91c:	b580      	push	{r7, lr}
 800e91e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800e920:	4b05      	ldr	r3, [pc, #20]	; (800e938 <SysTick_Handler+0x1c>)
 800e922:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800e924:	f002 fb58 	bl	8010fd8 <xTaskGetSchedulerState>
 800e928:	4603      	mov	r3, r0
 800e92a:	2b01      	cmp	r3, #1
 800e92c:	d001      	beq.n	800e932 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800e92e:	f003 f97b 	bl	8011c28 <xPortSysTickHandler>
  }
}
 800e932:	bf00      	nop
 800e934:	bd80      	pop	{r7, pc}
 800e936:	bf00      	nop
 800e938:	e000e010 	.word	0xe000e010

0800e93c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800e93c:	b580      	push	{r7, lr}
 800e93e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800e940:	2100      	movs	r1, #0
 800e942:	f06f 0004 	mvn.w	r0, #4
 800e946:	f7ff ffbf 	bl	800e8c8 <__NVIC_SetPriority>
#endif
}
 800e94a:	bf00      	nop
 800e94c:	bd80      	pop	{r7, pc}
	...

0800e950 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e950:	b480      	push	{r7}
 800e952:	b083      	sub	sp, #12
 800e954:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e956:	f3ef 8305 	mrs	r3, IPSR
 800e95a:	603b      	str	r3, [r7, #0]
  return(result);
 800e95c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d003      	beq.n	800e96a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800e962:	f06f 0305 	mvn.w	r3, #5
 800e966:	607b      	str	r3, [r7, #4]
 800e968:	e00c      	b.n	800e984 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e96a:	4b0a      	ldr	r3, [pc, #40]	; (800e994 <osKernelInitialize+0x44>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d105      	bne.n	800e97e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800e972:	4b08      	ldr	r3, [pc, #32]	; (800e994 <osKernelInitialize+0x44>)
 800e974:	2201      	movs	r2, #1
 800e976:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e978:	2300      	movs	r3, #0
 800e97a:	607b      	str	r3, [r7, #4]
 800e97c:	e002      	b.n	800e984 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800e97e:	f04f 33ff 	mov.w	r3, #4294967295
 800e982:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e984:	687b      	ldr	r3, [r7, #4]
}
 800e986:	4618      	mov	r0, r3
 800e988:	370c      	adds	r7, #12
 800e98a:	46bd      	mov	sp, r7
 800e98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e990:	4770      	bx	lr
 800e992:	bf00      	nop
 800e994:	200001f0 	.word	0x200001f0

0800e998 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800e998:	b580      	push	{r7, lr}
 800e99a:	b082      	sub	sp, #8
 800e99c:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800e99e:	f002 fb1b 	bl	8010fd8 <xTaskGetSchedulerState>
 800e9a2:	4603      	mov	r3, r0
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d004      	beq.n	800e9b2 <osKernelGetState+0x1a>
 800e9a8:	2b02      	cmp	r3, #2
 800e9aa:	d105      	bne.n	800e9b8 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800e9ac:	2302      	movs	r3, #2
 800e9ae:	607b      	str	r3, [r7, #4]
      break;
 800e9b0:	e00c      	b.n	800e9cc <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 800e9b2:	2303      	movs	r3, #3
 800e9b4:	607b      	str	r3, [r7, #4]
      break;
 800e9b6:	e009      	b.n	800e9cc <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800e9b8:	4b07      	ldr	r3, [pc, #28]	; (800e9d8 <osKernelGetState+0x40>)
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	2b01      	cmp	r3, #1
 800e9be:	d102      	bne.n	800e9c6 <osKernelGetState+0x2e>
        state = osKernelReady;
 800e9c0:	2301      	movs	r3, #1
 800e9c2:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 800e9c4:	e001      	b.n	800e9ca <osKernelGetState+0x32>
        state = osKernelInactive;
 800e9c6:	2300      	movs	r3, #0
 800e9c8:	607b      	str	r3, [r7, #4]
      break;
 800e9ca:	bf00      	nop
  }

  return (state);
 800e9cc:	687b      	ldr	r3, [r7, #4]
}
 800e9ce:	4618      	mov	r0, r3
 800e9d0:	3708      	adds	r7, #8
 800e9d2:	46bd      	mov	sp, r7
 800e9d4:	bd80      	pop	{r7, pc}
 800e9d6:	bf00      	nop
 800e9d8:	200001f0 	.word	0x200001f0

0800e9dc <osKernelStart>:

osStatus_t osKernelStart (void) {
 800e9dc:	b580      	push	{r7, lr}
 800e9de:	b082      	sub	sp, #8
 800e9e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e9e2:	f3ef 8305 	mrs	r3, IPSR
 800e9e6:	603b      	str	r3, [r7, #0]
  return(result);
 800e9e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d003      	beq.n	800e9f6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800e9ee:	f06f 0305 	mvn.w	r3, #5
 800e9f2:	607b      	str	r3, [r7, #4]
 800e9f4:	e010      	b.n	800ea18 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800e9f6:	4b0b      	ldr	r3, [pc, #44]	; (800ea24 <osKernelStart+0x48>)
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	2b01      	cmp	r3, #1
 800e9fc:	d109      	bne.n	800ea12 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800e9fe:	f7ff ff9d 	bl	800e93c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ea02:	4b08      	ldr	r3, [pc, #32]	; (800ea24 <osKernelStart+0x48>)
 800ea04:	2202      	movs	r2, #2
 800ea06:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ea08:	f001 fdee 	bl	80105e8 <vTaskStartScheduler>
      stat = osOK;
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	607b      	str	r3, [r7, #4]
 800ea10:	e002      	b.n	800ea18 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ea12:	f04f 33ff 	mov.w	r3, #4294967295
 800ea16:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ea18:	687b      	ldr	r3, [r7, #4]
}
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	3708      	adds	r7, #8
 800ea1e:	46bd      	mov	sp, r7
 800ea20:	bd80      	pop	{r7, pc}
 800ea22:	bf00      	nop
 800ea24:	200001f0 	.word	0x200001f0

0800ea28 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b082      	sub	sp, #8
 800ea2c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea2e:	f3ef 8305 	mrs	r3, IPSR
 800ea32:	603b      	str	r3, [r7, #0]
  return(result);
 800ea34:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d003      	beq.n	800ea42 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800ea3a:	f001 fef7 	bl	801082c <xTaskGetTickCountFromISR>
 800ea3e:	6078      	str	r0, [r7, #4]
 800ea40:	e002      	b.n	800ea48 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800ea42:	f001 fee3 	bl	801080c <xTaskGetTickCount>
 800ea46:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800ea48:	687b      	ldr	r3, [r7, #4]
}
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	3708      	adds	r7, #8
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	bd80      	pop	{r7, pc}

0800ea52 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ea52:	b580      	push	{r7, lr}
 800ea54:	b08e      	sub	sp, #56	; 0x38
 800ea56:	af04      	add	r7, sp, #16
 800ea58:	60f8      	str	r0, [r7, #12]
 800ea5a:	60b9      	str	r1, [r7, #8]
 800ea5c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ea5e:	2300      	movs	r3, #0
 800ea60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea62:	f3ef 8305 	mrs	r3, IPSR
 800ea66:	617b      	str	r3, [r7, #20]
  return(result);
 800ea68:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d17e      	bne.n	800eb6c <osThreadNew+0x11a>
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d07b      	beq.n	800eb6c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ea74:	2380      	movs	r3, #128	; 0x80
 800ea76:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ea78:	2318      	movs	r3, #24
 800ea7a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ea80:	f04f 33ff 	mov.w	r3, #4294967295
 800ea84:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d045      	beq.n	800eb18 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d002      	beq.n	800ea9a <osThreadNew+0x48>
        name = attr->name;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	699b      	ldr	r3, [r3, #24]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d002      	beq.n	800eaa8 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	699b      	ldr	r3, [r3, #24]
 800eaa6:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800eaa8:	69fb      	ldr	r3, [r7, #28]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d008      	beq.n	800eac0 <osThreadNew+0x6e>
 800eaae:	69fb      	ldr	r3, [r7, #28]
 800eab0:	2b38      	cmp	r3, #56	; 0x38
 800eab2:	d805      	bhi.n	800eac0 <osThreadNew+0x6e>
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	685b      	ldr	r3, [r3, #4]
 800eab8:	f003 0301 	and.w	r3, r3, #1
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d001      	beq.n	800eac4 <osThreadNew+0x72>
        return (NULL);
 800eac0:	2300      	movs	r3, #0
 800eac2:	e054      	b.n	800eb6e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	695b      	ldr	r3, [r3, #20]
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d003      	beq.n	800ead4 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	695b      	ldr	r3, [r3, #20]
 800ead0:	089b      	lsrs	r3, r3, #2
 800ead2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	689b      	ldr	r3, [r3, #8]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d00e      	beq.n	800eafa <osThreadNew+0xa8>
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	68db      	ldr	r3, [r3, #12]
 800eae0:	2b5b      	cmp	r3, #91	; 0x5b
 800eae2:	d90a      	bls.n	800eafa <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d006      	beq.n	800eafa <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	695b      	ldr	r3, [r3, #20]
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d002      	beq.n	800eafa <osThreadNew+0xa8>
        mem = 1;
 800eaf4:	2301      	movs	r3, #1
 800eaf6:	61bb      	str	r3, [r7, #24]
 800eaf8:	e010      	b.n	800eb1c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	689b      	ldr	r3, [r3, #8]
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d10c      	bne.n	800eb1c <osThreadNew+0xca>
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	68db      	ldr	r3, [r3, #12]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d108      	bne.n	800eb1c <osThreadNew+0xca>
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	691b      	ldr	r3, [r3, #16]
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d104      	bne.n	800eb1c <osThreadNew+0xca>
          mem = 0;
 800eb12:	2300      	movs	r3, #0
 800eb14:	61bb      	str	r3, [r7, #24]
 800eb16:	e001      	b.n	800eb1c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800eb18:	2300      	movs	r3, #0
 800eb1a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800eb1c:	69bb      	ldr	r3, [r7, #24]
 800eb1e:	2b01      	cmp	r3, #1
 800eb20:	d110      	bne.n	800eb44 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800eb26:	687a      	ldr	r2, [r7, #4]
 800eb28:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800eb2a:	9202      	str	r2, [sp, #8]
 800eb2c:	9301      	str	r3, [sp, #4]
 800eb2e:	69fb      	ldr	r3, [r7, #28]
 800eb30:	9300      	str	r3, [sp, #0]
 800eb32:	68bb      	ldr	r3, [r7, #8]
 800eb34:	6a3a      	ldr	r2, [r7, #32]
 800eb36:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800eb38:	68f8      	ldr	r0, [r7, #12]
 800eb3a:	f001 fb7f 	bl	801023c <xTaskCreateStatic>
 800eb3e:	4603      	mov	r3, r0
 800eb40:	613b      	str	r3, [r7, #16]
 800eb42:	e013      	b.n	800eb6c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800eb44:	69bb      	ldr	r3, [r7, #24]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d110      	bne.n	800eb6c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800eb4a:	6a3b      	ldr	r3, [r7, #32]
 800eb4c:	b29a      	uxth	r2, r3
 800eb4e:	f107 0310 	add.w	r3, r7, #16
 800eb52:	9301      	str	r3, [sp, #4]
 800eb54:	69fb      	ldr	r3, [r7, #28]
 800eb56:	9300      	str	r3, [sp, #0]
 800eb58:	68bb      	ldr	r3, [r7, #8]
 800eb5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800eb5c:	68f8      	ldr	r0, [r7, #12]
 800eb5e:	f001 fbca 	bl	80102f6 <xTaskCreate>
 800eb62:	4603      	mov	r3, r0
 800eb64:	2b01      	cmp	r3, #1
 800eb66:	d001      	beq.n	800eb6c <osThreadNew+0x11a>
            hTask = NULL;
 800eb68:	2300      	movs	r3, #0
 800eb6a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800eb6c:	693b      	ldr	r3, [r7, #16]
}
 800eb6e:	4618      	mov	r0, r3
 800eb70:	3728      	adds	r7, #40	; 0x28
 800eb72:	46bd      	mov	sp, r7
 800eb74:	bd80      	pop	{r7, pc}

0800eb76 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800eb76:	b580      	push	{r7, lr}
 800eb78:	b084      	sub	sp, #16
 800eb7a:	af00      	add	r7, sp, #0
 800eb7c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb7e:	f3ef 8305 	mrs	r3, IPSR
 800eb82:	60bb      	str	r3, [r7, #8]
  return(result);
 800eb84:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d003      	beq.n	800eb92 <osDelay+0x1c>
    stat = osErrorISR;
 800eb8a:	f06f 0305 	mvn.w	r3, #5
 800eb8e:	60fb      	str	r3, [r7, #12]
 800eb90:	e007      	b.n	800eba2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800eb92:	2300      	movs	r3, #0
 800eb94:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d002      	beq.n	800eba2 <osDelay+0x2c>
      vTaskDelay(ticks);
 800eb9c:	6878      	ldr	r0, [r7, #4]
 800eb9e:	f001 fcef 	bl	8010580 <vTaskDelay>
    }
  }

  return (stat);
 800eba2:	68fb      	ldr	r3, [r7, #12]
}
 800eba4:	4618      	mov	r0, r3
 800eba6:	3710      	adds	r7, #16
 800eba8:	46bd      	mov	sp, r7
 800ebaa:	bd80      	pop	{r7, pc}

0800ebac <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b086      	sub	sp, #24
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ebb8:	f3ef 8305 	mrs	r3, IPSR
 800ebbc:	60fb      	str	r3, [r7, #12]
  return(result);
 800ebbe:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d12d      	bne.n	800ec20 <osEventFlagsNew+0x74>
    mem = -1;
 800ebc4:	f04f 33ff 	mov.w	r3, #4294967295
 800ebc8:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d015      	beq.n	800ebfc <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	689b      	ldr	r3, [r3, #8]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d006      	beq.n	800ebe6 <osEventFlagsNew+0x3a>
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	68db      	ldr	r3, [r3, #12]
 800ebdc:	2b1f      	cmp	r3, #31
 800ebde:	d902      	bls.n	800ebe6 <osEventFlagsNew+0x3a>
        mem = 1;
 800ebe0:	2301      	movs	r3, #1
 800ebe2:	613b      	str	r3, [r7, #16]
 800ebe4:	e00c      	b.n	800ec00 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	689b      	ldr	r3, [r3, #8]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d108      	bne.n	800ec00 <osEventFlagsNew+0x54>
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	68db      	ldr	r3, [r3, #12]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d104      	bne.n	800ec00 <osEventFlagsNew+0x54>
          mem = 0;
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	613b      	str	r3, [r7, #16]
 800ebfa:	e001      	b.n	800ec00 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	2b01      	cmp	r3, #1
 800ec04:	d106      	bne.n	800ec14 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	689b      	ldr	r3, [r3, #8]
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	f000 fa50 	bl	800f0b0 <xEventGroupCreateStatic>
 800ec10:	6178      	str	r0, [r7, #20]
 800ec12:	e005      	b.n	800ec20 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800ec14:	693b      	ldr	r3, [r7, #16]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d102      	bne.n	800ec20 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800ec1a:	f000 fa80 	bl	800f11e <xEventGroupCreate>
 800ec1e:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800ec20:	697b      	ldr	r3, [r7, #20]
}
 800ec22:	4618      	mov	r0, r3
 800ec24:	3718      	adds	r7, #24
 800ec26:	46bd      	mov	sp, r7
 800ec28:	bd80      	pop	{r7, pc}
	...

0800ec2c <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800ec2c:	b580      	push	{r7, lr}
 800ec2e:	b086      	sub	sp, #24
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	6078      	str	r0, [r7, #4]
 800ec34:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800ec3a:	693b      	ldr	r3, [r7, #16]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d004      	beq.n	800ec4a <osEventFlagsSet+0x1e>
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d003      	beq.n	800ec52 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 800ec4a:	f06f 0303 	mvn.w	r3, #3
 800ec4e:	617b      	str	r3, [r7, #20]
 800ec50:	e028      	b.n	800eca4 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec52:	f3ef 8305 	mrs	r3, IPSR
 800ec56:	60fb      	str	r3, [r7, #12]
  return(result);
 800ec58:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d01d      	beq.n	800ec9a <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800ec5e:	2300      	movs	r3, #0
 800ec60:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800ec62:	f107 0308 	add.w	r3, r7, #8
 800ec66:	461a      	mov	r2, r3
 800ec68:	6839      	ldr	r1, [r7, #0]
 800ec6a:	6938      	ldr	r0, [r7, #16]
 800ec6c:	f000 fc78 	bl	800f560 <xEventGroupSetBitsFromISR>
 800ec70:	4603      	mov	r3, r0
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d103      	bne.n	800ec7e <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 800ec76:	f06f 0302 	mvn.w	r3, #2
 800ec7a:	617b      	str	r3, [r7, #20]
 800ec7c:	e012      	b.n	800eca4 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 800ec7e:	683b      	ldr	r3, [r7, #0]
 800ec80:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800ec82:	68bb      	ldr	r3, [r7, #8]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d00d      	beq.n	800eca4 <osEventFlagsSet+0x78>
 800ec88:	4b09      	ldr	r3, [pc, #36]	; (800ecb0 <osEventFlagsSet+0x84>)
 800ec8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ec8e:	601a      	str	r2, [r3, #0]
 800ec90:	f3bf 8f4f 	dsb	sy
 800ec94:	f3bf 8f6f 	isb	sy
 800ec98:	e004      	b.n	800eca4 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800ec9a:	6839      	ldr	r1, [r7, #0]
 800ec9c:	6938      	ldr	r0, [r7, #16]
 800ec9e:	f000 fb97 	bl	800f3d0 <xEventGroupSetBits>
 800eca2:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800eca4:	697b      	ldr	r3, [r7, #20]
}
 800eca6:	4618      	mov	r0, r3
 800eca8:	3718      	adds	r7, #24
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	bd80      	pop	{r7, pc}
 800ecae:	bf00      	nop
 800ecb0:	e000ed04 	.word	0xe000ed04

0800ecb4 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b086      	sub	sp, #24
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	6078      	str	r0, [r7, #4]
 800ecbc:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800ecc2:	693b      	ldr	r3, [r7, #16]
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d004      	beq.n	800ecd2 <osEventFlagsClear+0x1e>
 800ecc8:	683b      	ldr	r3, [r7, #0]
 800ecca:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d003      	beq.n	800ecda <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 800ecd2:	f06f 0303 	mvn.w	r3, #3
 800ecd6:	617b      	str	r3, [r7, #20]
 800ecd8:	e019      	b.n	800ed0e <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecda:	f3ef 8305 	mrs	r3, IPSR
 800ecde:	60fb      	str	r3, [r7, #12]
  return(result);
 800ece0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d00e      	beq.n	800ed04 <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 800ece6:	6938      	ldr	r0, [r7, #16]
 800ece8:	f000 fb4e 	bl	800f388 <xEventGroupGetBitsFromISR>
 800ecec:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 800ecee:	6839      	ldr	r1, [r7, #0]
 800ecf0:	6938      	ldr	r0, [r7, #16]
 800ecf2:	f000 fb35 	bl	800f360 <xEventGroupClearBitsFromISR>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d108      	bne.n	800ed0e <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 800ecfc:	f06f 0302 	mvn.w	r3, #2
 800ed00:	617b      	str	r3, [r7, #20]
 800ed02:	e004      	b.n	800ed0e <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 800ed04:	6839      	ldr	r1, [r7, #0]
 800ed06:	6938      	ldr	r0, [r7, #16]
 800ed08:	f000 faf2 	bl	800f2f0 <xEventGroupClearBits>
 800ed0c:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800ed0e:	697b      	ldr	r3, [r7, #20]
}
 800ed10:	4618      	mov	r0, r3
 800ed12:	3718      	adds	r7, #24
 800ed14:	46bd      	mov	sp, r7
 800ed16:	bd80      	pop	{r7, pc}

0800ed18 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b08c      	sub	sp, #48	; 0x30
 800ed1c:	af02      	add	r7, sp, #8
 800ed1e:	60f8      	str	r0, [r7, #12]
 800ed20:	60b9      	str	r1, [r7, #8]
 800ed22:	607a      	str	r2, [r7, #4]
 800ed24:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800ed2a:	69bb      	ldr	r3, [r7, #24]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d004      	beq.n	800ed3a <osEventFlagsWait+0x22>
 800ed30:	68bb      	ldr	r3, [r7, #8]
 800ed32:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d003      	beq.n	800ed42 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800ed3a:	f06f 0303 	mvn.w	r3, #3
 800ed3e:	61fb      	str	r3, [r7, #28]
 800ed40:	e04b      	b.n	800edda <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed42:	f3ef 8305 	mrs	r3, IPSR
 800ed46:	617b      	str	r3, [r7, #20]
  return(result);
 800ed48:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d003      	beq.n	800ed56 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 800ed4e:	f06f 0305 	mvn.w	r3, #5
 800ed52:	61fb      	str	r3, [r7, #28]
 800ed54:	e041      	b.n	800edda <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	f003 0301 	and.w	r3, r3, #1
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d002      	beq.n	800ed66 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 800ed60:	2301      	movs	r3, #1
 800ed62:	627b      	str	r3, [r7, #36]	; 0x24
 800ed64:	e001      	b.n	800ed6a <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 800ed66:	2300      	movs	r3, #0
 800ed68:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	f003 0302 	and.w	r3, r3, #2
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d002      	beq.n	800ed7a <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 800ed74:	2300      	movs	r3, #0
 800ed76:	623b      	str	r3, [r7, #32]
 800ed78:	e001      	b.n	800ed7e <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 800ed7a:	2301      	movs	r3, #1
 800ed7c:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	9300      	str	r3, [sp, #0]
 800ed82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed84:	6a3a      	ldr	r2, [r7, #32]
 800ed86:	68b9      	ldr	r1, [r7, #8]
 800ed88:	69b8      	ldr	r0, [r7, #24]
 800ed8a:	f000 f9e3 	bl	800f154 <xEventGroupWaitBits>
 800ed8e:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	f003 0301 	and.w	r3, r3, #1
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d010      	beq.n	800edbc <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 800ed9a:	68ba      	ldr	r2, [r7, #8]
 800ed9c:	69fb      	ldr	r3, [r7, #28]
 800ed9e:	4013      	ands	r3, r2
 800eda0:	68ba      	ldr	r2, [r7, #8]
 800eda2:	429a      	cmp	r2, r3
 800eda4:	d019      	beq.n	800edda <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d003      	beq.n	800edb4 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 800edac:	f06f 0301 	mvn.w	r3, #1
 800edb0:	61fb      	str	r3, [r7, #28]
 800edb2:	e012      	b.n	800edda <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800edb4:	f06f 0302 	mvn.w	r3, #2
 800edb8:	61fb      	str	r3, [r7, #28]
 800edba:	e00e      	b.n	800edda <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800edbc:	68ba      	ldr	r2, [r7, #8]
 800edbe:	69fb      	ldr	r3, [r7, #28]
 800edc0:	4013      	ands	r3, r2
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d109      	bne.n	800edda <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d003      	beq.n	800edd4 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 800edcc:	f06f 0301 	mvn.w	r3, #1
 800edd0:	61fb      	str	r3, [r7, #28]
 800edd2:	e002      	b.n	800edda <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800edd4:	f06f 0302 	mvn.w	r3, #2
 800edd8:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800edda:	69fb      	ldr	r3, [r7, #28]
}
 800eddc:	4618      	mov	r0, r3
 800edde:	3728      	adds	r7, #40	; 0x28
 800ede0:	46bd      	mov	sp, r7
 800ede2:	bd80      	pop	{r7, pc}

0800ede4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b08a      	sub	sp, #40	; 0x28
 800ede8:	af02      	add	r7, sp, #8
 800edea:	60f8      	str	r0, [r7, #12]
 800edec:	60b9      	str	r1, [r7, #8]
 800edee:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800edf0:	2300      	movs	r3, #0
 800edf2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800edf4:	f3ef 8305 	mrs	r3, IPSR
 800edf8:	613b      	str	r3, [r7, #16]
  return(result);
 800edfa:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d15f      	bne.n	800eec0 <osMessageQueueNew+0xdc>
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d05c      	beq.n	800eec0 <osMessageQueueNew+0xdc>
 800ee06:	68bb      	ldr	r3, [r7, #8]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d059      	beq.n	800eec0 <osMessageQueueNew+0xdc>
    mem = -1;
 800ee0c:	f04f 33ff 	mov.w	r3, #4294967295
 800ee10:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d029      	beq.n	800ee6c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	689b      	ldr	r3, [r3, #8]
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d012      	beq.n	800ee46 <osMessageQueueNew+0x62>
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	68db      	ldr	r3, [r3, #12]
 800ee24:	2b4f      	cmp	r3, #79	; 0x4f
 800ee26:	d90e      	bls.n	800ee46 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d00a      	beq.n	800ee46 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	695a      	ldr	r2, [r3, #20]
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	68b9      	ldr	r1, [r7, #8]
 800ee38:	fb01 f303 	mul.w	r3, r1, r3
 800ee3c:	429a      	cmp	r2, r3
 800ee3e:	d302      	bcc.n	800ee46 <osMessageQueueNew+0x62>
        mem = 1;
 800ee40:	2301      	movs	r3, #1
 800ee42:	61bb      	str	r3, [r7, #24]
 800ee44:	e014      	b.n	800ee70 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	689b      	ldr	r3, [r3, #8]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d110      	bne.n	800ee70 <osMessageQueueNew+0x8c>
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	68db      	ldr	r3, [r3, #12]
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d10c      	bne.n	800ee70 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d108      	bne.n	800ee70 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	695b      	ldr	r3, [r3, #20]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d104      	bne.n	800ee70 <osMessageQueueNew+0x8c>
          mem = 0;
 800ee66:	2300      	movs	r3, #0
 800ee68:	61bb      	str	r3, [r7, #24]
 800ee6a:	e001      	b.n	800ee70 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ee70:	69bb      	ldr	r3, [r7, #24]
 800ee72:	2b01      	cmp	r3, #1
 800ee74:	d10b      	bne.n	800ee8e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	691a      	ldr	r2, [r3, #16]
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	689b      	ldr	r3, [r3, #8]
 800ee7e:	2100      	movs	r1, #0
 800ee80:	9100      	str	r1, [sp, #0]
 800ee82:	68b9      	ldr	r1, [r7, #8]
 800ee84:	68f8      	ldr	r0, [r7, #12]
 800ee86:	f000 fc9b 	bl	800f7c0 <xQueueGenericCreateStatic>
 800ee8a:	61f8      	str	r0, [r7, #28]
 800ee8c:	e008      	b.n	800eea0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800ee8e:	69bb      	ldr	r3, [r7, #24]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d105      	bne.n	800eea0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800ee94:	2200      	movs	r2, #0
 800ee96:	68b9      	ldr	r1, [r7, #8]
 800ee98:	68f8      	ldr	r0, [r7, #12]
 800ee9a:	f000 fd09 	bl	800f8b0 <xQueueGenericCreate>
 800ee9e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800eea0:	69fb      	ldr	r3, [r7, #28]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d00c      	beq.n	800eec0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d003      	beq.n	800eeb4 <osMessageQueueNew+0xd0>
        name = attr->name;
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	617b      	str	r3, [r7, #20]
 800eeb2:	e001      	b.n	800eeb8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800eeb8:	6979      	ldr	r1, [r7, #20]
 800eeba:	69f8      	ldr	r0, [r7, #28]
 800eebc:	f001 f960 	bl	8010180 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800eec0:	69fb      	ldr	r3, [r7, #28]
}
 800eec2:	4618      	mov	r0, r3
 800eec4:	3720      	adds	r7, #32
 800eec6:	46bd      	mov	sp, r7
 800eec8:	bd80      	pop	{r7, pc}
	...

0800eecc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800eecc:	b580      	push	{r7, lr}
 800eece:	b088      	sub	sp, #32
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	60f8      	str	r0, [r7, #12]
 800eed4:	60b9      	str	r1, [r7, #8]
 800eed6:	603b      	str	r3, [r7, #0]
 800eed8:	4613      	mov	r3, r2
 800eeda:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800eee0:	2300      	movs	r3, #0
 800eee2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eee4:	f3ef 8305 	mrs	r3, IPSR
 800eee8:	617b      	str	r3, [r7, #20]
  return(result);
 800eeea:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d028      	beq.n	800ef42 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800eef0:	69bb      	ldr	r3, [r7, #24]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d005      	beq.n	800ef02 <osMessageQueuePut+0x36>
 800eef6:	68bb      	ldr	r3, [r7, #8]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d002      	beq.n	800ef02 <osMessageQueuePut+0x36>
 800eefc:	683b      	ldr	r3, [r7, #0]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d003      	beq.n	800ef0a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800ef02:	f06f 0303 	mvn.w	r3, #3
 800ef06:	61fb      	str	r3, [r7, #28]
 800ef08:	e038      	b.n	800ef7c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800ef0e:	f107 0210 	add.w	r2, r7, #16
 800ef12:	2300      	movs	r3, #0
 800ef14:	68b9      	ldr	r1, [r7, #8]
 800ef16:	69b8      	ldr	r0, [r7, #24]
 800ef18:	f000 fe26 	bl	800fb68 <xQueueGenericSendFromISR>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	2b01      	cmp	r3, #1
 800ef20:	d003      	beq.n	800ef2a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800ef22:	f06f 0302 	mvn.w	r3, #2
 800ef26:	61fb      	str	r3, [r7, #28]
 800ef28:	e028      	b.n	800ef7c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800ef2a:	693b      	ldr	r3, [r7, #16]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d025      	beq.n	800ef7c <osMessageQueuePut+0xb0>
 800ef30:	4b15      	ldr	r3, [pc, #84]	; (800ef88 <osMessageQueuePut+0xbc>)
 800ef32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef36:	601a      	str	r2, [r3, #0]
 800ef38:	f3bf 8f4f 	dsb	sy
 800ef3c:	f3bf 8f6f 	isb	sy
 800ef40:	e01c      	b.n	800ef7c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ef42:	69bb      	ldr	r3, [r7, #24]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d002      	beq.n	800ef4e <osMessageQueuePut+0x82>
 800ef48:	68bb      	ldr	r3, [r7, #8]
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d103      	bne.n	800ef56 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ef4e:	f06f 0303 	mvn.w	r3, #3
 800ef52:	61fb      	str	r3, [r7, #28]
 800ef54:	e012      	b.n	800ef7c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ef56:	2300      	movs	r3, #0
 800ef58:	683a      	ldr	r2, [r7, #0]
 800ef5a:	68b9      	ldr	r1, [r7, #8]
 800ef5c:	69b8      	ldr	r0, [r7, #24]
 800ef5e:	f000 fd05 	bl	800f96c <xQueueGenericSend>
 800ef62:	4603      	mov	r3, r0
 800ef64:	2b01      	cmp	r3, #1
 800ef66:	d009      	beq.n	800ef7c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800ef68:	683b      	ldr	r3, [r7, #0]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d003      	beq.n	800ef76 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800ef6e:	f06f 0301 	mvn.w	r3, #1
 800ef72:	61fb      	str	r3, [r7, #28]
 800ef74:	e002      	b.n	800ef7c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800ef76:	f06f 0302 	mvn.w	r3, #2
 800ef7a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ef7c:	69fb      	ldr	r3, [r7, #28]
}
 800ef7e:	4618      	mov	r0, r3
 800ef80:	3720      	adds	r7, #32
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}
 800ef86:	bf00      	nop
 800ef88:	e000ed04 	.word	0xe000ed04

0800ef8c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b088      	sub	sp, #32
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	60f8      	str	r0, [r7, #12]
 800ef94:	60b9      	str	r1, [r7, #8]
 800ef96:	607a      	str	r2, [r7, #4]
 800ef98:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ef9e:	2300      	movs	r3, #0
 800efa0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800efa2:	f3ef 8305 	mrs	r3, IPSR
 800efa6:	617b      	str	r3, [r7, #20]
  return(result);
 800efa8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d028      	beq.n	800f000 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800efae:	69bb      	ldr	r3, [r7, #24]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d005      	beq.n	800efc0 <osMessageQueueGet+0x34>
 800efb4:	68bb      	ldr	r3, [r7, #8]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d002      	beq.n	800efc0 <osMessageQueueGet+0x34>
 800efba:	683b      	ldr	r3, [r7, #0]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d003      	beq.n	800efc8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800efc0:	f06f 0303 	mvn.w	r3, #3
 800efc4:	61fb      	str	r3, [r7, #28]
 800efc6:	e037      	b.n	800f038 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800efc8:	2300      	movs	r3, #0
 800efca:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800efcc:	f107 0310 	add.w	r3, r7, #16
 800efd0:	461a      	mov	r2, r3
 800efd2:	68b9      	ldr	r1, [r7, #8]
 800efd4:	69b8      	ldr	r0, [r7, #24]
 800efd6:	f000 ff43 	bl	800fe60 <xQueueReceiveFromISR>
 800efda:	4603      	mov	r3, r0
 800efdc:	2b01      	cmp	r3, #1
 800efde:	d003      	beq.n	800efe8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800efe0:	f06f 0302 	mvn.w	r3, #2
 800efe4:	61fb      	str	r3, [r7, #28]
 800efe6:	e027      	b.n	800f038 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800efe8:	693b      	ldr	r3, [r7, #16]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d024      	beq.n	800f038 <osMessageQueueGet+0xac>
 800efee:	4b15      	ldr	r3, [pc, #84]	; (800f044 <osMessageQueueGet+0xb8>)
 800eff0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eff4:	601a      	str	r2, [r3, #0]
 800eff6:	f3bf 8f4f 	dsb	sy
 800effa:	f3bf 8f6f 	isb	sy
 800effe:	e01b      	b.n	800f038 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f000:	69bb      	ldr	r3, [r7, #24]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d002      	beq.n	800f00c <osMessageQueueGet+0x80>
 800f006:	68bb      	ldr	r3, [r7, #8]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d103      	bne.n	800f014 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800f00c:	f06f 0303 	mvn.w	r3, #3
 800f010:	61fb      	str	r3, [r7, #28]
 800f012:	e011      	b.n	800f038 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f014:	683a      	ldr	r2, [r7, #0]
 800f016:	68b9      	ldr	r1, [r7, #8]
 800f018:	69b8      	ldr	r0, [r7, #24]
 800f01a:	f000 fe41 	bl	800fca0 <xQueueReceive>
 800f01e:	4603      	mov	r3, r0
 800f020:	2b01      	cmp	r3, #1
 800f022:	d009      	beq.n	800f038 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d003      	beq.n	800f032 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800f02a:	f06f 0301 	mvn.w	r3, #1
 800f02e:	61fb      	str	r3, [r7, #28]
 800f030:	e002      	b.n	800f038 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800f032:	f06f 0302 	mvn.w	r3, #2
 800f036:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f038:	69fb      	ldr	r3, [r7, #28]
}
 800f03a:	4618      	mov	r0, r3
 800f03c:	3720      	adds	r7, #32
 800f03e:	46bd      	mov	sp, r7
 800f040:	bd80      	pop	{r7, pc}
 800f042:	bf00      	nop
 800f044:	e000ed04 	.word	0xe000ed04

0800f048 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f048:	b480      	push	{r7}
 800f04a:	b085      	sub	sp, #20
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	60f8      	str	r0, [r7, #12]
 800f050:	60b9      	str	r1, [r7, #8]
 800f052:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	4a07      	ldr	r2, [pc, #28]	; (800f074 <vApplicationGetIdleTaskMemory+0x2c>)
 800f058:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f05a:	68bb      	ldr	r3, [r7, #8]
 800f05c:	4a06      	ldr	r2, [pc, #24]	; (800f078 <vApplicationGetIdleTaskMemory+0x30>)
 800f05e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	2280      	movs	r2, #128	; 0x80
 800f064:	601a      	str	r2, [r3, #0]
}
 800f066:	bf00      	nop
 800f068:	3714      	adds	r7, #20
 800f06a:	46bd      	mov	sp, r7
 800f06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f070:	4770      	bx	lr
 800f072:	bf00      	nop
 800f074:	200001f4 	.word	0x200001f4
 800f078:	20000250 	.word	0x20000250

0800f07c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f07c:	b480      	push	{r7}
 800f07e:	b085      	sub	sp, #20
 800f080:	af00      	add	r7, sp, #0
 800f082:	60f8      	str	r0, [r7, #12]
 800f084:	60b9      	str	r1, [r7, #8]
 800f086:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	4a07      	ldr	r2, [pc, #28]	; (800f0a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800f08c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f08e:	68bb      	ldr	r3, [r7, #8]
 800f090:	4a06      	ldr	r2, [pc, #24]	; (800f0ac <vApplicationGetTimerTaskMemory+0x30>)
 800f092:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f09a:	601a      	str	r2, [r3, #0]
}
 800f09c:	bf00      	nop
 800f09e:	3714      	adds	r7, #20
 800f0a0:	46bd      	mov	sp, r7
 800f0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a6:	4770      	bx	lr
 800f0a8:	20000450 	.word	0x20000450
 800f0ac:	200004ac 	.word	0x200004ac

0800f0b0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800f0b0:	b580      	push	{r7, lr}
 800f0b2:	b086      	sub	sp, #24
 800f0b4:	af00      	add	r7, sp, #0
 800f0b6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d10a      	bne.n	800f0d4 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0c2:	f383 8811 	msr	BASEPRI, r3
 800f0c6:	f3bf 8f6f 	isb	sy
 800f0ca:	f3bf 8f4f 	dsb	sy
 800f0ce:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f0d0:	bf00      	nop
 800f0d2:	e7fe      	b.n	800f0d2 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800f0d4:	2320      	movs	r3, #32
 800f0d6:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800f0d8:	68bb      	ldr	r3, [r7, #8]
 800f0da:	2b20      	cmp	r3, #32
 800f0dc:	d00a      	beq.n	800f0f4 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800f0de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0e2:	f383 8811 	msr	BASEPRI, r3
 800f0e6:	f3bf 8f6f 	isb	sy
 800f0ea:	f3bf 8f4f 	dsb	sy
 800f0ee:	60fb      	str	r3, [r7, #12]
}
 800f0f0:	bf00      	nop
 800f0f2:	e7fe      	b.n	800f0f2 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800f0f8:	697b      	ldr	r3, [r7, #20]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d00a      	beq.n	800f114 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800f0fe:	697b      	ldr	r3, [r7, #20]
 800f100:	2200      	movs	r2, #0
 800f102:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800f104:	697b      	ldr	r3, [r7, #20]
 800f106:	3304      	adds	r3, #4
 800f108:	4618      	mov	r0, r3
 800f10a:	f000 fa3d 	bl	800f588 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800f10e:	697b      	ldr	r3, [r7, #20]
 800f110:	2201      	movs	r2, #1
 800f112:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800f114:	697b      	ldr	r3, [r7, #20]
	}
 800f116:	4618      	mov	r0, r3
 800f118:	3718      	adds	r7, #24
 800f11a:	46bd      	mov	sp, r7
 800f11c:	bd80      	pop	{r7, pc}

0800f11e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800f11e:	b580      	push	{r7, lr}
 800f120:	b082      	sub	sp, #8
 800f122:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800f124:	2020      	movs	r0, #32
 800f126:	f002 fe0f 	bl	8011d48 <pvPortMalloc>
 800f12a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d00a      	beq.n	800f148 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	2200      	movs	r2, #0
 800f136:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	3304      	adds	r3, #4
 800f13c:	4618      	mov	r0, r3
 800f13e:	f000 fa23 	bl	800f588 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	2200      	movs	r2, #0
 800f146:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800f148:	687b      	ldr	r3, [r7, #4]
	}
 800f14a:	4618      	mov	r0, r3
 800f14c:	3708      	adds	r7, #8
 800f14e:	46bd      	mov	sp, r7
 800f150:	bd80      	pop	{r7, pc}
	...

0800f154 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800f154:	b580      	push	{r7, lr}
 800f156:	b090      	sub	sp, #64	; 0x40
 800f158:	af00      	add	r7, sp, #0
 800f15a:	60f8      	str	r0, [r7, #12]
 800f15c:	60b9      	str	r1, [r7, #8]
 800f15e:	607a      	str	r2, [r7, #4]
 800f160:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800f166:	2300      	movs	r3, #0
 800f168:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800f16a:	2300      	movs	r3, #0
 800f16c:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d10a      	bne.n	800f18a <xEventGroupWaitBits+0x36>
	__asm volatile
 800f174:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f178:	f383 8811 	msr	BASEPRI, r3
 800f17c:	f3bf 8f6f 	isb	sy
 800f180:	f3bf 8f4f 	dsb	sy
 800f184:	623b      	str	r3, [r7, #32]
}
 800f186:	bf00      	nop
 800f188:	e7fe      	b.n	800f188 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800f18a:	68bb      	ldr	r3, [r7, #8]
 800f18c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800f190:	2b00      	cmp	r3, #0
 800f192:	d00a      	beq.n	800f1aa <xEventGroupWaitBits+0x56>
	__asm volatile
 800f194:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f198:	f383 8811 	msr	BASEPRI, r3
 800f19c:	f3bf 8f6f 	isb	sy
 800f1a0:	f3bf 8f4f 	dsb	sy
 800f1a4:	61fb      	str	r3, [r7, #28]
}
 800f1a6:	bf00      	nop
 800f1a8:	e7fe      	b.n	800f1a8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800f1aa:	68bb      	ldr	r3, [r7, #8]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d10a      	bne.n	800f1c6 <xEventGroupWaitBits+0x72>
	__asm volatile
 800f1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1b4:	f383 8811 	msr	BASEPRI, r3
 800f1b8:	f3bf 8f6f 	isb	sy
 800f1bc:	f3bf 8f4f 	dsb	sy
 800f1c0:	61bb      	str	r3, [r7, #24]
}
 800f1c2:	bf00      	nop
 800f1c4:	e7fe      	b.n	800f1c4 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f1c6:	f001 ff07 	bl	8010fd8 <xTaskGetSchedulerState>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d102      	bne.n	800f1d6 <xEventGroupWaitBits+0x82>
 800f1d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d101      	bne.n	800f1da <xEventGroupWaitBits+0x86>
 800f1d6:	2301      	movs	r3, #1
 800f1d8:	e000      	b.n	800f1dc <xEventGroupWaitBits+0x88>
 800f1da:	2300      	movs	r3, #0
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d10a      	bne.n	800f1f6 <xEventGroupWaitBits+0xa2>
	__asm volatile
 800f1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1e4:	f383 8811 	msr	BASEPRI, r3
 800f1e8:	f3bf 8f6f 	isb	sy
 800f1ec:	f3bf 8f4f 	dsb	sy
 800f1f0:	617b      	str	r3, [r7, #20]
}
 800f1f2:	bf00      	nop
 800f1f4:	e7fe      	b.n	800f1f4 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800f1f6:	f001 fa5d 	bl	80106b4 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800f1fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800f200:	683a      	ldr	r2, [r7, #0]
 800f202:	68b9      	ldr	r1, [r7, #8]
 800f204:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f206:	f000 f988 	bl	800f51a <prvTestWaitCondition>
 800f20a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800f20c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d00e      	beq.n	800f230 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800f212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f214:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800f216:	2300      	movs	r3, #0
 800f218:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d028      	beq.n	800f272 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800f220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f222:	681a      	ldr	r2, [r3, #0]
 800f224:	68bb      	ldr	r3, [r7, #8]
 800f226:	43db      	mvns	r3, r3
 800f228:	401a      	ands	r2, r3
 800f22a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f22c:	601a      	str	r2, [r3, #0]
 800f22e:	e020      	b.n	800f272 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800f230:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f232:	2b00      	cmp	r3, #0
 800f234:	d104      	bne.n	800f240 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800f236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f238:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800f23a:	2301      	movs	r3, #1
 800f23c:	633b      	str	r3, [r7, #48]	; 0x30
 800f23e:	e018      	b.n	800f272 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d003      	beq.n	800f24e <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800f246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f248:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800f24c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800f24e:	683b      	ldr	r3, [r7, #0]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d003      	beq.n	800f25c <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800f254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f256:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f25a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800f25c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f25e:	1d18      	adds	r0, r3, #4
 800f260:	68ba      	ldr	r2, [r7, #8]
 800f262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f264:	4313      	orrs	r3, r2
 800f266:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f268:	4619      	mov	r1, r3
 800f26a:	f001 fc2d 	bl	8010ac8 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800f26e:	2300      	movs	r3, #0
 800f270:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800f272:	f001 fa2d 	bl	80106d0 <xTaskResumeAll>
 800f276:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800f278:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d031      	beq.n	800f2e2 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800f27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f280:	2b00      	cmp	r3, #0
 800f282:	d107      	bne.n	800f294 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 800f284:	4b19      	ldr	r3, [pc, #100]	; (800f2ec <xEventGroupWaitBits+0x198>)
 800f286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f28a:	601a      	str	r2, [r3, #0]
 800f28c:	f3bf 8f4f 	dsb	sy
 800f290:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800f294:	f001 ff2c 	bl	80110f0 <uxTaskResetEventItemValue>
 800f298:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800f29a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f29c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d11a      	bne.n	800f2da <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 800f2a4:	f002 fc2e 	bl	8011b04 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800f2a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800f2ae:	683a      	ldr	r2, [r7, #0]
 800f2b0:	68b9      	ldr	r1, [r7, #8]
 800f2b2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f2b4:	f000 f931 	bl	800f51a <prvTestWaitCondition>
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d009      	beq.n	800f2d2 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d006      	beq.n	800f2d2 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800f2c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2c6:	681a      	ldr	r2, [r3, #0]
 800f2c8:	68bb      	ldr	r3, [r7, #8]
 800f2ca:	43db      	mvns	r3, r3
 800f2cc:	401a      	ands	r2, r3
 800f2ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2d0:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800f2d2:	2301      	movs	r3, #1
 800f2d4:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800f2d6:	f002 fc45 	bl	8011b64 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800f2da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f2dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f2e0:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800f2e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800f2e4:	4618      	mov	r0, r3
 800f2e6:	3740      	adds	r7, #64	; 0x40
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	bd80      	pop	{r7, pc}
 800f2ec:	e000ed04 	.word	0xe000ed04

0800f2f0 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800f2f0:	b580      	push	{r7, lr}
 800f2f2:	b086      	sub	sp, #24
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
 800f2f8:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d10a      	bne.n	800f31a <xEventGroupClearBits+0x2a>
	__asm volatile
 800f304:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f308:	f383 8811 	msr	BASEPRI, r3
 800f30c:	f3bf 8f6f 	isb	sy
 800f310:	f3bf 8f4f 	dsb	sy
 800f314:	60fb      	str	r3, [r7, #12]
}
 800f316:	bf00      	nop
 800f318:	e7fe      	b.n	800f318 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800f320:	2b00      	cmp	r3, #0
 800f322:	d00a      	beq.n	800f33a <xEventGroupClearBits+0x4a>
	__asm volatile
 800f324:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f328:	f383 8811 	msr	BASEPRI, r3
 800f32c:	f3bf 8f6f 	isb	sy
 800f330:	f3bf 8f4f 	dsb	sy
 800f334:	60bb      	str	r3, [r7, #8]
}
 800f336:	bf00      	nop
 800f338:	e7fe      	b.n	800f338 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 800f33a:	f002 fbe3 	bl	8011b04 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800f33e:	697b      	ldr	r3, [r7, #20]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800f344:	697b      	ldr	r3, [r7, #20]
 800f346:	681a      	ldr	r2, [r3, #0]
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	43db      	mvns	r3, r3
 800f34c:	401a      	ands	r2, r3
 800f34e:	697b      	ldr	r3, [r7, #20]
 800f350:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800f352:	f002 fc07 	bl	8011b64 <vPortExitCritical>

	return uxReturn;
 800f356:	693b      	ldr	r3, [r7, #16]
}
 800f358:	4618      	mov	r0, r3
 800f35a:	3718      	adds	r7, #24
 800f35c:	46bd      	mov	sp, r7
 800f35e:	bd80      	pop	{r7, pc}

0800f360 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 800f360:	b580      	push	{r7, lr}
 800f362:	b084      	sub	sp, #16
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
 800f368:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800f36a:	2300      	movs	r3, #0
 800f36c:	683a      	ldr	r2, [r7, #0]
 800f36e:	6879      	ldr	r1, [r7, #4]
 800f370:	4804      	ldr	r0, [pc, #16]	; (800f384 <xEventGroupClearBitsFromISR+0x24>)
 800f372:	f002 fa77 	bl	8011864 <xTimerPendFunctionCallFromISR>
 800f376:	60f8      	str	r0, [r7, #12]

		return xReturn;
 800f378:	68fb      	ldr	r3, [r7, #12]
	}
 800f37a:	4618      	mov	r0, r3
 800f37c:	3710      	adds	r7, #16
 800f37e:	46bd      	mov	sp, r7
 800f380:	bd80      	pop	{r7, pc}
 800f382:	bf00      	nop
 800f384:	0800f501 	.word	0x0800f501

0800f388 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800f388:	b480      	push	{r7}
 800f38a:	b089      	sub	sp, #36	; 0x24
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f394:	f3ef 8211 	mrs	r2, BASEPRI
 800f398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f39c:	f383 8811 	msr	BASEPRI, r3
 800f3a0:	f3bf 8f6f 	isb	sy
 800f3a4:	f3bf 8f4f 	dsb	sy
 800f3a8:	60fa      	str	r2, [r7, #12]
 800f3aa:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f3ac:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f3ae:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 800f3b0:	69fb      	ldr	r3, [r7, #28]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	617b      	str	r3, [r7, #20]
 800f3b6:	69bb      	ldr	r3, [r7, #24]
 800f3b8:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f3ba:	693b      	ldr	r3, [r7, #16]
 800f3bc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f3c0:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 800f3c2:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 800f3c4:	4618      	mov	r0, r3
 800f3c6:	3724      	adds	r7, #36	; 0x24
 800f3c8:	46bd      	mov	sp, r7
 800f3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ce:	4770      	bx	lr

0800f3d0 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b08e      	sub	sp, #56	; 0x38
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
 800f3d8:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800f3da:	2300      	movs	r3, #0
 800f3dc:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d10a      	bne.n	800f402 <xEventGroupSetBits+0x32>
	__asm volatile
 800f3ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3f0:	f383 8811 	msr	BASEPRI, r3
 800f3f4:	f3bf 8f6f 	isb	sy
 800f3f8:	f3bf 8f4f 	dsb	sy
 800f3fc:	613b      	str	r3, [r7, #16]
}
 800f3fe:	bf00      	nop
 800f400:	e7fe      	b.n	800f400 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d00a      	beq.n	800f422 <xEventGroupSetBits+0x52>
	__asm volatile
 800f40c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f410:	f383 8811 	msr	BASEPRI, r3
 800f414:	f3bf 8f6f 	isb	sy
 800f418:	f3bf 8f4f 	dsb	sy
 800f41c:	60fb      	str	r3, [r7, #12]
}
 800f41e:	bf00      	nop
 800f420:	e7fe      	b.n	800f420 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800f422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f424:	3304      	adds	r3, #4
 800f426:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f42a:	3308      	adds	r3, #8
 800f42c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800f42e:	f001 f941 	bl	80106b4 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800f432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f434:	68db      	ldr	r3, [r3, #12]
 800f436:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800f438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f43a:	681a      	ldr	r2, [r3, #0]
 800f43c:	683b      	ldr	r3, [r7, #0]
 800f43e:	431a      	orrs	r2, r3
 800f440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f442:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800f444:	e03c      	b.n	800f4c0 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800f446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f448:	685b      	ldr	r3, [r3, #4]
 800f44a:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800f44c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800f452:	2300      	movs	r3, #0
 800f454:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800f456:	69bb      	ldr	r3, [r7, #24]
 800f458:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800f45c:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800f45e:	69bb      	ldr	r3, [r7, #24]
 800f460:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f464:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800f466:	697b      	ldr	r3, [r7, #20]
 800f468:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d108      	bne.n	800f482 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800f470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f472:	681a      	ldr	r2, [r3, #0]
 800f474:	69bb      	ldr	r3, [r7, #24]
 800f476:	4013      	ands	r3, r2
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d00b      	beq.n	800f494 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 800f47c:	2301      	movs	r3, #1
 800f47e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f480:	e008      	b.n	800f494 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800f482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f484:	681a      	ldr	r2, [r3, #0]
 800f486:	69bb      	ldr	r3, [r7, #24]
 800f488:	4013      	ands	r3, r2
 800f48a:	69ba      	ldr	r2, [r7, #24]
 800f48c:	429a      	cmp	r2, r3
 800f48e:	d101      	bne.n	800f494 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800f490:	2301      	movs	r3, #1
 800f492:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800f494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f496:	2b00      	cmp	r3, #0
 800f498:	d010      	beq.n	800f4bc <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800f49a:	697b      	ldr	r3, [r7, #20]
 800f49c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d003      	beq.n	800f4ac <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800f4a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f4a6:	69bb      	ldr	r3, [r7, #24]
 800f4a8:	4313      	orrs	r3, r2
 800f4aa:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800f4ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800f4b4:	4619      	mov	r1, r3
 800f4b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f4b8:	f001 fbd2 	bl	8010c60 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800f4bc:	69fb      	ldr	r3, [r7, #28]
 800f4be:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800f4c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f4c2:	6a3b      	ldr	r3, [r7, #32]
 800f4c4:	429a      	cmp	r2, r3
 800f4c6:	d1be      	bne.n	800f446 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800f4c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4ca:	681a      	ldr	r2, [r3, #0]
 800f4cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4ce:	43db      	mvns	r3, r3
 800f4d0:	401a      	ands	r2, r3
 800f4d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4d4:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800f4d6:	f001 f8fb 	bl	80106d0 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800f4da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4dc:	681b      	ldr	r3, [r3, #0]
}
 800f4de:	4618      	mov	r0, r3
 800f4e0:	3738      	adds	r7, #56	; 0x38
 800f4e2:	46bd      	mov	sp, r7
 800f4e4:	bd80      	pop	{r7, pc}

0800f4e6 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800f4e6:	b580      	push	{r7, lr}
 800f4e8:	b082      	sub	sp, #8
 800f4ea:	af00      	add	r7, sp, #0
 800f4ec:	6078      	str	r0, [r7, #4]
 800f4ee:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800f4f0:	6839      	ldr	r1, [r7, #0]
 800f4f2:	6878      	ldr	r0, [r7, #4]
 800f4f4:	f7ff ff6c 	bl	800f3d0 <xEventGroupSetBits>
}
 800f4f8:	bf00      	nop
 800f4fa:	3708      	adds	r7, #8
 800f4fc:	46bd      	mov	sp, r7
 800f4fe:	bd80      	pop	{r7, pc}

0800f500 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 800f500:	b580      	push	{r7, lr}
 800f502:	b082      	sub	sp, #8
 800f504:	af00      	add	r7, sp, #0
 800f506:	6078      	str	r0, [r7, #4]
 800f508:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800f50a:	6839      	ldr	r1, [r7, #0]
 800f50c:	6878      	ldr	r0, [r7, #4]
 800f50e:	f7ff feef 	bl	800f2f0 <xEventGroupClearBits>
}
 800f512:	bf00      	nop
 800f514:	3708      	adds	r7, #8
 800f516:	46bd      	mov	sp, r7
 800f518:	bd80      	pop	{r7, pc}

0800f51a <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800f51a:	b480      	push	{r7}
 800f51c:	b087      	sub	sp, #28
 800f51e:	af00      	add	r7, sp, #0
 800f520:	60f8      	str	r0, [r7, #12]
 800f522:	60b9      	str	r1, [r7, #8]
 800f524:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800f526:	2300      	movs	r3, #0
 800f528:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d107      	bne.n	800f540 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800f530:	68fa      	ldr	r2, [r7, #12]
 800f532:	68bb      	ldr	r3, [r7, #8]
 800f534:	4013      	ands	r3, r2
 800f536:	2b00      	cmp	r3, #0
 800f538:	d00a      	beq.n	800f550 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800f53a:	2301      	movs	r3, #1
 800f53c:	617b      	str	r3, [r7, #20]
 800f53e:	e007      	b.n	800f550 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800f540:	68fa      	ldr	r2, [r7, #12]
 800f542:	68bb      	ldr	r3, [r7, #8]
 800f544:	4013      	ands	r3, r2
 800f546:	68ba      	ldr	r2, [r7, #8]
 800f548:	429a      	cmp	r2, r3
 800f54a:	d101      	bne.n	800f550 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800f54c:	2301      	movs	r3, #1
 800f54e:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800f550:	697b      	ldr	r3, [r7, #20]
}
 800f552:	4618      	mov	r0, r3
 800f554:	371c      	adds	r7, #28
 800f556:	46bd      	mov	sp, r7
 800f558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f55c:	4770      	bx	lr
	...

0800f560 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800f560:	b580      	push	{r7, lr}
 800f562:	b086      	sub	sp, #24
 800f564:	af00      	add	r7, sp, #0
 800f566:	60f8      	str	r0, [r7, #12]
 800f568:	60b9      	str	r1, [r7, #8]
 800f56a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	68ba      	ldr	r2, [r7, #8]
 800f570:	68f9      	ldr	r1, [r7, #12]
 800f572:	4804      	ldr	r0, [pc, #16]	; (800f584 <xEventGroupSetBitsFromISR+0x24>)
 800f574:	f002 f976 	bl	8011864 <xTimerPendFunctionCallFromISR>
 800f578:	6178      	str	r0, [r7, #20]

		return xReturn;
 800f57a:	697b      	ldr	r3, [r7, #20]
	}
 800f57c:	4618      	mov	r0, r3
 800f57e:	3718      	adds	r7, #24
 800f580:	46bd      	mov	sp, r7
 800f582:	bd80      	pop	{r7, pc}
 800f584:	0800f4e7 	.word	0x0800f4e7

0800f588 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f588:	b480      	push	{r7}
 800f58a:	b083      	sub	sp, #12
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	f103 0208 	add.w	r2, r3, #8
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	f04f 32ff 	mov.w	r2, #4294967295
 800f5a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	f103 0208 	add.w	r2, r3, #8
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	f103 0208 	add.w	r2, r3, #8
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	2200      	movs	r2, #0
 800f5ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f5bc:	bf00      	nop
 800f5be:	370c      	adds	r7, #12
 800f5c0:	46bd      	mov	sp, r7
 800f5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c6:	4770      	bx	lr

0800f5c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f5c8:	b480      	push	{r7}
 800f5ca:	b083      	sub	sp, #12
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f5d6:	bf00      	nop
 800f5d8:	370c      	adds	r7, #12
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e0:	4770      	bx	lr

0800f5e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f5e2:	b480      	push	{r7}
 800f5e4:	b085      	sub	sp, #20
 800f5e6:	af00      	add	r7, sp, #0
 800f5e8:	6078      	str	r0, [r7, #4]
 800f5ea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	685b      	ldr	r3, [r3, #4]
 800f5f0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f5f2:	683b      	ldr	r3, [r7, #0]
 800f5f4:	68fa      	ldr	r2, [r7, #12]
 800f5f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	689a      	ldr	r2, [r3, #8]
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	689b      	ldr	r3, [r3, #8]
 800f604:	683a      	ldr	r2, [r7, #0]
 800f606:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	683a      	ldr	r2, [r7, #0]
 800f60c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	687a      	ldr	r2, [r7, #4]
 800f612:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	1c5a      	adds	r2, r3, #1
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	601a      	str	r2, [r3, #0]
}
 800f61e:	bf00      	nop
 800f620:	3714      	adds	r7, #20
 800f622:	46bd      	mov	sp, r7
 800f624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f628:	4770      	bx	lr

0800f62a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f62a:	b480      	push	{r7}
 800f62c:	b085      	sub	sp, #20
 800f62e:	af00      	add	r7, sp, #0
 800f630:	6078      	str	r0, [r7, #4]
 800f632:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f634:	683b      	ldr	r3, [r7, #0]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f63a:	68bb      	ldr	r3, [r7, #8]
 800f63c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f640:	d103      	bne.n	800f64a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	691b      	ldr	r3, [r3, #16]
 800f646:	60fb      	str	r3, [r7, #12]
 800f648:	e00c      	b.n	800f664 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	3308      	adds	r3, #8
 800f64e:	60fb      	str	r3, [r7, #12]
 800f650:	e002      	b.n	800f658 <vListInsert+0x2e>
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	685b      	ldr	r3, [r3, #4]
 800f656:	60fb      	str	r3, [r7, #12]
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	685b      	ldr	r3, [r3, #4]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	68ba      	ldr	r2, [r7, #8]
 800f660:	429a      	cmp	r2, r3
 800f662:	d2f6      	bcs.n	800f652 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	685a      	ldr	r2, [r3, #4]
 800f668:	683b      	ldr	r3, [r7, #0]
 800f66a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f66c:	683b      	ldr	r3, [r7, #0]
 800f66e:	685b      	ldr	r3, [r3, #4]
 800f670:	683a      	ldr	r2, [r7, #0]
 800f672:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	68fa      	ldr	r2, [r7, #12]
 800f678:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	683a      	ldr	r2, [r7, #0]
 800f67e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f680:	683b      	ldr	r3, [r7, #0]
 800f682:	687a      	ldr	r2, [r7, #4]
 800f684:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	1c5a      	adds	r2, r3, #1
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	601a      	str	r2, [r3, #0]
}
 800f690:	bf00      	nop
 800f692:	3714      	adds	r7, #20
 800f694:	46bd      	mov	sp, r7
 800f696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f69a:	4770      	bx	lr

0800f69c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f69c:	b480      	push	{r7}
 800f69e:	b085      	sub	sp, #20
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	691b      	ldr	r3, [r3, #16]
 800f6a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	685b      	ldr	r3, [r3, #4]
 800f6ae:	687a      	ldr	r2, [r7, #4]
 800f6b0:	6892      	ldr	r2, [r2, #8]
 800f6b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	689b      	ldr	r3, [r3, #8]
 800f6b8:	687a      	ldr	r2, [r7, #4]
 800f6ba:	6852      	ldr	r2, [r2, #4]
 800f6bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f6be:	68fb      	ldr	r3, [r7, #12]
 800f6c0:	685b      	ldr	r3, [r3, #4]
 800f6c2:	687a      	ldr	r2, [r7, #4]
 800f6c4:	429a      	cmp	r2, r3
 800f6c6:	d103      	bne.n	800f6d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	689a      	ldr	r2, [r3, #8]
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	1e5a      	subs	r2, r3, #1
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	681b      	ldr	r3, [r3, #0]
}
 800f6e4:	4618      	mov	r0, r3
 800f6e6:	3714      	adds	r7, #20
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ee:	4770      	bx	lr

0800f6f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f6f0:	b580      	push	{r7, lr}
 800f6f2:	b084      	sub	sp, #16
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	6078      	str	r0, [r7, #4]
 800f6f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	2b00      	cmp	r3, #0
 800f702:	d10a      	bne.n	800f71a <xQueueGenericReset+0x2a>
	__asm volatile
 800f704:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f708:	f383 8811 	msr	BASEPRI, r3
 800f70c:	f3bf 8f6f 	isb	sy
 800f710:	f3bf 8f4f 	dsb	sy
 800f714:	60bb      	str	r3, [r7, #8]
}
 800f716:	bf00      	nop
 800f718:	e7fe      	b.n	800f718 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f71a:	f002 f9f3 	bl	8011b04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	681a      	ldr	r2, [r3, #0]
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f726:	68f9      	ldr	r1, [r7, #12]
 800f728:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f72a:	fb01 f303 	mul.w	r3, r1, r3
 800f72e:	441a      	add	r2, r3
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	2200      	movs	r2, #0
 800f738:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	681a      	ldr	r2, [r3, #0]
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	681a      	ldr	r2, [r3, #0]
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f74a:	3b01      	subs	r3, #1
 800f74c:	68f9      	ldr	r1, [r7, #12]
 800f74e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f750:	fb01 f303 	mul.w	r3, r1, r3
 800f754:	441a      	add	r2, r3
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	22ff      	movs	r2, #255	; 0xff
 800f75e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	22ff      	movs	r2, #255	; 0xff
 800f766:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f76a:	683b      	ldr	r3, [r7, #0]
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d114      	bne.n	800f79a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	691b      	ldr	r3, [r3, #16]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d01a      	beq.n	800f7ae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	3310      	adds	r3, #16
 800f77c:	4618      	mov	r0, r3
 800f77e:	f001 fa0b 	bl	8010b98 <xTaskRemoveFromEventList>
 800f782:	4603      	mov	r3, r0
 800f784:	2b00      	cmp	r3, #0
 800f786:	d012      	beq.n	800f7ae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f788:	4b0c      	ldr	r3, [pc, #48]	; (800f7bc <xQueueGenericReset+0xcc>)
 800f78a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f78e:	601a      	str	r2, [r3, #0]
 800f790:	f3bf 8f4f 	dsb	sy
 800f794:	f3bf 8f6f 	isb	sy
 800f798:	e009      	b.n	800f7ae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	3310      	adds	r3, #16
 800f79e:	4618      	mov	r0, r3
 800f7a0:	f7ff fef2 	bl	800f588 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	3324      	adds	r3, #36	; 0x24
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	f7ff feed 	bl	800f588 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f7ae:	f002 f9d9 	bl	8011b64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f7b2:	2301      	movs	r3, #1
}
 800f7b4:	4618      	mov	r0, r3
 800f7b6:	3710      	adds	r7, #16
 800f7b8:	46bd      	mov	sp, r7
 800f7ba:	bd80      	pop	{r7, pc}
 800f7bc:	e000ed04 	.word	0xe000ed04

0800f7c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b08e      	sub	sp, #56	; 0x38
 800f7c4:	af02      	add	r7, sp, #8
 800f7c6:	60f8      	str	r0, [r7, #12]
 800f7c8:	60b9      	str	r1, [r7, #8]
 800f7ca:	607a      	str	r2, [r7, #4]
 800f7cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d10a      	bne.n	800f7ea <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800f7d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7d8:	f383 8811 	msr	BASEPRI, r3
 800f7dc:	f3bf 8f6f 	isb	sy
 800f7e0:	f3bf 8f4f 	dsb	sy
 800f7e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f7e6:	bf00      	nop
 800f7e8:	e7fe      	b.n	800f7e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f7ea:	683b      	ldr	r3, [r7, #0]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d10a      	bne.n	800f806 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800f7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7f4:	f383 8811 	msr	BASEPRI, r3
 800f7f8:	f3bf 8f6f 	isb	sy
 800f7fc:	f3bf 8f4f 	dsb	sy
 800f800:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f802:	bf00      	nop
 800f804:	e7fe      	b.n	800f804 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d002      	beq.n	800f812 <xQueueGenericCreateStatic+0x52>
 800f80c:	68bb      	ldr	r3, [r7, #8]
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d001      	beq.n	800f816 <xQueueGenericCreateStatic+0x56>
 800f812:	2301      	movs	r3, #1
 800f814:	e000      	b.n	800f818 <xQueueGenericCreateStatic+0x58>
 800f816:	2300      	movs	r3, #0
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d10a      	bne.n	800f832 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800f81c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f820:	f383 8811 	msr	BASEPRI, r3
 800f824:	f3bf 8f6f 	isb	sy
 800f828:	f3bf 8f4f 	dsb	sy
 800f82c:	623b      	str	r3, [r7, #32]
}
 800f82e:	bf00      	nop
 800f830:	e7fe      	b.n	800f830 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d102      	bne.n	800f83e <xQueueGenericCreateStatic+0x7e>
 800f838:	68bb      	ldr	r3, [r7, #8]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d101      	bne.n	800f842 <xQueueGenericCreateStatic+0x82>
 800f83e:	2301      	movs	r3, #1
 800f840:	e000      	b.n	800f844 <xQueueGenericCreateStatic+0x84>
 800f842:	2300      	movs	r3, #0
 800f844:	2b00      	cmp	r3, #0
 800f846:	d10a      	bne.n	800f85e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800f848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f84c:	f383 8811 	msr	BASEPRI, r3
 800f850:	f3bf 8f6f 	isb	sy
 800f854:	f3bf 8f4f 	dsb	sy
 800f858:	61fb      	str	r3, [r7, #28]
}
 800f85a:	bf00      	nop
 800f85c:	e7fe      	b.n	800f85c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f85e:	2350      	movs	r3, #80	; 0x50
 800f860:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f862:	697b      	ldr	r3, [r7, #20]
 800f864:	2b50      	cmp	r3, #80	; 0x50
 800f866:	d00a      	beq.n	800f87e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800f868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f86c:	f383 8811 	msr	BASEPRI, r3
 800f870:	f3bf 8f6f 	isb	sy
 800f874:	f3bf 8f4f 	dsb	sy
 800f878:	61bb      	str	r3, [r7, #24]
}
 800f87a:	bf00      	nop
 800f87c:	e7fe      	b.n	800f87c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f87e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f880:	683b      	ldr	r3, [r7, #0]
 800f882:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f886:	2b00      	cmp	r3, #0
 800f888:	d00d      	beq.n	800f8a6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f88a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f88c:	2201      	movs	r2, #1
 800f88e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f892:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f898:	9300      	str	r3, [sp, #0]
 800f89a:	4613      	mov	r3, r2
 800f89c:	687a      	ldr	r2, [r7, #4]
 800f89e:	68b9      	ldr	r1, [r7, #8]
 800f8a0:	68f8      	ldr	r0, [r7, #12]
 800f8a2:	f000 f83f 	bl	800f924 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f8a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	3730      	adds	r7, #48	; 0x30
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}

0800f8b0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b08a      	sub	sp, #40	; 0x28
 800f8b4:	af02      	add	r7, sp, #8
 800f8b6:	60f8      	str	r0, [r7, #12]
 800f8b8:	60b9      	str	r1, [r7, #8]
 800f8ba:	4613      	mov	r3, r2
 800f8bc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d10a      	bne.n	800f8da <xQueueGenericCreate+0x2a>
	__asm volatile
 800f8c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8c8:	f383 8811 	msr	BASEPRI, r3
 800f8cc:	f3bf 8f6f 	isb	sy
 800f8d0:	f3bf 8f4f 	dsb	sy
 800f8d4:	613b      	str	r3, [r7, #16]
}
 800f8d6:	bf00      	nop
 800f8d8:	e7fe      	b.n	800f8d8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	68ba      	ldr	r2, [r7, #8]
 800f8de:	fb02 f303 	mul.w	r3, r2, r3
 800f8e2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f8e4:	69fb      	ldr	r3, [r7, #28]
 800f8e6:	3350      	adds	r3, #80	; 0x50
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	f002 fa2d 	bl	8011d48 <pvPortMalloc>
 800f8ee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f8f0:	69bb      	ldr	r3, [r7, #24]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d011      	beq.n	800f91a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f8f6:	69bb      	ldr	r3, [r7, #24]
 800f8f8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f8fa:	697b      	ldr	r3, [r7, #20]
 800f8fc:	3350      	adds	r3, #80	; 0x50
 800f8fe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f900:	69bb      	ldr	r3, [r7, #24]
 800f902:	2200      	movs	r2, #0
 800f904:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f908:	79fa      	ldrb	r2, [r7, #7]
 800f90a:	69bb      	ldr	r3, [r7, #24]
 800f90c:	9300      	str	r3, [sp, #0]
 800f90e:	4613      	mov	r3, r2
 800f910:	697a      	ldr	r2, [r7, #20]
 800f912:	68b9      	ldr	r1, [r7, #8]
 800f914:	68f8      	ldr	r0, [r7, #12]
 800f916:	f000 f805 	bl	800f924 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f91a:	69bb      	ldr	r3, [r7, #24]
	}
 800f91c:	4618      	mov	r0, r3
 800f91e:	3720      	adds	r7, #32
 800f920:	46bd      	mov	sp, r7
 800f922:	bd80      	pop	{r7, pc}

0800f924 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f924:	b580      	push	{r7, lr}
 800f926:	b084      	sub	sp, #16
 800f928:	af00      	add	r7, sp, #0
 800f92a:	60f8      	str	r0, [r7, #12]
 800f92c:	60b9      	str	r1, [r7, #8]
 800f92e:	607a      	str	r2, [r7, #4]
 800f930:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f932:	68bb      	ldr	r3, [r7, #8]
 800f934:	2b00      	cmp	r3, #0
 800f936:	d103      	bne.n	800f940 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f938:	69bb      	ldr	r3, [r7, #24]
 800f93a:	69ba      	ldr	r2, [r7, #24]
 800f93c:	601a      	str	r2, [r3, #0]
 800f93e:	e002      	b.n	800f946 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f940:	69bb      	ldr	r3, [r7, #24]
 800f942:	687a      	ldr	r2, [r7, #4]
 800f944:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f946:	69bb      	ldr	r3, [r7, #24]
 800f948:	68fa      	ldr	r2, [r7, #12]
 800f94a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f94c:	69bb      	ldr	r3, [r7, #24]
 800f94e:	68ba      	ldr	r2, [r7, #8]
 800f950:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f952:	2101      	movs	r1, #1
 800f954:	69b8      	ldr	r0, [r7, #24]
 800f956:	f7ff fecb 	bl	800f6f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f95a:	69bb      	ldr	r3, [r7, #24]
 800f95c:	78fa      	ldrb	r2, [r7, #3]
 800f95e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f962:	bf00      	nop
 800f964:	3710      	adds	r7, #16
 800f966:	46bd      	mov	sp, r7
 800f968:	bd80      	pop	{r7, pc}
	...

0800f96c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b08e      	sub	sp, #56	; 0x38
 800f970:	af00      	add	r7, sp, #0
 800f972:	60f8      	str	r0, [r7, #12]
 800f974:	60b9      	str	r1, [r7, #8]
 800f976:	607a      	str	r2, [r7, #4]
 800f978:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f97a:	2300      	movs	r3, #0
 800f97c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f984:	2b00      	cmp	r3, #0
 800f986:	d10a      	bne.n	800f99e <xQueueGenericSend+0x32>
	__asm volatile
 800f988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f98c:	f383 8811 	msr	BASEPRI, r3
 800f990:	f3bf 8f6f 	isb	sy
 800f994:	f3bf 8f4f 	dsb	sy
 800f998:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f99a:	bf00      	nop
 800f99c:	e7fe      	b.n	800f99c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f99e:	68bb      	ldr	r3, [r7, #8]
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d103      	bne.n	800f9ac <xQueueGenericSend+0x40>
 800f9a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d101      	bne.n	800f9b0 <xQueueGenericSend+0x44>
 800f9ac:	2301      	movs	r3, #1
 800f9ae:	e000      	b.n	800f9b2 <xQueueGenericSend+0x46>
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d10a      	bne.n	800f9cc <xQueueGenericSend+0x60>
	__asm volatile
 800f9b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9ba:	f383 8811 	msr	BASEPRI, r3
 800f9be:	f3bf 8f6f 	isb	sy
 800f9c2:	f3bf 8f4f 	dsb	sy
 800f9c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f9c8:	bf00      	nop
 800f9ca:	e7fe      	b.n	800f9ca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	2b02      	cmp	r3, #2
 800f9d0:	d103      	bne.n	800f9da <xQueueGenericSend+0x6e>
 800f9d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f9d6:	2b01      	cmp	r3, #1
 800f9d8:	d101      	bne.n	800f9de <xQueueGenericSend+0x72>
 800f9da:	2301      	movs	r3, #1
 800f9dc:	e000      	b.n	800f9e0 <xQueueGenericSend+0x74>
 800f9de:	2300      	movs	r3, #0
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d10a      	bne.n	800f9fa <xQueueGenericSend+0x8e>
	__asm volatile
 800f9e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9e8:	f383 8811 	msr	BASEPRI, r3
 800f9ec:	f3bf 8f6f 	isb	sy
 800f9f0:	f3bf 8f4f 	dsb	sy
 800f9f4:	623b      	str	r3, [r7, #32]
}
 800f9f6:	bf00      	nop
 800f9f8:	e7fe      	b.n	800f9f8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f9fa:	f001 faed 	bl	8010fd8 <xTaskGetSchedulerState>
 800f9fe:	4603      	mov	r3, r0
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d102      	bne.n	800fa0a <xQueueGenericSend+0x9e>
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d101      	bne.n	800fa0e <xQueueGenericSend+0xa2>
 800fa0a:	2301      	movs	r3, #1
 800fa0c:	e000      	b.n	800fa10 <xQueueGenericSend+0xa4>
 800fa0e:	2300      	movs	r3, #0
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d10a      	bne.n	800fa2a <xQueueGenericSend+0xbe>
	__asm volatile
 800fa14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa18:	f383 8811 	msr	BASEPRI, r3
 800fa1c:	f3bf 8f6f 	isb	sy
 800fa20:	f3bf 8f4f 	dsb	sy
 800fa24:	61fb      	str	r3, [r7, #28]
}
 800fa26:	bf00      	nop
 800fa28:	e7fe      	b.n	800fa28 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fa2a:	f002 f86b 	bl	8011b04 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fa2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fa32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fa36:	429a      	cmp	r2, r3
 800fa38:	d302      	bcc.n	800fa40 <xQueueGenericSend+0xd4>
 800fa3a:	683b      	ldr	r3, [r7, #0]
 800fa3c:	2b02      	cmp	r3, #2
 800fa3e:	d129      	bne.n	800fa94 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fa40:	683a      	ldr	r2, [r7, #0]
 800fa42:	68b9      	ldr	r1, [r7, #8]
 800fa44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fa46:	f000 fa8b 	bl	800ff60 <prvCopyDataToQueue>
 800fa4a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fa4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d010      	beq.n	800fa76 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fa54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa56:	3324      	adds	r3, #36	; 0x24
 800fa58:	4618      	mov	r0, r3
 800fa5a:	f001 f89d 	bl	8010b98 <xTaskRemoveFromEventList>
 800fa5e:	4603      	mov	r3, r0
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d013      	beq.n	800fa8c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fa64:	4b3f      	ldr	r3, [pc, #252]	; (800fb64 <xQueueGenericSend+0x1f8>)
 800fa66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa6a:	601a      	str	r2, [r3, #0]
 800fa6c:	f3bf 8f4f 	dsb	sy
 800fa70:	f3bf 8f6f 	isb	sy
 800fa74:	e00a      	b.n	800fa8c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fa76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d007      	beq.n	800fa8c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fa7c:	4b39      	ldr	r3, [pc, #228]	; (800fb64 <xQueueGenericSend+0x1f8>)
 800fa7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa82:	601a      	str	r2, [r3, #0]
 800fa84:	f3bf 8f4f 	dsb	sy
 800fa88:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fa8c:	f002 f86a 	bl	8011b64 <vPortExitCritical>
				return pdPASS;
 800fa90:	2301      	movs	r3, #1
 800fa92:	e063      	b.n	800fb5c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d103      	bne.n	800faa2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fa9a:	f002 f863 	bl	8011b64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fa9e:	2300      	movs	r3, #0
 800faa0:	e05c      	b.n	800fb5c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800faa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d106      	bne.n	800fab6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800faa8:	f107 0314 	add.w	r3, r7, #20
 800faac:	4618      	mov	r0, r3
 800faae:	f001 f939 	bl	8010d24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fab2:	2301      	movs	r3, #1
 800fab4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fab6:	f002 f855 	bl	8011b64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800faba:	f000 fdfb 	bl	80106b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fabe:	f002 f821 	bl	8011b04 <vPortEnterCritical>
 800fac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fac4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fac8:	b25b      	sxtb	r3, r3
 800faca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800face:	d103      	bne.n	800fad8 <xQueueGenericSend+0x16c>
 800fad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fad2:	2200      	movs	r2, #0
 800fad4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fada:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fade:	b25b      	sxtb	r3, r3
 800fae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fae4:	d103      	bne.n	800faee <xQueueGenericSend+0x182>
 800fae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fae8:	2200      	movs	r2, #0
 800faea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800faee:	f002 f839 	bl	8011b64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800faf2:	1d3a      	adds	r2, r7, #4
 800faf4:	f107 0314 	add.w	r3, r7, #20
 800faf8:	4611      	mov	r1, r2
 800fafa:	4618      	mov	r0, r3
 800fafc:	f001 f928 	bl	8010d50 <xTaskCheckForTimeOut>
 800fb00:	4603      	mov	r3, r0
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d124      	bne.n	800fb50 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fb06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fb08:	f000 fb22 	bl	8010150 <prvIsQueueFull>
 800fb0c:	4603      	mov	r3, r0
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d018      	beq.n	800fb44 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fb12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb14:	3310      	adds	r3, #16
 800fb16:	687a      	ldr	r2, [r7, #4]
 800fb18:	4611      	mov	r1, r2
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	f000 ffb0 	bl	8010a80 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fb20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fb22:	f000 faad 	bl	8010080 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fb26:	f000 fdd3 	bl	80106d0 <xTaskResumeAll>
 800fb2a:	4603      	mov	r3, r0
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	f47f af7c 	bne.w	800fa2a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800fb32:	4b0c      	ldr	r3, [pc, #48]	; (800fb64 <xQueueGenericSend+0x1f8>)
 800fb34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb38:	601a      	str	r2, [r3, #0]
 800fb3a:	f3bf 8f4f 	dsb	sy
 800fb3e:	f3bf 8f6f 	isb	sy
 800fb42:	e772      	b.n	800fa2a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800fb44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fb46:	f000 fa9b 	bl	8010080 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fb4a:	f000 fdc1 	bl	80106d0 <xTaskResumeAll>
 800fb4e:	e76c      	b.n	800fa2a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fb50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fb52:	f000 fa95 	bl	8010080 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fb56:	f000 fdbb 	bl	80106d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fb5a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	3738      	adds	r7, #56	; 0x38
 800fb60:	46bd      	mov	sp, r7
 800fb62:	bd80      	pop	{r7, pc}
 800fb64:	e000ed04 	.word	0xe000ed04

0800fb68 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800fb68:	b580      	push	{r7, lr}
 800fb6a:	b090      	sub	sp, #64	; 0x40
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	60f8      	str	r0, [r7, #12]
 800fb70:	60b9      	str	r1, [r7, #8]
 800fb72:	607a      	str	r2, [r7, #4]
 800fb74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800fb7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d10a      	bne.n	800fb96 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800fb80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb84:	f383 8811 	msr	BASEPRI, r3
 800fb88:	f3bf 8f6f 	isb	sy
 800fb8c:	f3bf 8f4f 	dsb	sy
 800fb90:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800fb92:	bf00      	nop
 800fb94:	e7fe      	b.n	800fb94 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fb96:	68bb      	ldr	r3, [r7, #8]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d103      	bne.n	800fba4 <xQueueGenericSendFromISR+0x3c>
 800fb9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d101      	bne.n	800fba8 <xQueueGenericSendFromISR+0x40>
 800fba4:	2301      	movs	r3, #1
 800fba6:	e000      	b.n	800fbaa <xQueueGenericSendFromISR+0x42>
 800fba8:	2300      	movs	r3, #0
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d10a      	bne.n	800fbc4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800fbae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbb2:	f383 8811 	msr	BASEPRI, r3
 800fbb6:	f3bf 8f6f 	isb	sy
 800fbba:	f3bf 8f4f 	dsb	sy
 800fbbe:	627b      	str	r3, [r7, #36]	; 0x24
}
 800fbc0:	bf00      	nop
 800fbc2:	e7fe      	b.n	800fbc2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fbc4:	683b      	ldr	r3, [r7, #0]
 800fbc6:	2b02      	cmp	r3, #2
 800fbc8:	d103      	bne.n	800fbd2 <xQueueGenericSendFromISR+0x6a>
 800fbca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fbce:	2b01      	cmp	r3, #1
 800fbd0:	d101      	bne.n	800fbd6 <xQueueGenericSendFromISR+0x6e>
 800fbd2:	2301      	movs	r3, #1
 800fbd4:	e000      	b.n	800fbd8 <xQueueGenericSendFromISR+0x70>
 800fbd6:	2300      	movs	r3, #0
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d10a      	bne.n	800fbf2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800fbdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbe0:	f383 8811 	msr	BASEPRI, r3
 800fbe4:	f3bf 8f6f 	isb	sy
 800fbe8:	f3bf 8f4f 	dsb	sy
 800fbec:	623b      	str	r3, [r7, #32]
}
 800fbee:	bf00      	nop
 800fbf0:	e7fe      	b.n	800fbf0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fbf2:	f002 f869 	bl	8011cc8 <vPortValidateInterruptPriority>
	__asm volatile
 800fbf6:	f3ef 8211 	mrs	r2, BASEPRI
 800fbfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbfe:	f383 8811 	msr	BASEPRI, r3
 800fc02:	f3bf 8f6f 	isb	sy
 800fc06:	f3bf 8f4f 	dsb	sy
 800fc0a:	61fa      	str	r2, [r7, #28]
 800fc0c:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800fc0e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fc10:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fc12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fc16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fc1a:	429a      	cmp	r2, r3
 800fc1c:	d302      	bcc.n	800fc24 <xQueueGenericSendFromISR+0xbc>
 800fc1e:	683b      	ldr	r3, [r7, #0]
 800fc20:	2b02      	cmp	r3, #2
 800fc22:	d12f      	bne.n	800fc84 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fc24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fc2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fc2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc32:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fc34:	683a      	ldr	r2, [r7, #0]
 800fc36:	68b9      	ldr	r1, [r7, #8]
 800fc38:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fc3a:	f000 f991 	bl	800ff60 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fc3e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800fc42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc46:	d112      	bne.n	800fc6e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fc48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d016      	beq.n	800fc7e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fc50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc52:	3324      	adds	r3, #36	; 0x24
 800fc54:	4618      	mov	r0, r3
 800fc56:	f000 ff9f 	bl	8010b98 <xTaskRemoveFromEventList>
 800fc5a:	4603      	mov	r3, r0
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d00e      	beq.n	800fc7e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d00b      	beq.n	800fc7e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	2201      	movs	r2, #1
 800fc6a:	601a      	str	r2, [r3, #0]
 800fc6c:	e007      	b.n	800fc7e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fc6e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800fc72:	3301      	adds	r3, #1
 800fc74:	b2db      	uxtb	r3, r3
 800fc76:	b25a      	sxtb	r2, r3
 800fc78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800fc7e:	2301      	movs	r3, #1
 800fc80:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800fc82:	e001      	b.n	800fc88 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fc84:	2300      	movs	r3, #0
 800fc86:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fc88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc8a:	617b      	str	r3, [r7, #20]
	__asm volatile
 800fc8c:	697b      	ldr	r3, [r7, #20]
 800fc8e:	f383 8811 	msr	BASEPRI, r3
}
 800fc92:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fc94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800fc96:	4618      	mov	r0, r3
 800fc98:	3740      	adds	r7, #64	; 0x40
 800fc9a:	46bd      	mov	sp, r7
 800fc9c:	bd80      	pop	{r7, pc}
	...

0800fca0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b08c      	sub	sp, #48	; 0x30
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	60f8      	str	r0, [r7, #12]
 800fca8:	60b9      	str	r1, [r7, #8]
 800fcaa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fcac:	2300      	movs	r3, #0
 800fcae:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fcb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d10a      	bne.n	800fcd0 <xQueueReceive+0x30>
	__asm volatile
 800fcba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcbe:	f383 8811 	msr	BASEPRI, r3
 800fcc2:	f3bf 8f6f 	isb	sy
 800fcc6:	f3bf 8f4f 	dsb	sy
 800fcca:	623b      	str	r3, [r7, #32]
}
 800fccc:	bf00      	nop
 800fcce:	e7fe      	b.n	800fcce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fcd0:	68bb      	ldr	r3, [r7, #8]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d103      	bne.n	800fcde <xQueueReceive+0x3e>
 800fcd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d101      	bne.n	800fce2 <xQueueReceive+0x42>
 800fcde:	2301      	movs	r3, #1
 800fce0:	e000      	b.n	800fce4 <xQueueReceive+0x44>
 800fce2:	2300      	movs	r3, #0
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d10a      	bne.n	800fcfe <xQueueReceive+0x5e>
	__asm volatile
 800fce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcec:	f383 8811 	msr	BASEPRI, r3
 800fcf0:	f3bf 8f6f 	isb	sy
 800fcf4:	f3bf 8f4f 	dsb	sy
 800fcf8:	61fb      	str	r3, [r7, #28]
}
 800fcfa:	bf00      	nop
 800fcfc:	e7fe      	b.n	800fcfc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fcfe:	f001 f96b 	bl	8010fd8 <xTaskGetSchedulerState>
 800fd02:	4603      	mov	r3, r0
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d102      	bne.n	800fd0e <xQueueReceive+0x6e>
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d101      	bne.n	800fd12 <xQueueReceive+0x72>
 800fd0e:	2301      	movs	r3, #1
 800fd10:	e000      	b.n	800fd14 <xQueueReceive+0x74>
 800fd12:	2300      	movs	r3, #0
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d10a      	bne.n	800fd2e <xQueueReceive+0x8e>
	__asm volatile
 800fd18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd1c:	f383 8811 	msr	BASEPRI, r3
 800fd20:	f3bf 8f6f 	isb	sy
 800fd24:	f3bf 8f4f 	dsb	sy
 800fd28:	61bb      	str	r3, [r7, #24]
}
 800fd2a:	bf00      	nop
 800fd2c:	e7fe      	b.n	800fd2c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fd2e:	f001 fee9 	bl	8011b04 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fd32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fd36:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fd38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d01f      	beq.n	800fd7e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fd3e:	68b9      	ldr	r1, [r7, #8]
 800fd40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fd42:	f000 f977 	bl	8010034 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fd46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd48:	1e5a      	subs	r2, r3, #1
 800fd4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd4c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fd4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd50:	691b      	ldr	r3, [r3, #16]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d00f      	beq.n	800fd76 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fd56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd58:	3310      	adds	r3, #16
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	f000 ff1c 	bl	8010b98 <xTaskRemoveFromEventList>
 800fd60:	4603      	mov	r3, r0
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d007      	beq.n	800fd76 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fd66:	4b3d      	ldr	r3, [pc, #244]	; (800fe5c <xQueueReceive+0x1bc>)
 800fd68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fd6c:	601a      	str	r2, [r3, #0]
 800fd6e:	f3bf 8f4f 	dsb	sy
 800fd72:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fd76:	f001 fef5 	bl	8011b64 <vPortExitCritical>
				return pdPASS;
 800fd7a:	2301      	movs	r3, #1
 800fd7c:	e069      	b.n	800fe52 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d103      	bne.n	800fd8c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fd84:	f001 feee 	bl	8011b64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fd88:	2300      	movs	r3, #0
 800fd8a:	e062      	b.n	800fe52 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fd8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d106      	bne.n	800fda0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fd92:	f107 0310 	add.w	r3, r7, #16
 800fd96:	4618      	mov	r0, r3
 800fd98:	f000 ffc4 	bl	8010d24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fd9c:	2301      	movs	r3, #1
 800fd9e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fda0:	f001 fee0 	bl	8011b64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fda4:	f000 fc86 	bl	80106b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fda8:	f001 feac 	bl	8011b04 <vPortEnterCritical>
 800fdac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fdb2:	b25b      	sxtb	r3, r3
 800fdb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdb8:	d103      	bne.n	800fdc2 <xQueueReceive+0x122>
 800fdba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdbc:	2200      	movs	r2, #0
 800fdbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fdc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fdc8:	b25b      	sxtb	r3, r3
 800fdca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdce:	d103      	bne.n	800fdd8 <xQueueReceive+0x138>
 800fdd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdd2:	2200      	movs	r2, #0
 800fdd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fdd8:	f001 fec4 	bl	8011b64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fddc:	1d3a      	adds	r2, r7, #4
 800fdde:	f107 0310 	add.w	r3, r7, #16
 800fde2:	4611      	mov	r1, r2
 800fde4:	4618      	mov	r0, r3
 800fde6:	f000 ffb3 	bl	8010d50 <xTaskCheckForTimeOut>
 800fdea:	4603      	mov	r3, r0
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d123      	bne.n	800fe38 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fdf0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fdf2:	f000 f997 	bl	8010124 <prvIsQueueEmpty>
 800fdf6:	4603      	mov	r3, r0
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d017      	beq.n	800fe2c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fdfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdfe:	3324      	adds	r3, #36	; 0x24
 800fe00:	687a      	ldr	r2, [r7, #4]
 800fe02:	4611      	mov	r1, r2
 800fe04:	4618      	mov	r0, r3
 800fe06:	f000 fe3b 	bl	8010a80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fe0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fe0c:	f000 f938 	bl	8010080 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fe10:	f000 fc5e 	bl	80106d0 <xTaskResumeAll>
 800fe14:	4603      	mov	r3, r0
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d189      	bne.n	800fd2e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800fe1a:	4b10      	ldr	r3, [pc, #64]	; (800fe5c <xQueueReceive+0x1bc>)
 800fe1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fe20:	601a      	str	r2, [r3, #0]
 800fe22:	f3bf 8f4f 	dsb	sy
 800fe26:	f3bf 8f6f 	isb	sy
 800fe2a:	e780      	b.n	800fd2e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fe2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fe2e:	f000 f927 	bl	8010080 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fe32:	f000 fc4d 	bl	80106d0 <xTaskResumeAll>
 800fe36:	e77a      	b.n	800fd2e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fe38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fe3a:	f000 f921 	bl	8010080 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fe3e:	f000 fc47 	bl	80106d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fe42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fe44:	f000 f96e 	bl	8010124 <prvIsQueueEmpty>
 800fe48:	4603      	mov	r3, r0
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	f43f af6f 	beq.w	800fd2e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fe50:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fe52:	4618      	mov	r0, r3
 800fe54:	3730      	adds	r7, #48	; 0x30
 800fe56:	46bd      	mov	sp, r7
 800fe58:	bd80      	pop	{r7, pc}
 800fe5a:	bf00      	nop
 800fe5c:	e000ed04 	.word	0xe000ed04

0800fe60 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b08e      	sub	sp, #56	; 0x38
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	60f8      	str	r0, [r7, #12]
 800fe68:	60b9      	str	r1, [r7, #8]
 800fe6a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800fe70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d10a      	bne.n	800fe8c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800fe76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe7a:	f383 8811 	msr	BASEPRI, r3
 800fe7e:	f3bf 8f6f 	isb	sy
 800fe82:	f3bf 8f4f 	dsb	sy
 800fe86:	623b      	str	r3, [r7, #32]
}
 800fe88:	bf00      	nop
 800fe8a:	e7fe      	b.n	800fe8a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe8c:	68bb      	ldr	r3, [r7, #8]
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d103      	bne.n	800fe9a <xQueueReceiveFromISR+0x3a>
 800fe92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d101      	bne.n	800fe9e <xQueueReceiveFromISR+0x3e>
 800fe9a:	2301      	movs	r3, #1
 800fe9c:	e000      	b.n	800fea0 <xQueueReceiveFromISR+0x40>
 800fe9e:	2300      	movs	r3, #0
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d10a      	bne.n	800feba <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800fea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fea8:	f383 8811 	msr	BASEPRI, r3
 800feac:	f3bf 8f6f 	isb	sy
 800feb0:	f3bf 8f4f 	dsb	sy
 800feb4:	61fb      	str	r3, [r7, #28]
}
 800feb6:	bf00      	nop
 800feb8:	e7fe      	b.n	800feb8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800feba:	f001 ff05 	bl	8011cc8 <vPortValidateInterruptPriority>
	__asm volatile
 800febe:	f3ef 8211 	mrs	r2, BASEPRI
 800fec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fec6:	f383 8811 	msr	BASEPRI, r3
 800feca:	f3bf 8f6f 	isb	sy
 800fece:	f3bf 8f4f 	dsb	sy
 800fed2:	61ba      	str	r2, [r7, #24]
 800fed4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800fed6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fed8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800feda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fedc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fede:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d02f      	beq.n	800ff46 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800fee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fee8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800feec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fef0:	68b9      	ldr	r1, [r7, #8]
 800fef2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fef4:	f000 f89e 	bl	8010034 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fefa:	1e5a      	subs	r2, r3, #1
 800fefc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fefe:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ff00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ff04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff08:	d112      	bne.n	800ff30 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ff0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff0c:	691b      	ldr	r3, [r3, #16]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d016      	beq.n	800ff40 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ff12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff14:	3310      	adds	r3, #16
 800ff16:	4618      	mov	r0, r3
 800ff18:	f000 fe3e 	bl	8010b98 <xTaskRemoveFromEventList>
 800ff1c:	4603      	mov	r3, r0
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d00e      	beq.n	800ff40 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d00b      	beq.n	800ff40 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	2201      	movs	r2, #1
 800ff2c:	601a      	str	r2, [r3, #0]
 800ff2e:	e007      	b.n	800ff40 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ff30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ff34:	3301      	adds	r3, #1
 800ff36:	b2db      	uxtb	r3, r3
 800ff38:	b25a      	sxtb	r2, r3
 800ff3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ff40:	2301      	movs	r3, #1
 800ff42:	637b      	str	r3, [r7, #52]	; 0x34
 800ff44:	e001      	b.n	800ff4a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800ff46:	2300      	movs	r3, #0
 800ff48:	637b      	str	r3, [r7, #52]	; 0x34
 800ff4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff4c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ff4e:	693b      	ldr	r3, [r7, #16]
 800ff50:	f383 8811 	msr	BASEPRI, r3
}
 800ff54:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ff56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ff58:	4618      	mov	r0, r3
 800ff5a:	3738      	adds	r7, #56	; 0x38
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	bd80      	pop	{r7, pc}

0800ff60 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b086      	sub	sp, #24
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	60f8      	str	r0, [r7, #12]
 800ff68:	60b9      	str	r1, [r7, #8]
 800ff6a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ff74:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d10d      	bne.n	800ff9a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d14d      	bne.n	8010022 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	689b      	ldr	r3, [r3, #8]
 800ff8a:	4618      	mov	r0, r3
 800ff8c:	f001 f842 	bl	8011014 <xTaskPriorityDisinherit>
 800ff90:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	2200      	movs	r2, #0
 800ff96:	609a      	str	r2, [r3, #8]
 800ff98:	e043      	b.n	8010022 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d119      	bne.n	800ffd4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	6858      	ldr	r0, [r3, #4]
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffa8:	461a      	mov	r2, r3
 800ffaa:	68b9      	ldr	r1, [r7, #8]
 800ffac:	f002 ff8c 	bl	8012ec8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	685a      	ldr	r2, [r3, #4]
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffb8:	441a      	add	r2, r3
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	685a      	ldr	r2, [r3, #4]
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	689b      	ldr	r3, [r3, #8]
 800ffc6:	429a      	cmp	r2, r3
 800ffc8:	d32b      	bcc.n	8010022 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	681a      	ldr	r2, [r3, #0]
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	605a      	str	r2, [r3, #4]
 800ffd2:	e026      	b.n	8010022 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	68d8      	ldr	r0, [r3, #12]
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffdc:	461a      	mov	r2, r3
 800ffde:	68b9      	ldr	r1, [r7, #8]
 800ffe0:	f002 ff72 	bl	8012ec8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	68da      	ldr	r2, [r3, #12]
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffec:	425b      	negs	r3, r3
 800ffee:	441a      	add	r2, r3
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	68da      	ldr	r2, [r3, #12]
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	429a      	cmp	r2, r3
 800fffe:	d207      	bcs.n	8010010 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	689a      	ldr	r2, [r3, #8]
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010008:	425b      	negs	r3, r3
 801000a:	441a      	add	r2, r3
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	2b02      	cmp	r3, #2
 8010014:	d105      	bne.n	8010022 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010016:	693b      	ldr	r3, [r7, #16]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d002      	beq.n	8010022 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801001c:	693b      	ldr	r3, [r7, #16]
 801001e:	3b01      	subs	r3, #1
 8010020:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010022:	693b      	ldr	r3, [r7, #16]
 8010024:	1c5a      	adds	r2, r3, #1
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 801002a:	697b      	ldr	r3, [r7, #20]
}
 801002c:	4618      	mov	r0, r3
 801002e:	3718      	adds	r7, #24
 8010030:	46bd      	mov	sp, r7
 8010032:	bd80      	pop	{r7, pc}

08010034 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010034:	b580      	push	{r7, lr}
 8010036:	b082      	sub	sp, #8
 8010038:	af00      	add	r7, sp, #0
 801003a:	6078      	str	r0, [r7, #4]
 801003c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010042:	2b00      	cmp	r3, #0
 8010044:	d018      	beq.n	8010078 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	68da      	ldr	r2, [r3, #12]
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801004e:	441a      	add	r2, r3
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	68da      	ldr	r2, [r3, #12]
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	689b      	ldr	r3, [r3, #8]
 801005c:	429a      	cmp	r2, r3
 801005e:	d303      	bcc.n	8010068 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	681a      	ldr	r2, [r3, #0]
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	68d9      	ldr	r1, [r3, #12]
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010070:	461a      	mov	r2, r3
 8010072:	6838      	ldr	r0, [r7, #0]
 8010074:	f002 ff28 	bl	8012ec8 <memcpy>
	}
}
 8010078:	bf00      	nop
 801007a:	3708      	adds	r7, #8
 801007c:	46bd      	mov	sp, r7
 801007e:	bd80      	pop	{r7, pc}

08010080 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010080:	b580      	push	{r7, lr}
 8010082:	b084      	sub	sp, #16
 8010084:	af00      	add	r7, sp, #0
 8010086:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010088:	f001 fd3c 	bl	8011b04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010092:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010094:	e011      	b.n	80100ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801009a:	2b00      	cmp	r3, #0
 801009c:	d012      	beq.n	80100c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	3324      	adds	r3, #36	; 0x24
 80100a2:	4618      	mov	r0, r3
 80100a4:	f000 fd78 	bl	8010b98 <xTaskRemoveFromEventList>
 80100a8:	4603      	mov	r3, r0
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d001      	beq.n	80100b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80100ae:	f000 feb1 	bl	8010e14 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80100b2:	7bfb      	ldrb	r3, [r7, #15]
 80100b4:	3b01      	subs	r3, #1
 80100b6:	b2db      	uxtb	r3, r3
 80100b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80100ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	dce9      	bgt.n	8010096 <prvUnlockQueue+0x16>
 80100c2:	e000      	b.n	80100c6 <prvUnlockQueue+0x46>
					break;
 80100c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	22ff      	movs	r2, #255	; 0xff
 80100ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80100ce:	f001 fd49 	bl	8011b64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80100d2:	f001 fd17 	bl	8011b04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80100dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80100de:	e011      	b.n	8010104 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	691b      	ldr	r3, [r3, #16]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d012      	beq.n	801010e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	3310      	adds	r3, #16
 80100ec:	4618      	mov	r0, r3
 80100ee:	f000 fd53 	bl	8010b98 <xTaskRemoveFromEventList>
 80100f2:	4603      	mov	r3, r0
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d001      	beq.n	80100fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80100f8:	f000 fe8c 	bl	8010e14 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80100fc:	7bbb      	ldrb	r3, [r7, #14]
 80100fe:	3b01      	subs	r3, #1
 8010100:	b2db      	uxtb	r3, r3
 8010102:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010104:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010108:	2b00      	cmp	r3, #0
 801010a:	dce9      	bgt.n	80100e0 <prvUnlockQueue+0x60>
 801010c:	e000      	b.n	8010110 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801010e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	22ff      	movs	r2, #255	; 0xff
 8010114:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010118:	f001 fd24 	bl	8011b64 <vPortExitCritical>
}
 801011c:	bf00      	nop
 801011e:	3710      	adds	r7, #16
 8010120:	46bd      	mov	sp, r7
 8010122:	bd80      	pop	{r7, pc}

08010124 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010124:	b580      	push	{r7, lr}
 8010126:	b084      	sub	sp, #16
 8010128:	af00      	add	r7, sp, #0
 801012a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801012c:	f001 fcea 	bl	8011b04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010134:	2b00      	cmp	r3, #0
 8010136:	d102      	bne.n	801013e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010138:	2301      	movs	r3, #1
 801013a:	60fb      	str	r3, [r7, #12]
 801013c:	e001      	b.n	8010142 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801013e:	2300      	movs	r3, #0
 8010140:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010142:	f001 fd0f 	bl	8011b64 <vPortExitCritical>

	return xReturn;
 8010146:	68fb      	ldr	r3, [r7, #12]
}
 8010148:	4618      	mov	r0, r3
 801014a:	3710      	adds	r7, #16
 801014c:	46bd      	mov	sp, r7
 801014e:	bd80      	pop	{r7, pc}

08010150 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010150:	b580      	push	{r7, lr}
 8010152:	b084      	sub	sp, #16
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010158:	f001 fcd4 	bl	8011b04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010164:	429a      	cmp	r2, r3
 8010166:	d102      	bne.n	801016e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010168:	2301      	movs	r3, #1
 801016a:	60fb      	str	r3, [r7, #12]
 801016c:	e001      	b.n	8010172 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801016e:	2300      	movs	r3, #0
 8010170:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010172:	f001 fcf7 	bl	8011b64 <vPortExitCritical>

	return xReturn;
 8010176:	68fb      	ldr	r3, [r7, #12]
}
 8010178:	4618      	mov	r0, r3
 801017a:	3710      	adds	r7, #16
 801017c:	46bd      	mov	sp, r7
 801017e:	bd80      	pop	{r7, pc}

08010180 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010180:	b480      	push	{r7}
 8010182:	b085      	sub	sp, #20
 8010184:	af00      	add	r7, sp, #0
 8010186:	6078      	str	r0, [r7, #4]
 8010188:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801018a:	2300      	movs	r3, #0
 801018c:	60fb      	str	r3, [r7, #12]
 801018e:	e014      	b.n	80101ba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010190:	4a0f      	ldr	r2, [pc, #60]	; (80101d0 <vQueueAddToRegistry+0x50>)
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010198:	2b00      	cmp	r3, #0
 801019a:	d10b      	bne.n	80101b4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801019c:	490c      	ldr	r1, [pc, #48]	; (80101d0 <vQueueAddToRegistry+0x50>)
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	683a      	ldr	r2, [r7, #0]
 80101a2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80101a6:	4a0a      	ldr	r2, [pc, #40]	; (80101d0 <vQueueAddToRegistry+0x50>)
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	00db      	lsls	r3, r3, #3
 80101ac:	4413      	add	r3, r2
 80101ae:	687a      	ldr	r2, [r7, #4]
 80101b0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80101b2:	e006      	b.n	80101c2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	3301      	adds	r3, #1
 80101b8:	60fb      	str	r3, [r7, #12]
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	2b07      	cmp	r3, #7
 80101be:	d9e7      	bls.n	8010190 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80101c0:	bf00      	nop
 80101c2:	bf00      	nop
 80101c4:	3714      	adds	r7, #20
 80101c6:	46bd      	mov	sp, r7
 80101c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101cc:	4770      	bx	lr
 80101ce:	bf00      	nop
 80101d0:	20002e04 	.word	0x20002e04

080101d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b086      	sub	sp, #24
 80101d8:	af00      	add	r7, sp, #0
 80101da:	60f8      	str	r0, [r7, #12]
 80101dc:	60b9      	str	r1, [r7, #8]
 80101de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80101e4:	f001 fc8e 	bl	8011b04 <vPortEnterCritical>
 80101e8:	697b      	ldr	r3, [r7, #20]
 80101ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80101ee:	b25b      	sxtb	r3, r3
 80101f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101f4:	d103      	bne.n	80101fe <vQueueWaitForMessageRestricted+0x2a>
 80101f6:	697b      	ldr	r3, [r7, #20]
 80101f8:	2200      	movs	r2, #0
 80101fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80101fe:	697b      	ldr	r3, [r7, #20]
 8010200:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010204:	b25b      	sxtb	r3, r3
 8010206:	f1b3 3fff 	cmp.w	r3, #4294967295
 801020a:	d103      	bne.n	8010214 <vQueueWaitForMessageRestricted+0x40>
 801020c:	697b      	ldr	r3, [r7, #20]
 801020e:	2200      	movs	r2, #0
 8010210:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010214:	f001 fca6 	bl	8011b64 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010218:	697b      	ldr	r3, [r7, #20]
 801021a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801021c:	2b00      	cmp	r3, #0
 801021e:	d106      	bne.n	801022e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010220:	697b      	ldr	r3, [r7, #20]
 8010222:	3324      	adds	r3, #36	; 0x24
 8010224:	687a      	ldr	r2, [r7, #4]
 8010226:	68b9      	ldr	r1, [r7, #8]
 8010228:	4618      	mov	r0, r3
 801022a:	f000 fc89 	bl	8010b40 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801022e:	6978      	ldr	r0, [r7, #20]
 8010230:	f7ff ff26 	bl	8010080 <prvUnlockQueue>
	}
 8010234:	bf00      	nop
 8010236:	3718      	adds	r7, #24
 8010238:	46bd      	mov	sp, r7
 801023a:	bd80      	pop	{r7, pc}

0801023c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801023c:	b580      	push	{r7, lr}
 801023e:	b08e      	sub	sp, #56	; 0x38
 8010240:	af04      	add	r7, sp, #16
 8010242:	60f8      	str	r0, [r7, #12]
 8010244:	60b9      	str	r1, [r7, #8]
 8010246:	607a      	str	r2, [r7, #4]
 8010248:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801024a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801024c:	2b00      	cmp	r3, #0
 801024e:	d10a      	bne.n	8010266 <xTaskCreateStatic+0x2a>
	__asm volatile
 8010250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010254:	f383 8811 	msr	BASEPRI, r3
 8010258:	f3bf 8f6f 	isb	sy
 801025c:	f3bf 8f4f 	dsb	sy
 8010260:	623b      	str	r3, [r7, #32]
}
 8010262:	bf00      	nop
 8010264:	e7fe      	b.n	8010264 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010268:	2b00      	cmp	r3, #0
 801026a:	d10a      	bne.n	8010282 <xTaskCreateStatic+0x46>
	__asm volatile
 801026c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010270:	f383 8811 	msr	BASEPRI, r3
 8010274:	f3bf 8f6f 	isb	sy
 8010278:	f3bf 8f4f 	dsb	sy
 801027c:	61fb      	str	r3, [r7, #28]
}
 801027e:	bf00      	nop
 8010280:	e7fe      	b.n	8010280 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010282:	235c      	movs	r3, #92	; 0x5c
 8010284:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010286:	693b      	ldr	r3, [r7, #16]
 8010288:	2b5c      	cmp	r3, #92	; 0x5c
 801028a:	d00a      	beq.n	80102a2 <xTaskCreateStatic+0x66>
	__asm volatile
 801028c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010290:	f383 8811 	msr	BASEPRI, r3
 8010294:	f3bf 8f6f 	isb	sy
 8010298:	f3bf 8f4f 	dsb	sy
 801029c:	61bb      	str	r3, [r7, #24]
}
 801029e:	bf00      	nop
 80102a0:	e7fe      	b.n	80102a0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80102a2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80102a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d01e      	beq.n	80102e8 <xTaskCreateStatic+0xac>
 80102aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d01b      	beq.n	80102e8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80102b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102b2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80102b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80102b8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80102ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102bc:	2202      	movs	r2, #2
 80102be:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80102c2:	2300      	movs	r3, #0
 80102c4:	9303      	str	r3, [sp, #12]
 80102c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102c8:	9302      	str	r3, [sp, #8]
 80102ca:	f107 0314 	add.w	r3, r7, #20
 80102ce:	9301      	str	r3, [sp, #4]
 80102d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102d2:	9300      	str	r3, [sp, #0]
 80102d4:	683b      	ldr	r3, [r7, #0]
 80102d6:	687a      	ldr	r2, [r7, #4]
 80102d8:	68b9      	ldr	r1, [r7, #8]
 80102da:	68f8      	ldr	r0, [r7, #12]
 80102dc:	f000 f850 	bl	8010380 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80102e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80102e2:	f000 f8dd 	bl	80104a0 <prvAddNewTaskToReadyList>
 80102e6:	e001      	b.n	80102ec <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80102e8:	2300      	movs	r3, #0
 80102ea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80102ec:	697b      	ldr	r3, [r7, #20]
	}
 80102ee:	4618      	mov	r0, r3
 80102f0:	3728      	adds	r7, #40	; 0x28
 80102f2:	46bd      	mov	sp, r7
 80102f4:	bd80      	pop	{r7, pc}

080102f6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80102f6:	b580      	push	{r7, lr}
 80102f8:	b08c      	sub	sp, #48	; 0x30
 80102fa:	af04      	add	r7, sp, #16
 80102fc:	60f8      	str	r0, [r7, #12]
 80102fe:	60b9      	str	r1, [r7, #8]
 8010300:	603b      	str	r3, [r7, #0]
 8010302:	4613      	mov	r3, r2
 8010304:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010306:	88fb      	ldrh	r3, [r7, #6]
 8010308:	009b      	lsls	r3, r3, #2
 801030a:	4618      	mov	r0, r3
 801030c:	f001 fd1c 	bl	8011d48 <pvPortMalloc>
 8010310:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010312:	697b      	ldr	r3, [r7, #20]
 8010314:	2b00      	cmp	r3, #0
 8010316:	d00e      	beq.n	8010336 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010318:	205c      	movs	r0, #92	; 0x5c
 801031a:	f001 fd15 	bl	8011d48 <pvPortMalloc>
 801031e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010320:	69fb      	ldr	r3, [r7, #28]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d003      	beq.n	801032e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010326:	69fb      	ldr	r3, [r7, #28]
 8010328:	697a      	ldr	r2, [r7, #20]
 801032a:	631a      	str	r2, [r3, #48]	; 0x30
 801032c:	e005      	b.n	801033a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801032e:	6978      	ldr	r0, [r7, #20]
 8010330:	f001 fdd6 	bl	8011ee0 <vPortFree>
 8010334:	e001      	b.n	801033a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010336:	2300      	movs	r3, #0
 8010338:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801033a:	69fb      	ldr	r3, [r7, #28]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d017      	beq.n	8010370 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010340:	69fb      	ldr	r3, [r7, #28]
 8010342:	2200      	movs	r2, #0
 8010344:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010348:	88fa      	ldrh	r2, [r7, #6]
 801034a:	2300      	movs	r3, #0
 801034c:	9303      	str	r3, [sp, #12]
 801034e:	69fb      	ldr	r3, [r7, #28]
 8010350:	9302      	str	r3, [sp, #8]
 8010352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010354:	9301      	str	r3, [sp, #4]
 8010356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010358:	9300      	str	r3, [sp, #0]
 801035a:	683b      	ldr	r3, [r7, #0]
 801035c:	68b9      	ldr	r1, [r7, #8]
 801035e:	68f8      	ldr	r0, [r7, #12]
 8010360:	f000 f80e 	bl	8010380 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010364:	69f8      	ldr	r0, [r7, #28]
 8010366:	f000 f89b 	bl	80104a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801036a:	2301      	movs	r3, #1
 801036c:	61bb      	str	r3, [r7, #24]
 801036e:	e002      	b.n	8010376 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010370:	f04f 33ff 	mov.w	r3, #4294967295
 8010374:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010376:	69bb      	ldr	r3, [r7, #24]
	}
 8010378:	4618      	mov	r0, r3
 801037a:	3720      	adds	r7, #32
 801037c:	46bd      	mov	sp, r7
 801037e:	bd80      	pop	{r7, pc}

08010380 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010380:	b580      	push	{r7, lr}
 8010382:	b088      	sub	sp, #32
 8010384:	af00      	add	r7, sp, #0
 8010386:	60f8      	str	r0, [r7, #12]
 8010388:	60b9      	str	r1, [r7, #8]
 801038a:	607a      	str	r2, [r7, #4]
 801038c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801038e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010390:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	009b      	lsls	r3, r3, #2
 8010396:	461a      	mov	r2, r3
 8010398:	21a5      	movs	r1, #165	; 0xa5
 801039a:	f002 fda3 	bl	8012ee4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801039e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80103a8:	3b01      	subs	r3, #1
 80103aa:	009b      	lsls	r3, r3, #2
 80103ac:	4413      	add	r3, r2
 80103ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80103b0:	69bb      	ldr	r3, [r7, #24]
 80103b2:	f023 0307 	bic.w	r3, r3, #7
 80103b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80103b8:	69bb      	ldr	r3, [r7, #24]
 80103ba:	f003 0307 	and.w	r3, r3, #7
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d00a      	beq.n	80103d8 <prvInitialiseNewTask+0x58>
	__asm volatile
 80103c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103c6:	f383 8811 	msr	BASEPRI, r3
 80103ca:	f3bf 8f6f 	isb	sy
 80103ce:	f3bf 8f4f 	dsb	sy
 80103d2:	617b      	str	r3, [r7, #20]
}
 80103d4:	bf00      	nop
 80103d6:	e7fe      	b.n	80103d6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80103d8:	68bb      	ldr	r3, [r7, #8]
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d01f      	beq.n	801041e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80103de:	2300      	movs	r3, #0
 80103e0:	61fb      	str	r3, [r7, #28]
 80103e2:	e012      	b.n	801040a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80103e4:	68ba      	ldr	r2, [r7, #8]
 80103e6:	69fb      	ldr	r3, [r7, #28]
 80103e8:	4413      	add	r3, r2
 80103ea:	7819      	ldrb	r1, [r3, #0]
 80103ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80103ee:	69fb      	ldr	r3, [r7, #28]
 80103f0:	4413      	add	r3, r2
 80103f2:	3334      	adds	r3, #52	; 0x34
 80103f4:	460a      	mov	r2, r1
 80103f6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80103f8:	68ba      	ldr	r2, [r7, #8]
 80103fa:	69fb      	ldr	r3, [r7, #28]
 80103fc:	4413      	add	r3, r2
 80103fe:	781b      	ldrb	r3, [r3, #0]
 8010400:	2b00      	cmp	r3, #0
 8010402:	d006      	beq.n	8010412 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010404:	69fb      	ldr	r3, [r7, #28]
 8010406:	3301      	adds	r3, #1
 8010408:	61fb      	str	r3, [r7, #28]
 801040a:	69fb      	ldr	r3, [r7, #28]
 801040c:	2b0f      	cmp	r3, #15
 801040e:	d9e9      	bls.n	80103e4 <prvInitialiseNewTask+0x64>
 8010410:	e000      	b.n	8010414 <prvInitialiseNewTask+0x94>
			{
				break;
 8010412:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010416:	2200      	movs	r2, #0
 8010418:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801041c:	e003      	b.n	8010426 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801041e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010420:	2200      	movs	r2, #0
 8010422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010428:	2b37      	cmp	r3, #55	; 0x37
 801042a:	d901      	bls.n	8010430 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801042c:	2337      	movs	r3, #55	; 0x37
 801042e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010432:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010434:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010438:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801043a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801043c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801043e:	2200      	movs	r2, #0
 8010440:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010444:	3304      	adds	r3, #4
 8010446:	4618      	mov	r0, r3
 8010448:	f7ff f8be 	bl	800f5c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801044c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801044e:	3318      	adds	r3, #24
 8010450:	4618      	mov	r0, r3
 8010452:	f7ff f8b9 	bl	800f5c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010458:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801045a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801045c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801045e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010464:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010468:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801046a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801046c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801046e:	2200      	movs	r2, #0
 8010470:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010474:	2200      	movs	r2, #0
 8010476:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801047a:	683a      	ldr	r2, [r7, #0]
 801047c:	68f9      	ldr	r1, [r7, #12]
 801047e:	69b8      	ldr	r0, [r7, #24]
 8010480:	f001 fa10 	bl	80118a4 <pxPortInitialiseStack>
 8010484:	4602      	mov	r2, r0
 8010486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010488:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801048a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801048c:	2b00      	cmp	r3, #0
 801048e:	d002      	beq.n	8010496 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010492:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010494:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010496:	bf00      	nop
 8010498:	3720      	adds	r7, #32
 801049a:	46bd      	mov	sp, r7
 801049c:	bd80      	pop	{r7, pc}
	...

080104a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b082      	sub	sp, #8
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80104a8:	f001 fb2c 	bl	8011b04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80104ac:	4b2d      	ldr	r3, [pc, #180]	; (8010564 <prvAddNewTaskToReadyList+0xc4>)
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	3301      	adds	r3, #1
 80104b2:	4a2c      	ldr	r2, [pc, #176]	; (8010564 <prvAddNewTaskToReadyList+0xc4>)
 80104b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80104b6:	4b2c      	ldr	r3, [pc, #176]	; (8010568 <prvAddNewTaskToReadyList+0xc8>)
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d109      	bne.n	80104d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80104be:	4a2a      	ldr	r2, [pc, #168]	; (8010568 <prvAddNewTaskToReadyList+0xc8>)
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80104c4:	4b27      	ldr	r3, [pc, #156]	; (8010564 <prvAddNewTaskToReadyList+0xc4>)
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	2b01      	cmp	r3, #1
 80104ca:	d110      	bne.n	80104ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80104cc:	f000 fcc6 	bl	8010e5c <prvInitialiseTaskLists>
 80104d0:	e00d      	b.n	80104ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80104d2:	4b26      	ldr	r3, [pc, #152]	; (801056c <prvAddNewTaskToReadyList+0xcc>)
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d109      	bne.n	80104ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80104da:	4b23      	ldr	r3, [pc, #140]	; (8010568 <prvAddNewTaskToReadyList+0xc8>)
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104e4:	429a      	cmp	r2, r3
 80104e6:	d802      	bhi.n	80104ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80104e8:	4a1f      	ldr	r2, [pc, #124]	; (8010568 <prvAddNewTaskToReadyList+0xc8>)
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80104ee:	4b20      	ldr	r3, [pc, #128]	; (8010570 <prvAddNewTaskToReadyList+0xd0>)
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	3301      	adds	r3, #1
 80104f4:	4a1e      	ldr	r2, [pc, #120]	; (8010570 <prvAddNewTaskToReadyList+0xd0>)
 80104f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80104f8:	4b1d      	ldr	r3, [pc, #116]	; (8010570 <prvAddNewTaskToReadyList+0xd0>)
 80104fa:	681a      	ldr	r2, [r3, #0]
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010504:	4b1b      	ldr	r3, [pc, #108]	; (8010574 <prvAddNewTaskToReadyList+0xd4>)
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	429a      	cmp	r2, r3
 801050a:	d903      	bls.n	8010514 <prvAddNewTaskToReadyList+0x74>
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010510:	4a18      	ldr	r2, [pc, #96]	; (8010574 <prvAddNewTaskToReadyList+0xd4>)
 8010512:	6013      	str	r3, [r2, #0]
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010518:	4613      	mov	r3, r2
 801051a:	009b      	lsls	r3, r3, #2
 801051c:	4413      	add	r3, r2
 801051e:	009b      	lsls	r3, r3, #2
 8010520:	4a15      	ldr	r2, [pc, #84]	; (8010578 <prvAddNewTaskToReadyList+0xd8>)
 8010522:	441a      	add	r2, r3
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	3304      	adds	r3, #4
 8010528:	4619      	mov	r1, r3
 801052a:	4610      	mov	r0, r2
 801052c:	f7ff f859 	bl	800f5e2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010530:	f001 fb18 	bl	8011b64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010534:	4b0d      	ldr	r3, [pc, #52]	; (801056c <prvAddNewTaskToReadyList+0xcc>)
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	2b00      	cmp	r3, #0
 801053a:	d00e      	beq.n	801055a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801053c:	4b0a      	ldr	r3, [pc, #40]	; (8010568 <prvAddNewTaskToReadyList+0xc8>)
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010546:	429a      	cmp	r2, r3
 8010548:	d207      	bcs.n	801055a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801054a:	4b0c      	ldr	r3, [pc, #48]	; (801057c <prvAddNewTaskToReadyList+0xdc>)
 801054c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010550:	601a      	str	r2, [r3, #0]
 8010552:	f3bf 8f4f 	dsb	sy
 8010556:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801055a:	bf00      	nop
 801055c:	3708      	adds	r7, #8
 801055e:	46bd      	mov	sp, r7
 8010560:	bd80      	pop	{r7, pc}
 8010562:	bf00      	nop
 8010564:	20000d80 	.word	0x20000d80
 8010568:	200008ac 	.word	0x200008ac
 801056c:	20000d8c 	.word	0x20000d8c
 8010570:	20000d9c 	.word	0x20000d9c
 8010574:	20000d88 	.word	0x20000d88
 8010578:	200008b0 	.word	0x200008b0
 801057c:	e000ed04 	.word	0xe000ed04

08010580 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010580:	b580      	push	{r7, lr}
 8010582:	b084      	sub	sp, #16
 8010584:	af00      	add	r7, sp, #0
 8010586:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010588:	2300      	movs	r3, #0
 801058a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	2b00      	cmp	r3, #0
 8010590:	d017      	beq.n	80105c2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010592:	4b13      	ldr	r3, [pc, #76]	; (80105e0 <vTaskDelay+0x60>)
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	2b00      	cmp	r3, #0
 8010598:	d00a      	beq.n	80105b0 <vTaskDelay+0x30>
	__asm volatile
 801059a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801059e:	f383 8811 	msr	BASEPRI, r3
 80105a2:	f3bf 8f6f 	isb	sy
 80105a6:	f3bf 8f4f 	dsb	sy
 80105aa:	60bb      	str	r3, [r7, #8]
}
 80105ac:	bf00      	nop
 80105ae:	e7fe      	b.n	80105ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80105b0:	f000 f880 	bl	80106b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80105b4:	2100      	movs	r1, #0
 80105b6:	6878      	ldr	r0, [r7, #4]
 80105b8:	f000 fdb2 	bl	8011120 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80105bc:	f000 f888 	bl	80106d0 <xTaskResumeAll>
 80105c0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80105c2:	68fb      	ldr	r3, [r7, #12]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d107      	bne.n	80105d8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80105c8:	4b06      	ldr	r3, [pc, #24]	; (80105e4 <vTaskDelay+0x64>)
 80105ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80105ce:	601a      	str	r2, [r3, #0]
 80105d0:	f3bf 8f4f 	dsb	sy
 80105d4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80105d8:	bf00      	nop
 80105da:	3710      	adds	r7, #16
 80105dc:	46bd      	mov	sp, r7
 80105de:	bd80      	pop	{r7, pc}
 80105e0:	20000da8 	.word	0x20000da8
 80105e4:	e000ed04 	.word	0xe000ed04

080105e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80105e8:	b580      	push	{r7, lr}
 80105ea:	b08a      	sub	sp, #40	; 0x28
 80105ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80105ee:	2300      	movs	r3, #0
 80105f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80105f2:	2300      	movs	r3, #0
 80105f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80105f6:	463a      	mov	r2, r7
 80105f8:	1d39      	adds	r1, r7, #4
 80105fa:	f107 0308 	add.w	r3, r7, #8
 80105fe:	4618      	mov	r0, r3
 8010600:	f7fe fd22 	bl	800f048 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010604:	6839      	ldr	r1, [r7, #0]
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	68ba      	ldr	r2, [r7, #8]
 801060a:	9202      	str	r2, [sp, #8]
 801060c:	9301      	str	r3, [sp, #4]
 801060e:	2300      	movs	r3, #0
 8010610:	9300      	str	r3, [sp, #0]
 8010612:	2300      	movs	r3, #0
 8010614:	460a      	mov	r2, r1
 8010616:	4921      	ldr	r1, [pc, #132]	; (801069c <vTaskStartScheduler+0xb4>)
 8010618:	4821      	ldr	r0, [pc, #132]	; (80106a0 <vTaskStartScheduler+0xb8>)
 801061a:	f7ff fe0f 	bl	801023c <xTaskCreateStatic>
 801061e:	4603      	mov	r3, r0
 8010620:	4a20      	ldr	r2, [pc, #128]	; (80106a4 <vTaskStartScheduler+0xbc>)
 8010622:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010624:	4b1f      	ldr	r3, [pc, #124]	; (80106a4 <vTaskStartScheduler+0xbc>)
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	2b00      	cmp	r3, #0
 801062a:	d002      	beq.n	8010632 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801062c:	2301      	movs	r3, #1
 801062e:	617b      	str	r3, [r7, #20]
 8010630:	e001      	b.n	8010636 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010632:	2300      	movs	r3, #0
 8010634:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010636:	697b      	ldr	r3, [r7, #20]
 8010638:	2b01      	cmp	r3, #1
 801063a:	d102      	bne.n	8010642 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801063c:	f000 fdc4 	bl	80111c8 <xTimerCreateTimerTask>
 8010640:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010642:	697b      	ldr	r3, [r7, #20]
 8010644:	2b01      	cmp	r3, #1
 8010646:	d116      	bne.n	8010676 <vTaskStartScheduler+0x8e>
	__asm volatile
 8010648:	f04f 0350 	mov.w	r3, #80	; 0x50
 801064c:	f383 8811 	msr	BASEPRI, r3
 8010650:	f3bf 8f6f 	isb	sy
 8010654:	f3bf 8f4f 	dsb	sy
 8010658:	613b      	str	r3, [r7, #16]
}
 801065a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801065c:	4b12      	ldr	r3, [pc, #72]	; (80106a8 <vTaskStartScheduler+0xc0>)
 801065e:	f04f 32ff 	mov.w	r2, #4294967295
 8010662:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010664:	4b11      	ldr	r3, [pc, #68]	; (80106ac <vTaskStartScheduler+0xc4>)
 8010666:	2201      	movs	r2, #1
 8010668:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801066a:	4b11      	ldr	r3, [pc, #68]	; (80106b0 <vTaskStartScheduler+0xc8>)
 801066c:	2200      	movs	r2, #0
 801066e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010670:	f001 f9a6 	bl	80119c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010674:	e00e      	b.n	8010694 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010676:	697b      	ldr	r3, [r7, #20]
 8010678:	f1b3 3fff 	cmp.w	r3, #4294967295
 801067c:	d10a      	bne.n	8010694 <vTaskStartScheduler+0xac>
	__asm volatile
 801067e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010682:	f383 8811 	msr	BASEPRI, r3
 8010686:	f3bf 8f6f 	isb	sy
 801068a:	f3bf 8f4f 	dsb	sy
 801068e:	60fb      	str	r3, [r7, #12]
}
 8010690:	bf00      	nop
 8010692:	e7fe      	b.n	8010692 <vTaskStartScheduler+0xaa>
}
 8010694:	bf00      	nop
 8010696:	3718      	adds	r7, #24
 8010698:	46bd      	mov	sp, r7
 801069a:	bd80      	pop	{r7, pc}
 801069c:	08012f48 	.word	0x08012f48
 80106a0:	08010e2d 	.word	0x08010e2d
 80106a4:	20000da4 	.word	0x20000da4
 80106a8:	20000da0 	.word	0x20000da0
 80106ac:	20000d8c 	.word	0x20000d8c
 80106b0:	20000d84 	.word	0x20000d84

080106b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80106b4:	b480      	push	{r7}
 80106b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80106b8:	4b04      	ldr	r3, [pc, #16]	; (80106cc <vTaskSuspendAll+0x18>)
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	3301      	adds	r3, #1
 80106be:	4a03      	ldr	r2, [pc, #12]	; (80106cc <vTaskSuspendAll+0x18>)
 80106c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80106c2:	bf00      	nop
 80106c4:	46bd      	mov	sp, r7
 80106c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ca:	4770      	bx	lr
 80106cc:	20000da8 	.word	0x20000da8

080106d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80106d0:	b580      	push	{r7, lr}
 80106d2:	b084      	sub	sp, #16
 80106d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80106d6:	2300      	movs	r3, #0
 80106d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80106da:	2300      	movs	r3, #0
 80106dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80106de:	4b42      	ldr	r3, [pc, #264]	; (80107e8 <xTaskResumeAll+0x118>)
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d10a      	bne.n	80106fc <xTaskResumeAll+0x2c>
	__asm volatile
 80106e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106ea:	f383 8811 	msr	BASEPRI, r3
 80106ee:	f3bf 8f6f 	isb	sy
 80106f2:	f3bf 8f4f 	dsb	sy
 80106f6:	603b      	str	r3, [r7, #0]
}
 80106f8:	bf00      	nop
 80106fa:	e7fe      	b.n	80106fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80106fc:	f001 fa02 	bl	8011b04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010700:	4b39      	ldr	r3, [pc, #228]	; (80107e8 <xTaskResumeAll+0x118>)
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	3b01      	subs	r3, #1
 8010706:	4a38      	ldr	r2, [pc, #224]	; (80107e8 <xTaskResumeAll+0x118>)
 8010708:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801070a:	4b37      	ldr	r3, [pc, #220]	; (80107e8 <xTaskResumeAll+0x118>)
 801070c:	681b      	ldr	r3, [r3, #0]
 801070e:	2b00      	cmp	r3, #0
 8010710:	d162      	bne.n	80107d8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010712:	4b36      	ldr	r3, [pc, #216]	; (80107ec <xTaskResumeAll+0x11c>)
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d05e      	beq.n	80107d8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801071a:	e02f      	b.n	801077c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801071c:	4b34      	ldr	r3, [pc, #208]	; (80107f0 <xTaskResumeAll+0x120>)
 801071e:	68db      	ldr	r3, [r3, #12]
 8010720:	68db      	ldr	r3, [r3, #12]
 8010722:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	3318      	adds	r3, #24
 8010728:	4618      	mov	r0, r3
 801072a:	f7fe ffb7 	bl	800f69c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	3304      	adds	r3, #4
 8010732:	4618      	mov	r0, r3
 8010734:	f7fe ffb2 	bl	800f69c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801073c:	4b2d      	ldr	r3, [pc, #180]	; (80107f4 <xTaskResumeAll+0x124>)
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	429a      	cmp	r2, r3
 8010742:	d903      	bls.n	801074c <xTaskResumeAll+0x7c>
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010748:	4a2a      	ldr	r2, [pc, #168]	; (80107f4 <xTaskResumeAll+0x124>)
 801074a:	6013      	str	r3, [r2, #0]
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010750:	4613      	mov	r3, r2
 8010752:	009b      	lsls	r3, r3, #2
 8010754:	4413      	add	r3, r2
 8010756:	009b      	lsls	r3, r3, #2
 8010758:	4a27      	ldr	r2, [pc, #156]	; (80107f8 <xTaskResumeAll+0x128>)
 801075a:	441a      	add	r2, r3
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	3304      	adds	r3, #4
 8010760:	4619      	mov	r1, r3
 8010762:	4610      	mov	r0, r2
 8010764:	f7fe ff3d 	bl	800f5e2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801076c:	4b23      	ldr	r3, [pc, #140]	; (80107fc <xTaskResumeAll+0x12c>)
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010772:	429a      	cmp	r2, r3
 8010774:	d302      	bcc.n	801077c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010776:	4b22      	ldr	r3, [pc, #136]	; (8010800 <xTaskResumeAll+0x130>)
 8010778:	2201      	movs	r2, #1
 801077a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801077c:	4b1c      	ldr	r3, [pc, #112]	; (80107f0 <xTaskResumeAll+0x120>)
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d1cb      	bne.n	801071c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	2b00      	cmp	r3, #0
 8010788:	d001      	beq.n	801078e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801078a:	f000 fc05 	bl	8010f98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801078e:	4b1d      	ldr	r3, [pc, #116]	; (8010804 <xTaskResumeAll+0x134>)
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d010      	beq.n	80107bc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801079a:	f000 f859 	bl	8010850 <xTaskIncrementTick>
 801079e:	4603      	mov	r3, r0
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d002      	beq.n	80107aa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80107a4:	4b16      	ldr	r3, [pc, #88]	; (8010800 <xTaskResumeAll+0x130>)
 80107a6:	2201      	movs	r2, #1
 80107a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	3b01      	subs	r3, #1
 80107ae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d1f1      	bne.n	801079a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80107b6:	4b13      	ldr	r3, [pc, #76]	; (8010804 <xTaskResumeAll+0x134>)
 80107b8:	2200      	movs	r2, #0
 80107ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80107bc:	4b10      	ldr	r3, [pc, #64]	; (8010800 <xTaskResumeAll+0x130>)
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d009      	beq.n	80107d8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80107c4:	2301      	movs	r3, #1
 80107c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80107c8:	4b0f      	ldr	r3, [pc, #60]	; (8010808 <xTaskResumeAll+0x138>)
 80107ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80107ce:	601a      	str	r2, [r3, #0]
 80107d0:	f3bf 8f4f 	dsb	sy
 80107d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80107d8:	f001 f9c4 	bl	8011b64 <vPortExitCritical>

	return xAlreadyYielded;
 80107dc:	68bb      	ldr	r3, [r7, #8]
}
 80107de:	4618      	mov	r0, r3
 80107e0:	3710      	adds	r7, #16
 80107e2:	46bd      	mov	sp, r7
 80107e4:	bd80      	pop	{r7, pc}
 80107e6:	bf00      	nop
 80107e8:	20000da8 	.word	0x20000da8
 80107ec:	20000d80 	.word	0x20000d80
 80107f0:	20000d40 	.word	0x20000d40
 80107f4:	20000d88 	.word	0x20000d88
 80107f8:	200008b0 	.word	0x200008b0
 80107fc:	200008ac 	.word	0x200008ac
 8010800:	20000d94 	.word	0x20000d94
 8010804:	20000d90 	.word	0x20000d90
 8010808:	e000ed04 	.word	0xe000ed04

0801080c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801080c:	b480      	push	{r7}
 801080e:	b083      	sub	sp, #12
 8010810:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010812:	4b05      	ldr	r3, [pc, #20]	; (8010828 <xTaskGetTickCount+0x1c>)
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010818:	687b      	ldr	r3, [r7, #4]
}
 801081a:	4618      	mov	r0, r3
 801081c:	370c      	adds	r7, #12
 801081e:	46bd      	mov	sp, r7
 8010820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010824:	4770      	bx	lr
 8010826:	bf00      	nop
 8010828:	20000d84 	.word	0x20000d84

0801082c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801082c:	b580      	push	{r7, lr}
 801082e:	b082      	sub	sp, #8
 8010830:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010832:	f001 fa49 	bl	8011cc8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8010836:	2300      	movs	r3, #0
 8010838:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801083a:	4b04      	ldr	r3, [pc, #16]	; (801084c <xTaskGetTickCountFromISR+0x20>)
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010840:	683b      	ldr	r3, [r7, #0]
}
 8010842:	4618      	mov	r0, r3
 8010844:	3708      	adds	r7, #8
 8010846:	46bd      	mov	sp, r7
 8010848:	bd80      	pop	{r7, pc}
 801084a:	bf00      	nop
 801084c:	20000d84 	.word	0x20000d84

08010850 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010850:	b580      	push	{r7, lr}
 8010852:	b086      	sub	sp, #24
 8010854:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010856:	2300      	movs	r3, #0
 8010858:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801085a:	4b4f      	ldr	r3, [pc, #316]	; (8010998 <xTaskIncrementTick+0x148>)
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	2b00      	cmp	r3, #0
 8010860:	f040 808f 	bne.w	8010982 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010864:	4b4d      	ldr	r3, [pc, #308]	; (801099c <xTaskIncrementTick+0x14c>)
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	3301      	adds	r3, #1
 801086a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801086c:	4a4b      	ldr	r2, [pc, #300]	; (801099c <xTaskIncrementTick+0x14c>)
 801086e:	693b      	ldr	r3, [r7, #16]
 8010870:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010872:	693b      	ldr	r3, [r7, #16]
 8010874:	2b00      	cmp	r3, #0
 8010876:	d120      	bne.n	80108ba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8010878:	4b49      	ldr	r3, [pc, #292]	; (80109a0 <xTaskIncrementTick+0x150>)
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d00a      	beq.n	8010898 <xTaskIncrementTick+0x48>
	__asm volatile
 8010882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010886:	f383 8811 	msr	BASEPRI, r3
 801088a:	f3bf 8f6f 	isb	sy
 801088e:	f3bf 8f4f 	dsb	sy
 8010892:	603b      	str	r3, [r7, #0]
}
 8010894:	bf00      	nop
 8010896:	e7fe      	b.n	8010896 <xTaskIncrementTick+0x46>
 8010898:	4b41      	ldr	r3, [pc, #260]	; (80109a0 <xTaskIncrementTick+0x150>)
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	60fb      	str	r3, [r7, #12]
 801089e:	4b41      	ldr	r3, [pc, #260]	; (80109a4 <xTaskIncrementTick+0x154>)
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	4a3f      	ldr	r2, [pc, #252]	; (80109a0 <xTaskIncrementTick+0x150>)
 80108a4:	6013      	str	r3, [r2, #0]
 80108a6:	4a3f      	ldr	r2, [pc, #252]	; (80109a4 <xTaskIncrementTick+0x154>)
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	6013      	str	r3, [r2, #0]
 80108ac:	4b3e      	ldr	r3, [pc, #248]	; (80109a8 <xTaskIncrementTick+0x158>)
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	3301      	adds	r3, #1
 80108b2:	4a3d      	ldr	r2, [pc, #244]	; (80109a8 <xTaskIncrementTick+0x158>)
 80108b4:	6013      	str	r3, [r2, #0]
 80108b6:	f000 fb6f 	bl	8010f98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80108ba:	4b3c      	ldr	r3, [pc, #240]	; (80109ac <xTaskIncrementTick+0x15c>)
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	693a      	ldr	r2, [r7, #16]
 80108c0:	429a      	cmp	r2, r3
 80108c2:	d349      	bcc.n	8010958 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80108c4:	4b36      	ldr	r3, [pc, #216]	; (80109a0 <xTaskIncrementTick+0x150>)
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d104      	bne.n	80108d8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80108ce:	4b37      	ldr	r3, [pc, #220]	; (80109ac <xTaskIncrementTick+0x15c>)
 80108d0:	f04f 32ff 	mov.w	r2, #4294967295
 80108d4:	601a      	str	r2, [r3, #0]
					break;
 80108d6:	e03f      	b.n	8010958 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80108d8:	4b31      	ldr	r3, [pc, #196]	; (80109a0 <xTaskIncrementTick+0x150>)
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	68db      	ldr	r3, [r3, #12]
 80108de:	68db      	ldr	r3, [r3, #12]
 80108e0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80108e2:	68bb      	ldr	r3, [r7, #8]
 80108e4:	685b      	ldr	r3, [r3, #4]
 80108e6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80108e8:	693a      	ldr	r2, [r7, #16]
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	429a      	cmp	r2, r3
 80108ee:	d203      	bcs.n	80108f8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80108f0:	4a2e      	ldr	r2, [pc, #184]	; (80109ac <xTaskIncrementTick+0x15c>)
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80108f6:	e02f      	b.n	8010958 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80108f8:	68bb      	ldr	r3, [r7, #8]
 80108fa:	3304      	adds	r3, #4
 80108fc:	4618      	mov	r0, r3
 80108fe:	f7fe fecd 	bl	800f69c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010902:	68bb      	ldr	r3, [r7, #8]
 8010904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010906:	2b00      	cmp	r3, #0
 8010908:	d004      	beq.n	8010914 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801090a:	68bb      	ldr	r3, [r7, #8]
 801090c:	3318      	adds	r3, #24
 801090e:	4618      	mov	r0, r3
 8010910:	f7fe fec4 	bl	800f69c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010914:	68bb      	ldr	r3, [r7, #8]
 8010916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010918:	4b25      	ldr	r3, [pc, #148]	; (80109b0 <xTaskIncrementTick+0x160>)
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	429a      	cmp	r2, r3
 801091e:	d903      	bls.n	8010928 <xTaskIncrementTick+0xd8>
 8010920:	68bb      	ldr	r3, [r7, #8]
 8010922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010924:	4a22      	ldr	r2, [pc, #136]	; (80109b0 <xTaskIncrementTick+0x160>)
 8010926:	6013      	str	r3, [r2, #0]
 8010928:	68bb      	ldr	r3, [r7, #8]
 801092a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801092c:	4613      	mov	r3, r2
 801092e:	009b      	lsls	r3, r3, #2
 8010930:	4413      	add	r3, r2
 8010932:	009b      	lsls	r3, r3, #2
 8010934:	4a1f      	ldr	r2, [pc, #124]	; (80109b4 <xTaskIncrementTick+0x164>)
 8010936:	441a      	add	r2, r3
 8010938:	68bb      	ldr	r3, [r7, #8]
 801093a:	3304      	adds	r3, #4
 801093c:	4619      	mov	r1, r3
 801093e:	4610      	mov	r0, r2
 8010940:	f7fe fe4f 	bl	800f5e2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010944:	68bb      	ldr	r3, [r7, #8]
 8010946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010948:	4b1b      	ldr	r3, [pc, #108]	; (80109b8 <xTaskIncrementTick+0x168>)
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801094e:	429a      	cmp	r2, r3
 8010950:	d3b8      	bcc.n	80108c4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8010952:	2301      	movs	r3, #1
 8010954:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010956:	e7b5      	b.n	80108c4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010958:	4b17      	ldr	r3, [pc, #92]	; (80109b8 <xTaskIncrementTick+0x168>)
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801095e:	4915      	ldr	r1, [pc, #84]	; (80109b4 <xTaskIncrementTick+0x164>)
 8010960:	4613      	mov	r3, r2
 8010962:	009b      	lsls	r3, r3, #2
 8010964:	4413      	add	r3, r2
 8010966:	009b      	lsls	r3, r3, #2
 8010968:	440b      	add	r3, r1
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	2b01      	cmp	r3, #1
 801096e:	d901      	bls.n	8010974 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010970:	2301      	movs	r3, #1
 8010972:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010974:	4b11      	ldr	r3, [pc, #68]	; (80109bc <xTaskIncrementTick+0x16c>)
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	2b00      	cmp	r3, #0
 801097a:	d007      	beq.n	801098c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 801097c:	2301      	movs	r3, #1
 801097e:	617b      	str	r3, [r7, #20]
 8010980:	e004      	b.n	801098c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010982:	4b0f      	ldr	r3, [pc, #60]	; (80109c0 <xTaskIncrementTick+0x170>)
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	3301      	adds	r3, #1
 8010988:	4a0d      	ldr	r2, [pc, #52]	; (80109c0 <xTaskIncrementTick+0x170>)
 801098a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801098c:	697b      	ldr	r3, [r7, #20]
}
 801098e:	4618      	mov	r0, r3
 8010990:	3718      	adds	r7, #24
 8010992:	46bd      	mov	sp, r7
 8010994:	bd80      	pop	{r7, pc}
 8010996:	bf00      	nop
 8010998:	20000da8 	.word	0x20000da8
 801099c:	20000d84 	.word	0x20000d84
 80109a0:	20000d38 	.word	0x20000d38
 80109a4:	20000d3c 	.word	0x20000d3c
 80109a8:	20000d98 	.word	0x20000d98
 80109ac:	20000da0 	.word	0x20000da0
 80109b0:	20000d88 	.word	0x20000d88
 80109b4:	200008b0 	.word	0x200008b0
 80109b8:	200008ac 	.word	0x200008ac
 80109bc:	20000d94 	.word	0x20000d94
 80109c0:	20000d90 	.word	0x20000d90

080109c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80109c4:	b480      	push	{r7}
 80109c6:	b085      	sub	sp, #20
 80109c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80109ca:	4b28      	ldr	r3, [pc, #160]	; (8010a6c <vTaskSwitchContext+0xa8>)
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d003      	beq.n	80109da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80109d2:	4b27      	ldr	r3, [pc, #156]	; (8010a70 <vTaskSwitchContext+0xac>)
 80109d4:	2201      	movs	r2, #1
 80109d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80109d8:	e041      	b.n	8010a5e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80109da:	4b25      	ldr	r3, [pc, #148]	; (8010a70 <vTaskSwitchContext+0xac>)
 80109dc:	2200      	movs	r2, #0
 80109de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80109e0:	4b24      	ldr	r3, [pc, #144]	; (8010a74 <vTaskSwitchContext+0xb0>)
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	60fb      	str	r3, [r7, #12]
 80109e6:	e010      	b.n	8010a0a <vTaskSwitchContext+0x46>
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d10a      	bne.n	8010a04 <vTaskSwitchContext+0x40>
	__asm volatile
 80109ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109f2:	f383 8811 	msr	BASEPRI, r3
 80109f6:	f3bf 8f6f 	isb	sy
 80109fa:	f3bf 8f4f 	dsb	sy
 80109fe:	607b      	str	r3, [r7, #4]
}
 8010a00:	bf00      	nop
 8010a02:	e7fe      	b.n	8010a02 <vTaskSwitchContext+0x3e>
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	3b01      	subs	r3, #1
 8010a08:	60fb      	str	r3, [r7, #12]
 8010a0a:	491b      	ldr	r1, [pc, #108]	; (8010a78 <vTaskSwitchContext+0xb4>)
 8010a0c:	68fa      	ldr	r2, [r7, #12]
 8010a0e:	4613      	mov	r3, r2
 8010a10:	009b      	lsls	r3, r3, #2
 8010a12:	4413      	add	r3, r2
 8010a14:	009b      	lsls	r3, r3, #2
 8010a16:	440b      	add	r3, r1
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d0e4      	beq.n	80109e8 <vTaskSwitchContext+0x24>
 8010a1e:	68fa      	ldr	r2, [r7, #12]
 8010a20:	4613      	mov	r3, r2
 8010a22:	009b      	lsls	r3, r3, #2
 8010a24:	4413      	add	r3, r2
 8010a26:	009b      	lsls	r3, r3, #2
 8010a28:	4a13      	ldr	r2, [pc, #76]	; (8010a78 <vTaskSwitchContext+0xb4>)
 8010a2a:	4413      	add	r3, r2
 8010a2c:	60bb      	str	r3, [r7, #8]
 8010a2e:	68bb      	ldr	r3, [r7, #8]
 8010a30:	685b      	ldr	r3, [r3, #4]
 8010a32:	685a      	ldr	r2, [r3, #4]
 8010a34:	68bb      	ldr	r3, [r7, #8]
 8010a36:	605a      	str	r2, [r3, #4]
 8010a38:	68bb      	ldr	r3, [r7, #8]
 8010a3a:	685a      	ldr	r2, [r3, #4]
 8010a3c:	68bb      	ldr	r3, [r7, #8]
 8010a3e:	3308      	adds	r3, #8
 8010a40:	429a      	cmp	r2, r3
 8010a42:	d104      	bne.n	8010a4e <vTaskSwitchContext+0x8a>
 8010a44:	68bb      	ldr	r3, [r7, #8]
 8010a46:	685b      	ldr	r3, [r3, #4]
 8010a48:	685a      	ldr	r2, [r3, #4]
 8010a4a:	68bb      	ldr	r3, [r7, #8]
 8010a4c:	605a      	str	r2, [r3, #4]
 8010a4e:	68bb      	ldr	r3, [r7, #8]
 8010a50:	685b      	ldr	r3, [r3, #4]
 8010a52:	68db      	ldr	r3, [r3, #12]
 8010a54:	4a09      	ldr	r2, [pc, #36]	; (8010a7c <vTaskSwitchContext+0xb8>)
 8010a56:	6013      	str	r3, [r2, #0]
 8010a58:	4a06      	ldr	r2, [pc, #24]	; (8010a74 <vTaskSwitchContext+0xb0>)
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	6013      	str	r3, [r2, #0]
}
 8010a5e:	bf00      	nop
 8010a60:	3714      	adds	r7, #20
 8010a62:	46bd      	mov	sp, r7
 8010a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a68:	4770      	bx	lr
 8010a6a:	bf00      	nop
 8010a6c:	20000da8 	.word	0x20000da8
 8010a70:	20000d94 	.word	0x20000d94
 8010a74:	20000d88 	.word	0x20000d88
 8010a78:	200008b0 	.word	0x200008b0
 8010a7c:	200008ac 	.word	0x200008ac

08010a80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010a80:	b580      	push	{r7, lr}
 8010a82:	b084      	sub	sp, #16
 8010a84:	af00      	add	r7, sp, #0
 8010a86:	6078      	str	r0, [r7, #4]
 8010a88:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d10a      	bne.n	8010aa6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8010a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a94:	f383 8811 	msr	BASEPRI, r3
 8010a98:	f3bf 8f6f 	isb	sy
 8010a9c:	f3bf 8f4f 	dsb	sy
 8010aa0:	60fb      	str	r3, [r7, #12]
}
 8010aa2:	bf00      	nop
 8010aa4:	e7fe      	b.n	8010aa4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010aa6:	4b07      	ldr	r3, [pc, #28]	; (8010ac4 <vTaskPlaceOnEventList+0x44>)
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	3318      	adds	r3, #24
 8010aac:	4619      	mov	r1, r3
 8010aae:	6878      	ldr	r0, [r7, #4]
 8010ab0:	f7fe fdbb 	bl	800f62a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010ab4:	2101      	movs	r1, #1
 8010ab6:	6838      	ldr	r0, [r7, #0]
 8010ab8:	f000 fb32 	bl	8011120 <prvAddCurrentTaskToDelayedList>
}
 8010abc:	bf00      	nop
 8010abe:	3710      	adds	r7, #16
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	bd80      	pop	{r7, pc}
 8010ac4:	200008ac 	.word	0x200008ac

08010ac8 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8010ac8:	b580      	push	{r7, lr}
 8010aca:	b086      	sub	sp, #24
 8010acc:	af00      	add	r7, sp, #0
 8010ace:	60f8      	str	r0, [r7, #12]
 8010ad0:	60b9      	str	r1, [r7, #8]
 8010ad2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d10a      	bne.n	8010af0 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8010ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ade:	f383 8811 	msr	BASEPRI, r3
 8010ae2:	f3bf 8f6f 	isb	sy
 8010ae6:	f3bf 8f4f 	dsb	sy
 8010aea:	617b      	str	r3, [r7, #20]
}
 8010aec:	bf00      	nop
 8010aee:	e7fe      	b.n	8010aee <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8010af0:	4b11      	ldr	r3, [pc, #68]	; (8010b38 <vTaskPlaceOnUnorderedEventList+0x70>)
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d10a      	bne.n	8010b0e <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8010af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010afc:	f383 8811 	msr	BASEPRI, r3
 8010b00:	f3bf 8f6f 	isb	sy
 8010b04:	f3bf 8f4f 	dsb	sy
 8010b08:	613b      	str	r3, [r7, #16]
}
 8010b0a:	bf00      	nop
 8010b0c:	e7fe      	b.n	8010b0c <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8010b0e:	4b0b      	ldr	r3, [pc, #44]	; (8010b3c <vTaskPlaceOnUnorderedEventList+0x74>)
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	68ba      	ldr	r2, [r7, #8]
 8010b14:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8010b18:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010b1a:	4b08      	ldr	r3, [pc, #32]	; (8010b3c <vTaskPlaceOnUnorderedEventList+0x74>)
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	3318      	adds	r3, #24
 8010b20:	4619      	mov	r1, r3
 8010b22:	68f8      	ldr	r0, [r7, #12]
 8010b24:	f7fe fd5d 	bl	800f5e2 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010b28:	2101      	movs	r1, #1
 8010b2a:	6878      	ldr	r0, [r7, #4]
 8010b2c:	f000 faf8 	bl	8011120 <prvAddCurrentTaskToDelayedList>
}
 8010b30:	bf00      	nop
 8010b32:	3718      	adds	r7, #24
 8010b34:	46bd      	mov	sp, r7
 8010b36:	bd80      	pop	{r7, pc}
 8010b38:	20000da8 	.word	0x20000da8
 8010b3c:	200008ac 	.word	0x200008ac

08010b40 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	b086      	sub	sp, #24
 8010b44:	af00      	add	r7, sp, #0
 8010b46:	60f8      	str	r0, [r7, #12]
 8010b48:	60b9      	str	r1, [r7, #8]
 8010b4a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d10a      	bne.n	8010b68 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8010b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b56:	f383 8811 	msr	BASEPRI, r3
 8010b5a:	f3bf 8f6f 	isb	sy
 8010b5e:	f3bf 8f4f 	dsb	sy
 8010b62:	617b      	str	r3, [r7, #20]
}
 8010b64:	bf00      	nop
 8010b66:	e7fe      	b.n	8010b66 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010b68:	4b0a      	ldr	r3, [pc, #40]	; (8010b94 <vTaskPlaceOnEventListRestricted+0x54>)
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	3318      	adds	r3, #24
 8010b6e:	4619      	mov	r1, r3
 8010b70:	68f8      	ldr	r0, [r7, #12]
 8010b72:	f7fe fd36 	bl	800f5e2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d002      	beq.n	8010b82 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8010b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8010b80:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010b82:	6879      	ldr	r1, [r7, #4]
 8010b84:	68b8      	ldr	r0, [r7, #8]
 8010b86:	f000 facb 	bl	8011120 <prvAddCurrentTaskToDelayedList>
	}
 8010b8a:	bf00      	nop
 8010b8c:	3718      	adds	r7, #24
 8010b8e:	46bd      	mov	sp, r7
 8010b90:	bd80      	pop	{r7, pc}
 8010b92:	bf00      	nop
 8010b94:	200008ac 	.word	0x200008ac

08010b98 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b086      	sub	sp, #24
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	68db      	ldr	r3, [r3, #12]
 8010ba4:	68db      	ldr	r3, [r3, #12]
 8010ba6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010ba8:	693b      	ldr	r3, [r7, #16]
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d10a      	bne.n	8010bc4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8010bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bb2:	f383 8811 	msr	BASEPRI, r3
 8010bb6:	f3bf 8f6f 	isb	sy
 8010bba:	f3bf 8f4f 	dsb	sy
 8010bbe:	60fb      	str	r3, [r7, #12]
}
 8010bc0:	bf00      	nop
 8010bc2:	e7fe      	b.n	8010bc2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010bc4:	693b      	ldr	r3, [r7, #16]
 8010bc6:	3318      	adds	r3, #24
 8010bc8:	4618      	mov	r0, r3
 8010bca:	f7fe fd67 	bl	800f69c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010bce:	4b1e      	ldr	r3, [pc, #120]	; (8010c48 <xTaskRemoveFromEventList+0xb0>)
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d11d      	bne.n	8010c12 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010bd6:	693b      	ldr	r3, [r7, #16]
 8010bd8:	3304      	adds	r3, #4
 8010bda:	4618      	mov	r0, r3
 8010bdc:	f7fe fd5e 	bl	800f69c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010be0:	693b      	ldr	r3, [r7, #16]
 8010be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010be4:	4b19      	ldr	r3, [pc, #100]	; (8010c4c <xTaskRemoveFromEventList+0xb4>)
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	429a      	cmp	r2, r3
 8010bea:	d903      	bls.n	8010bf4 <xTaskRemoveFromEventList+0x5c>
 8010bec:	693b      	ldr	r3, [r7, #16]
 8010bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bf0:	4a16      	ldr	r2, [pc, #88]	; (8010c4c <xTaskRemoveFromEventList+0xb4>)
 8010bf2:	6013      	str	r3, [r2, #0]
 8010bf4:	693b      	ldr	r3, [r7, #16]
 8010bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010bf8:	4613      	mov	r3, r2
 8010bfa:	009b      	lsls	r3, r3, #2
 8010bfc:	4413      	add	r3, r2
 8010bfe:	009b      	lsls	r3, r3, #2
 8010c00:	4a13      	ldr	r2, [pc, #76]	; (8010c50 <xTaskRemoveFromEventList+0xb8>)
 8010c02:	441a      	add	r2, r3
 8010c04:	693b      	ldr	r3, [r7, #16]
 8010c06:	3304      	adds	r3, #4
 8010c08:	4619      	mov	r1, r3
 8010c0a:	4610      	mov	r0, r2
 8010c0c:	f7fe fce9 	bl	800f5e2 <vListInsertEnd>
 8010c10:	e005      	b.n	8010c1e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010c12:	693b      	ldr	r3, [r7, #16]
 8010c14:	3318      	adds	r3, #24
 8010c16:	4619      	mov	r1, r3
 8010c18:	480e      	ldr	r0, [pc, #56]	; (8010c54 <xTaskRemoveFromEventList+0xbc>)
 8010c1a:	f7fe fce2 	bl	800f5e2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010c1e:	693b      	ldr	r3, [r7, #16]
 8010c20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c22:	4b0d      	ldr	r3, [pc, #52]	; (8010c58 <xTaskRemoveFromEventList+0xc0>)
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c28:	429a      	cmp	r2, r3
 8010c2a:	d905      	bls.n	8010c38 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010c2c:	2301      	movs	r3, #1
 8010c2e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010c30:	4b0a      	ldr	r3, [pc, #40]	; (8010c5c <xTaskRemoveFromEventList+0xc4>)
 8010c32:	2201      	movs	r2, #1
 8010c34:	601a      	str	r2, [r3, #0]
 8010c36:	e001      	b.n	8010c3c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010c38:	2300      	movs	r3, #0
 8010c3a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010c3c:	697b      	ldr	r3, [r7, #20]
}
 8010c3e:	4618      	mov	r0, r3
 8010c40:	3718      	adds	r7, #24
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}
 8010c46:	bf00      	nop
 8010c48:	20000da8 	.word	0x20000da8
 8010c4c:	20000d88 	.word	0x20000d88
 8010c50:	200008b0 	.word	0x200008b0
 8010c54:	20000d40 	.word	0x20000d40
 8010c58:	200008ac 	.word	0x200008ac
 8010c5c:	20000d94 	.word	0x20000d94

08010c60 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8010c60:	b580      	push	{r7, lr}
 8010c62:	b086      	sub	sp, #24
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	6078      	str	r0, [r7, #4]
 8010c68:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8010c6a:	4b29      	ldr	r3, [pc, #164]	; (8010d10 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d10a      	bne.n	8010c88 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8010c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c76:	f383 8811 	msr	BASEPRI, r3
 8010c7a:	f3bf 8f6f 	isb	sy
 8010c7e:	f3bf 8f4f 	dsb	sy
 8010c82:	613b      	str	r3, [r7, #16]
}
 8010c84:	bf00      	nop
 8010c86:	e7fe      	b.n	8010c86 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8010c88:	683b      	ldr	r3, [r7, #0]
 8010c8a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	68db      	ldr	r3, [r3, #12]
 8010c96:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8010c98:	697b      	ldr	r3, [r7, #20]
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d10a      	bne.n	8010cb4 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8010c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ca2:	f383 8811 	msr	BASEPRI, r3
 8010ca6:	f3bf 8f6f 	isb	sy
 8010caa:	f3bf 8f4f 	dsb	sy
 8010cae:	60fb      	str	r3, [r7, #12]
}
 8010cb0:	bf00      	nop
 8010cb2:	e7fe      	b.n	8010cb2 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8010cb4:	6878      	ldr	r0, [r7, #4]
 8010cb6:	f7fe fcf1 	bl	800f69c <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010cba:	697b      	ldr	r3, [r7, #20]
 8010cbc:	3304      	adds	r3, #4
 8010cbe:	4618      	mov	r0, r3
 8010cc0:	f7fe fcec 	bl	800f69c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8010cc4:	697b      	ldr	r3, [r7, #20]
 8010cc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010cc8:	4b12      	ldr	r3, [pc, #72]	; (8010d14 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	429a      	cmp	r2, r3
 8010cce:	d903      	bls.n	8010cd8 <vTaskRemoveFromUnorderedEventList+0x78>
 8010cd0:	697b      	ldr	r3, [r7, #20]
 8010cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cd4:	4a0f      	ldr	r2, [pc, #60]	; (8010d14 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8010cd6:	6013      	str	r3, [r2, #0]
 8010cd8:	697b      	ldr	r3, [r7, #20]
 8010cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010cdc:	4613      	mov	r3, r2
 8010cde:	009b      	lsls	r3, r3, #2
 8010ce0:	4413      	add	r3, r2
 8010ce2:	009b      	lsls	r3, r3, #2
 8010ce4:	4a0c      	ldr	r2, [pc, #48]	; (8010d18 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8010ce6:	441a      	add	r2, r3
 8010ce8:	697b      	ldr	r3, [r7, #20]
 8010cea:	3304      	adds	r3, #4
 8010cec:	4619      	mov	r1, r3
 8010cee:	4610      	mov	r0, r2
 8010cf0:	f7fe fc77 	bl	800f5e2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010cf4:	697b      	ldr	r3, [r7, #20]
 8010cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010cf8:	4b08      	ldr	r3, [pc, #32]	; (8010d1c <vTaskRemoveFromUnorderedEventList+0xbc>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cfe:	429a      	cmp	r2, r3
 8010d00:	d902      	bls.n	8010d08 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8010d02:	4b07      	ldr	r3, [pc, #28]	; (8010d20 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8010d04:	2201      	movs	r2, #1
 8010d06:	601a      	str	r2, [r3, #0]
	}
}
 8010d08:	bf00      	nop
 8010d0a:	3718      	adds	r7, #24
 8010d0c:	46bd      	mov	sp, r7
 8010d0e:	bd80      	pop	{r7, pc}
 8010d10:	20000da8 	.word	0x20000da8
 8010d14:	20000d88 	.word	0x20000d88
 8010d18:	200008b0 	.word	0x200008b0
 8010d1c:	200008ac 	.word	0x200008ac
 8010d20:	20000d94 	.word	0x20000d94

08010d24 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010d24:	b480      	push	{r7}
 8010d26:	b083      	sub	sp, #12
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010d2c:	4b06      	ldr	r3, [pc, #24]	; (8010d48 <vTaskInternalSetTimeOutState+0x24>)
 8010d2e:	681a      	ldr	r2, [r3, #0]
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010d34:	4b05      	ldr	r3, [pc, #20]	; (8010d4c <vTaskInternalSetTimeOutState+0x28>)
 8010d36:	681a      	ldr	r2, [r3, #0]
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	605a      	str	r2, [r3, #4]
}
 8010d3c:	bf00      	nop
 8010d3e:	370c      	adds	r7, #12
 8010d40:	46bd      	mov	sp, r7
 8010d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d46:	4770      	bx	lr
 8010d48:	20000d98 	.word	0x20000d98
 8010d4c:	20000d84 	.word	0x20000d84

08010d50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010d50:	b580      	push	{r7, lr}
 8010d52:	b088      	sub	sp, #32
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	6078      	str	r0, [r7, #4]
 8010d58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d10a      	bne.n	8010d76 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8010d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d64:	f383 8811 	msr	BASEPRI, r3
 8010d68:	f3bf 8f6f 	isb	sy
 8010d6c:	f3bf 8f4f 	dsb	sy
 8010d70:	613b      	str	r3, [r7, #16]
}
 8010d72:	bf00      	nop
 8010d74:	e7fe      	b.n	8010d74 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010d76:	683b      	ldr	r3, [r7, #0]
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d10a      	bne.n	8010d92 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8010d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d80:	f383 8811 	msr	BASEPRI, r3
 8010d84:	f3bf 8f6f 	isb	sy
 8010d88:	f3bf 8f4f 	dsb	sy
 8010d8c:	60fb      	str	r3, [r7, #12]
}
 8010d8e:	bf00      	nop
 8010d90:	e7fe      	b.n	8010d90 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8010d92:	f000 feb7 	bl	8011b04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010d96:	4b1d      	ldr	r3, [pc, #116]	; (8010e0c <xTaskCheckForTimeOut+0xbc>)
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	685b      	ldr	r3, [r3, #4]
 8010da0:	69ba      	ldr	r2, [r7, #24]
 8010da2:	1ad3      	subs	r3, r2, r3
 8010da4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010da6:	683b      	ldr	r3, [r7, #0]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dae:	d102      	bne.n	8010db6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010db0:	2300      	movs	r3, #0
 8010db2:	61fb      	str	r3, [r7, #28]
 8010db4:	e023      	b.n	8010dfe <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	681a      	ldr	r2, [r3, #0]
 8010dba:	4b15      	ldr	r3, [pc, #84]	; (8010e10 <xTaskCheckForTimeOut+0xc0>)
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	429a      	cmp	r2, r3
 8010dc0:	d007      	beq.n	8010dd2 <xTaskCheckForTimeOut+0x82>
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	685b      	ldr	r3, [r3, #4]
 8010dc6:	69ba      	ldr	r2, [r7, #24]
 8010dc8:	429a      	cmp	r2, r3
 8010dca:	d302      	bcc.n	8010dd2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010dcc:	2301      	movs	r3, #1
 8010dce:	61fb      	str	r3, [r7, #28]
 8010dd0:	e015      	b.n	8010dfe <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010dd2:	683b      	ldr	r3, [r7, #0]
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	697a      	ldr	r2, [r7, #20]
 8010dd8:	429a      	cmp	r2, r3
 8010dda:	d20b      	bcs.n	8010df4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010ddc:	683b      	ldr	r3, [r7, #0]
 8010dde:	681a      	ldr	r2, [r3, #0]
 8010de0:	697b      	ldr	r3, [r7, #20]
 8010de2:	1ad2      	subs	r2, r2, r3
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010de8:	6878      	ldr	r0, [r7, #4]
 8010dea:	f7ff ff9b 	bl	8010d24 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010dee:	2300      	movs	r3, #0
 8010df0:	61fb      	str	r3, [r7, #28]
 8010df2:	e004      	b.n	8010dfe <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8010df4:	683b      	ldr	r3, [r7, #0]
 8010df6:	2200      	movs	r2, #0
 8010df8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010dfa:	2301      	movs	r3, #1
 8010dfc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010dfe:	f000 feb1 	bl	8011b64 <vPortExitCritical>

	return xReturn;
 8010e02:	69fb      	ldr	r3, [r7, #28]
}
 8010e04:	4618      	mov	r0, r3
 8010e06:	3720      	adds	r7, #32
 8010e08:	46bd      	mov	sp, r7
 8010e0a:	bd80      	pop	{r7, pc}
 8010e0c:	20000d84 	.word	0x20000d84
 8010e10:	20000d98 	.word	0x20000d98

08010e14 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010e14:	b480      	push	{r7}
 8010e16:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010e18:	4b03      	ldr	r3, [pc, #12]	; (8010e28 <vTaskMissedYield+0x14>)
 8010e1a:	2201      	movs	r2, #1
 8010e1c:	601a      	str	r2, [r3, #0]
}
 8010e1e:	bf00      	nop
 8010e20:	46bd      	mov	sp, r7
 8010e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e26:	4770      	bx	lr
 8010e28:	20000d94 	.word	0x20000d94

08010e2c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010e2c:	b580      	push	{r7, lr}
 8010e2e:	b082      	sub	sp, #8
 8010e30:	af00      	add	r7, sp, #0
 8010e32:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010e34:	f000 f852 	bl	8010edc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010e38:	4b06      	ldr	r3, [pc, #24]	; (8010e54 <prvIdleTask+0x28>)
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	2b01      	cmp	r3, #1
 8010e3e:	d9f9      	bls.n	8010e34 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010e40:	4b05      	ldr	r3, [pc, #20]	; (8010e58 <prvIdleTask+0x2c>)
 8010e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010e46:	601a      	str	r2, [r3, #0]
 8010e48:	f3bf 8f4f 	dsb	sy
 8010e4c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010e50:	e7f0      	b.n	8010e34 <prvIdleTask+0x8>
 8010e52:	bf00      	nop
 8010e54:	200008b0 	.word	0x200008b0
 8010e58:	e000ed04 	.word	0xe000ed04

08010e5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010e5c:	b580      	push	{r7, lr}
 8010e5e:	b082      	sub	sp, #8
 8010e60:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010e62:	2300      	movs	r3, #0
 8010e64:	607b      	str	r3, [r7, #4]
 8010e66:	e00c      	b.n	8010e82 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010e68:	687a      	ldr	r2, [r7, #4]
 8010e6a:	4613      	mov	r3, r2
 8010e6c:	009b      	lsls	r3, r3, #2
 8010e6e:	4413      	add	r3, r2
 8010e70:	009b      	lsls	r3, r3, #2
 8010e72:	4a12      	ldr	r2, [pc, #72]	; (8010ebc <prvInitialiseTaskLists+0x60>)
 8010e74:	4413      	add	r3, r2
 8010e76:	4618      	mov	r0, r3
 8010e78:	f7fe fb86 	bl	800f588 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	3301      	adds	r3, #1
 8010e80:	607b      	str	r3, [r7, #4]
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	2b37      	cmp	r3, #55	; 0x37
 8010e86:	d9ef      	bls.n	8010e68 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010e88:	480d      	ldr	r0, [pc, #52]	; (8010ec0 <prvInitialiseTaskLists+0x64>)
 8010e8a:	f7fe fb7d 	bl	800f588 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010e8e:	480d      	ldr	r0, [pc, #52]	; (8010ec4 <prvInitialiseTaskLists+0x68>)
 8010e90:	f7fe fb7a 	bl	800f588 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010e94:	480c      	ldr	r0, [pc, #48]	; (8010ec8 <prvInitialiseTaskLists+0x6c>)
 8010e96:	f7fe fb77 	bl	800f588 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010e9a:	480c      	ldr	r0, [pc, #48]	; (8010ecc <prvInitialiseTaskLists+0x70>)
 8010e9c:	f7fe fb74 	bl	800f588 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010ea0:	480b      	ldr	r0, [pc, #44]	; (8010ed0 <prvInitialiseTaskLists+0x74>)
 8010ea2:	f7fe fb71 	bl	800f588 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010ea6:	4b0b      	ldr	r3, [pc, #44]	; (8010ed4 <prvInitialiseTaskLists+0x78>)
 8010ea8:	4a05      	ldr	r2, [pc, #20]	; (8010ec0 <prvInitialiseTaskLists+0x64>)
 8010eaa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010eac:	4b0a      	ldr	r3, [pc, #40]	; (8010ed8 <prvInitialiseTaskLists+0x7c>)
 8010eae:	4a05      	ldr	r2, [pc, #20]	; (8010ec4 <prvInitialiseTaskLists+0x68>)
 8010eb0:	601a      	str	r2, [r3, #0]
}
 8010eb2:	bf00      	nop
 8010eb4:	3708      	adds	r7, #8
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	bd80      	pop	{r7, pc}
 8010eba:	bf00      	nop
 8010ebc:	200008b0 	.word	0x200008b0
 8010ec0:	20000d10 	.word	0x20000d10
 8010ec4:	20000d24 	.word	0x20000d24
 8010ec8:	20000d40 	.word	0x20000d40
 8010ecc:	20000d54 	.word	0x20000d54
 8010ed0:	20000d6c 	.word	0x20000d6c
 8010ed4:	20000d38 	.word	0x20000d38
 8010ed8:	20000d3c 	.word	0x20000d3c

08010edc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010edc:	b580      	push	{r7, lr}
 8010ede:	b082      	sub	sp, #8
 8010ee0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010ee2:	e019      	b.n	8010f18 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010ee4:	f000 fe0e 	bl	8011b04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ee8:	4b10      	ldr	r3, [pc, #64]	; (8010f2c <prvCheckTasksWaitingTermination+0x50>)
 8010eea:	68db      	ldr	r3, [r3, #12]
 8010eec:	68db      	ldr	r3, [r3, #12]
 8010eee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	3304      	adds	r3, #4
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	f7fe fbd1 	bl	800f69c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010efa:	4b0d      	ldr	r3, [pc, #52]	; (8010f30 <prvCheckTasksWaitingTermination+0x54>)
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	3b01      	subs	r3, #1
 8010f00:	4a0b      	ldr	r2, [pc, #44]	; (8010f30 <prvCheckTasksWaitingTermination+0x54>)
 8010f02:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010f04:	4b0b      	ldr	r3, [pc, #44]	; (8010f34 <prvCheckTasksWaitingTermination+0x58>)
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	3b01      	subs	r3, #1
 8010f0a:	4a0a      	ldr	r2, [pc, #40]	; (8010f34 <prvCheckTasksWaitingTermination+0x58>)
 8010f0c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010f0e:	f000 fe29 	bl	8011b64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010f12:	6878      	ldr	r0, [r7, #4]
 8010f14:	f000 f810 	bl	8010f38 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010f18:	4b06      	ldr	r3, [pc, #24]	; (8010f34 <prvCheckTasksWaitingTermination+0x58>)
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d1e1      	bne.n	8010ee4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010f20:	bf00      	nop
 8010f22:	bf00      	nop
 8010f24:	3708      	adds	r7, #8
 8010f26:	46bd      	mov	sp, r7
 8010f28:	bd80      	pop	{r7, pc}
 8010f2a:	bf00      	nop
 8010f2c:	20000d54 	.word	0x20000d54
 8010f30:	20000d80 	.word	0x20000d80
 8010f34:	20000d68 	.word	0x20000d68

08010f38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	b084      	sub	sp, #16
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d108      	bne.n	8010f5c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f4e:	4618      	mov	r0, r3
 8010f50:	f000 ffc6 	bl	8011ee0 <vPortFree>
				vPortFree( pxTCB );
 8010f54:	6878      	ldr	r0, [r7, #4]
 8010f56:	f000 ffc3 	bl	8011ee0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010f5a:	e018      	b.n	8010f8e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010f62:	2b01      	cmp	r3, #1
 8010f64:	d103      	bne.n	8010f6e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010f66:	6878      	ldr	r0, [r7, #4]
 8010f68:	f000 ffba 	bl	8011ee0 <vPortFree>
	}
 8010f6c:	e00f      	b.n	8010f8e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010f74:	2b02      	cmp	r3, #2
 8010f76:	d00a      	beq.n	8010f8e <prvDeleteTCB+0x56>
	__asm volatile
 8010f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f7c:	f383 8811 	msr	BASEPRI, r3
 8010f80:	f3bf 8f6f 	isb	sy
 8010f84:	f3bf 8f4f 	dsb	sy
 8010f88:	60fb      	str	r3, [r7, #12]
}
 8010f8a:	bf00      	nop
 8010f8c:	e7fe      	b.n	8010f8c <prvDeleteTCB+0x54>
	}
 8010f8e:	bf00      	nop
 8010f90:	3710      	adds	r7, #16
 8010f92:	46bd      	mov	sp, r7
 8010f94:	bd80      	pop	{r7, pc}
	...

08010f98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010f98:	b480      	push	{r7}
 8010f9a:	b083      	sub	sp, #12
 8010f9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010f9e:	4b0c      	ldr	r3, [pc, #48]	; (8010fd0 <prvResetNextTaskUnblockTime+0x38>)
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d104      	bne.n	8010fb2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010fa8:	4b0a      	ldr	r3, [pc, #40]	; (8010fd4 <prvResetNextTaskUnblockTime+0x3c>)
 8010faa:	f04f 32ff 	mov.w	r2, #4294967295
 8010fae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010fb0:	e008      	b.n	8010fc4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010fb2:	4b07      	ldr	r3, [pc, #28]	; (8010fd0 <prvResetNextTaskUnblockTime+0x38>)
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	68db      	ldr	r3, [r3, #12]
 8010fb8:	68db      	ldr	r3, [r3, #12]
 8010fba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	685b      	ldr	r3, [r3, #4]
 8010fc0:	4a04      	ldr	r2, [pc, #16]	; (8010fd4 <prvResetNextTaskUnblockTime+0x3c>)
 8010fc2:	6013      	str	r3, [r2, #0]
}
 8010fc4:	bf00      	nop
 8010fc6:	370c      	adds	r7, #12
 8010fc8:	46bd      	mov	sp, r7
 8010fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fce:	4770      	bx	lr
 8010fd0:	20000d38 	.word	0x20000d38
 8010fd4:	20000da0 	.word	0x20000da0

08010fd8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010fd8:	b480      	push	{r7}
 8010fda:	b083      	sub	sp, #12
 8010fdc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010fde:	4b0b      	ldr	r3, [pc, #44]	; (801100c <xTaskGetSchedulerState+0x34>)
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d102      	bne.n	8010fec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010fe6:	2301      	movs	r3, #1
 8010fe8:	607b      	str	r3, [r7, #4]
 8010fea:	e008      	b.n	8010ffe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010fec:	4b08      	ldr	r3, [pc, #32]	; (8011010 <xTaskGetSchedulerState+0x38>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d102      	bne.n	8010ffa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010ff4:	2302      	movs	r3, #2
 8010ff6:	607b      	str	r3, [r7, #4]
 8010ff8:	e001      	b.n	8010ffe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010ffe:	687b      	ldr	r3, [r7, #4]
	}
 8011000:	4618      	mov	r0, r3
 8011002:	370c      	adds	r7, #12
 8011004:	46bd      	mov	sp, r7
 8011006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801100a:	4770      	bx	lr
 801100c:	20000d8c 	.word	0x20000d8c
 8011010:	20000da8 	.word	0x20000da8

08011014 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011014:	b580      	push	{r7, lr}
 8011016:	b086      	sub	sp, #24
 8011018:	af00      	add	r7, sp, #0
 801101a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011020:	2300      	movs	r3, #0
 8011022:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d056      	beq.n	80110d8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801102a:	4b2e      	ldr	r3, [pc, #184]	; (80110e4 <xTaskPriorityDisinherit+0xd0>)
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	693a      	ldr	r2, [r7, #16]
 8011030:	429a      	cmp	r2, r3
 8011032:	d00a      	beq.n	801104a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8011034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011038:	f383 8811 	msr	BASEPRI, r3
 801103c:	f3bf 8f6f 	isb	sy
 8011040:	f3bf 8f4f 	dsb	sy
 8011044:	60fb      	str	r3, [r7, #12]
}
 8011046:	bf00      	nop
 8011048:	e7fe      	b.n	8011048 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801104a:	693b      	ldr	r3, [r7, #16]
 801104c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801104e:	2b00      	cmp	r3, #0
 8011050:	d10a      	bne.n	8011068 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8011052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011056:	f383 8811 	msr	BASEPRI, r3
 801105a:	f3bf 8f6f 	isb	sy
 801105e:	f3bf 8f4f 	dsb	sy
 8011062:	60bb      	str	r3, [r7, #8]
}
 8011064:	bf00      	nop
 8011066:	e7fe      	b.n	8011066 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8011068:	693b      	ldr	r3, [r7, #16]
 801106a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801106c:	1e5a      	subs	r2, r3, #1
 801106e:	693b      	ldr	r3, [r7, #16]
 8011070:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011072:	693b      	ldr	r3, [r7, #16]
 8011074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011076:	693b      	ldr	r3, [r7, #16]
 8011078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801107a:	429a      	cmp	r2, r3
 801107c:	d02c      	beq.n	80110d8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801107e:	693b      	ldr	r3, [r7, #16]
 8011080:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011082:	2b00      	cmp	r3, #0
 8011084:	d128      	bne.n	80110d8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011086:	693b      	ldr	r3, [r7, #16]
 8011088:	3304      	adds	r3, #4
 801108a:	4618      	mov	r0, r3
 801108c:	f7fe fb06 	bl	800f69c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011090:	693b      	ldr	r3, [r7, #16]
 8011092:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011094:	693b      	ldr	r3, [r7, #16]
 8011096:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011098:	693b      	ldr	r3, [r7, #16]
 801109a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801109c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80110a0:	693b      	ldr	r3, [r7, #16]
 80110a2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80110a4:	693b      	ldr	r3, [r7, #16]
 80110a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110a8:	4b0f      	ldr	r3, [pc, #60]	; (80110e8 <xTaskPriorityDisinherit+0xd4>)
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	429a      	cmp	r2, r3
 80110ae:	d903      	bls.n	80110b8 <xTaskPriorityDisinherit+0xa4>
 80110b0:	693b      	ldr	r3, [r7, #16]
 80110b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110b4:	4a0c      	ldr	r2, [pc, #48]	; (80110e8 <xTaskPriorityDisinherit+0xd4>)
 80110b6:	6013      	str	r3, [r2, #0]
 80110b8:	693b      	ldr	r3, [r7, #16]
 80110ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110bc:	4613      	mov	r3, r2
 80110be:	009b      	lsls	r3, r3, #2
 80110c0:	4413      	add	r3, r2
 80110c2:	009b      	lsls	r3, r3, #2
 80110c4:	4a09      	ldr	r2, [pc, #36]	; (80110ec <xTaskPriorityDisinherit+0xd8>)
 80110c6:	441a      	add	r2, r3
 80110c8:	693b      	ldr	r3, [r7, #16]
 80110ca:	3304      	adds	r3, #4
 80110cc:	4619      	mov	r1, r3
 80110ce:	4610      	mov	r0, r2
 80110d0:	f7fe fa87 	bl	800f5e2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80110d4:	2301      	movs	r3, #1
 80110d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80110d8:	697b      	ldr	r3, [r7, #20]
	}
 80110da:	4618      	mov	r0, r3
 80110dc:	3718      	adds	r7, #24
 80110de:	46bd      	mov	sp, r7
 80110e0:	bd80      	pop	{r7, pc}
 80110e2:	bf00      	nop
 80110e4:	200008ac 	.word	0x200008ac
 80110e8:	20000d88 	.word	0x20000d88
 80110ec:	200008b0 	.word	0x200008b0

080110f0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80110f0:	b480      	push	{r7}
 80110f2:	b083      	sub	sp, #12
 80110f4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80110f6:	4b09      	ldr	r3, [pc, #36]	; (801111c <uxTaskResetEventItemValue+0x2c>)
 80110f8:	681b      	ldr	r3, [r3, #0]
 80110fa:	699b      	ldr	r3, [r3, #24]
 80110fc:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80110fe:	4b07      	ldr	r3, [pc, #28]	; (801111c <uxTaskResetEventItemValue+0x2c>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011104:	4b05      	ldr	r3, [pc, #20]	; (801111c <uxTaskResetEventItemValue+0x2c>)
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 801110c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 801110e:	687b      	ldr	r3, [r7, #4]
}
 8011110:	4618      	mov	r0, r3
 8011112:	370c      	adds	r7, #12
 8011114:	46bd      	mov	sp, r7
 8011116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111a:	4770      	bx	lr
 801111c:	200008ac 	.word	0x200008ac

08011120 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011120:	b580      	push	{r7, lr}
 8011122:	b084      	sub	sp, #16
 8011124:	af00      	add	r7, sp, #0
 8011126:	6078      	str	r0, [r7, #4]
 8011128:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801112a:	4b21      	ldr	r3, [pc, #132]	; (80111b0 <prvAddCurrentTaskToDelayedList+0x90>)
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011130:	4b20      	ldr	r3, [pc, #128]	; (80111b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	3304      	adds	r3, #4
 8011136:	4618      	mov	r0, r3
 8011138:	f7fe fab0 	bl	800f69c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011142:	d10a      	bne.n	801115a <prvAddCurrentTaskToDelayedList+0x3a>
 8011144:	683b      	ldr	r3, [r7, #0]
 8011146:	2b00      	cmp	r3, #0
 8011148:	d007      	beq.n	801115a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801114a:	4b1a      	ldr	r3, [pc, #104]	; (80111b4 <prvAddCurrentTaskToDelayedList+0x94>)
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	3304      	adds	r3, #4
 8011150:	4619      	mov	r1, r3
 8011152:	4819      	ldr	r0, [pc, #100]	; (80111b8 <prvAddCurrentTaskToDelayedList+0x98>)
 8011154:	f7fe fa45 	bl	800f5e2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011158:	e026      	b.n	80111a8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801115a:	68fa      	ldr	r2, [r7, #12]
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	4413      	add	r3, r2
 8011160:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011162:	4b14      	ldr	r3, [pc, #80]	; (80111b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	68ba      	ldr	r2, [r7, #8]
 8011168:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801116a:	68ba      	ldr	r2, [r7, #8]
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	429a      	cmp	r2, r3
 8011170:	d209      	bcs.n	8011186 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011172:	4b12      	ldr	r3, [pc, #72]	; (80111bc <prvAddCurrentTaskToDelayedList+0x9c>)
 8011174:	681a      	ldr	r2, [r3, #0]
 8011176:	4b0f      	ldr	r3, [pc, #60]	; (80111b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	3304      	adds	r3, #4
 801117c:	4619      	mov	r1, r3
 801117e:	4610      	mov	r0, r2
 8011180:	f7fe fa53 	bl	800f62a <vListInsert>
}
 8011184:	e010      	b.n	80111a8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011186:	4b0e      	ldr	r3, [pc, #56]	; (80111c0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011188:	681a      	ldr	r2, [r3, #0]
 801118a:	4b0a      	ldr	r3, [pc, #40]	; (80111b4 <prvAddCurrentTaskToDelayedList+0x94>)
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	3304      	adds	r3, #4
 8011190:	4619      	mov	r1, r3
 8011192:	4610      	mov	r0, r2
 8011194:	f7fe fa49 	bl	800f62a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011198:	4b0a      	ldr	r3, [pc, #40]	; (80111c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	68ba      	ldr	r2, [r7, #8]
 801119e:	429a      	cmp	r2, r3
 80111a0:	d202      	bcs.n	80111a8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80111a2:	4a08      	ldr	r2, [pc, #32]	; (80111c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80111a4:	68bb      	ldr	r3, [r7, #8]
 80111a6:	6013      	str	r3, [r2, #0]
}
 80111a8:	bf00      	nop
 80111aa:	3710      	adds	r7, #16
 80111ac:	46bd      	mov	sp, r7
 80111ae:	bd80      	pop	{r7, pc}
 80111b0:	20000d84 	.word	0x20000d84
 80111b4:	200008ac 	.word	0x200008ac
 80111b8:	20000d6c 	.word	0x20000d6c
 80111bc:	20000d3c 	.word	0x20000d3c
 80111c0:	20000d38 	.word	0x20000d38
 80111c4:	20000da0 	.word	0x20000da0

080111c8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80111c8:	b580      	push	{r7, lr}
 80111ca:	b08a      	sub	sp, #40	; 0x28
 80111cc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80111ce:	2300      	movs	r3, #0
 80111d0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80111d2:	f000 fb07 	bl	80117e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80111d6:	4b1c      	ldr	r3, [pc, #112]	; (8011248 <xTimerCreateTimerTask+0x80>)
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d021      	beq.n	8011222 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80111de:	2300      	movs	r3, #0
 80111e0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80111e2:	2300      	movs	r3, #0
 80111e4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80111e6:	1d3a      	adds	r2, r7, #4
 80111e8:	f107 0108 	add.w	r1, r7, #8
 80111ec:	f107 030c 	add.w	r3, r7, #12
 80111f0:	4618      	mov	r0, r3
 80111f2:	f7fd ff43 	bl	800f07c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80111f6:	6879      	ldr	r1, [r7, #4]
 80111f8:	68bb      	ldr	r3, [r7, #8]
 80111fa:	68fa      	ldr	r2, [r7, #12]
 80111fc:	9202      	str	r2, [sp, #8]
 80111fe:	9301      	str	r3, [sp, #4]
 8011200:	2302      	movs	r3, #2
 8011202:	9300      	str	r3, [sp, #0]
 8011204:	2300      	movs	r3, #0
 8011206:	460a      	mov	r2, r1
 8011208:	4910      	ldr	r1, [pc, #64]	; (801124c <xTimerCreateTimerTask+0x84>)
 801120a:	4811      	ldr	r0, [pc, #68]	; (8011250 <xTimerCreateTimerTask+0x88>)
 801120c:	f7ff f816 	bl	801023c <xTaskCreateStatic>
 8011210:	4603      	mov	r3, r0
 8011212:	4a10      	ldr	r2, [pc, #64]	; (8011254 <xTimerCreateTimerTask+0x8c>)
 8011214:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011216:	4b0f      	ldr	r3, [pc, #60]	; (8011254 <xTimerCreateTimerTask+0x8c>)
 8011218:	681b      	ldr	r3, [r3, #0]
 801121a:	2b00      	cmp	r3, #0
 801121c:	d001      	beq.n	8011222 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801121e:	2301      	movs	r3, #1
 8011220:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011222:	697b      	ldr	r3, [r7, #20]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d10a      	bne.n	801123e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8011228:	f04f 0350 	mov.w	r3, #80	; 0x50
 801122c:	f383 8811 	msr	BASEPRI, r3
 8011230:	f3bf 8f6f 	isb	sy
 8011234:	f3bf 8f4f 	dsb	sy
 8011238:	613b      	str	r3, [r7, #16]
}
 801123a:	bf00      	nop
 801123c:	e7fe      	b.n	801123c <xTimerCreateTimerTask+0x74>
	return xReturn;
 801123e:	697b      	ldr	r3, [r7, #20]
}
 8011240:	4618      	mov	r0, r3
 8011242:	3718      	adds	r7, #24
 8011244:	46bd      	mov	sp, r7
 8011246:	bd80      	pop	{r7, pc}
 8011248:	20000ddc 	.word	0x20000ddc
 801124c:	08012f50 	.word	0x08012f50
 8011250:	0801138d 	.word	0x0801138d
 8011254:	20000de0 	.word	0x20000de0

08011258 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011258:	b580      	push	{r7, lr}
 801125a:	b08a      	sub	sp, #40	; 0x28
 801125c:	af00      	add	r7, sp, #0
 801125e:	60f8      	str	r0, [r7, #12]
 8011260:	60b9      	str	r1, [r7, #8]
 8011262:	607a      	str	r2, [r7, #4]
 8011264:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011266:	2300      	movs	r3, #0
 8011268:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801126a:	68fb      	ldr	r3, [r7, #12]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d10a      	bne.n	8011286 <xTimerGenericCommand+0x2e>
	__asm volatile
 8011270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011274:	f383 8811 	msr	BASEPRI, r3
 8011278:	f3bf 8f6f 	isb	sy
 801127c:	f3bf 8f4f 	dsb	sy
 8011280:	623b      	str	r3, [r7, #32]
}
 8011282:	bf00      	nop
 8011284:	e7fe      	b.n	8011284 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011286:	4b1a      	ldr	r3, [pc, #104]	; (80112f0 <xTimerGenericCommand+0x98>)
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	2b00      	cmp	r3, #0
 801128c:	d02a      	beq.n	80112e4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801128e:	68bb      	ldr	r3, [r7, #8]
 8011290:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801129a:	68bb      	ldr	r3, [r7, #8]
 801129c:	2b05      	cmp	r3, #5
 801129e:	dc18      	bgt.n	80112d2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80112a0:	f7ff fe9a 	bl	8010fd8 <xTaskGetSchedulerState>
 80112a4:	4603      	mov	r3, r0
 80112a6:	2b02      	cmp	r3, #2
 80112a8:	d109      	bne.n	80112be <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80112aa:	4b11      	ldr	r3, [pc, #68]	; (80112f0 <xTimerGenericCommand+0x98>)
 80112ac:	6818      	ldr	r0, [r3, #0]
 80112ae:	f107 0110 	add.w	r1, r7, #16
 80112b2:	2300      	movs	r3, #0
 80112b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80112b6:	f7fe fb59 	bl	800f96c <xQueueGenericSend>
 80112ba:	6278      	str	r0, [r7, #36]	; 0x24
 80112bc:	e012      	b.n	80112e4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80112be:	4b0c      	ldr	r3, [pc, #48]	; (80112f0 <xTimerGenericCommand+0x98>)
 80112c0:	6818      	ldr	r0, [r3, #0]
 80112c2:	f107 0110 	add.w	r1, r7, #16
 80112c6:	2300      	movs	r3, #0
 80112c8:	2200      	movs	r2, #0
 80112ca:	f7fe fb4f 	bl	800f96c <xQueueGenericSend>
 80112ce:	6278      	str	r0, [r7, #36]	; 0x24
 80112d0:	e008      	b.n	80112e4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80112d2:	4b07      	ldr	r3, [pc, #28]	; (80112f0 <xTimerGenericCommand+0x98>)
 80112d4:	6818      	ldr	r0, [r3, #0]
 80112d6:	f107 0110 	add.w	r1, r7, #16
 80112da:	2300      	movs	r3, #0
 80112dc:	683a      	ldr	r2, [r7, #0]
 80112de:	f7fe fc43 	bl	800fb68 <xQueueGenericSendFromISR>
 80112e2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80112e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80112e6:	4618      	mov	r0, r3
 80112e8:	3728      	adds	r7, #40	; 0x28
 80112ea:	46bd      	mov	sp, r7
 80112ec:	bd80      	pop	{r7, pc}
 80112ee:	bf00      	nop
 80112f0:	20000ddc 	.word	0x20000ddc

080112f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80112f4:	b580      	push	{r7, lr}
 80112f6:	b088      	sub	sp, #32
 80112f8:	af02      	add	r7, sp, #8
 80112fa:	6078      	str	r0, [r7, #4]
 80112fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112fe:	4b22      	ldr	r3, [pc, #136]	; (8011388 <prvProcessExpiredTimer+0x94>)
 8011300:	681b      	ldr	r3, [r3, #0]
 8011302:	68db      	ldr	r3, [r3, #12]
 8011304:	68db      	ldr	r3, [r3, #12]
 8011306:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011308:	697b      	ldr	r3, [r7, #20]
 801130a:	3304      	adds	r3, #4
 801130c:	4618      	mov	r0, r3
 801130e:	f7fe f9c5 	bl	800f69c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011312:	697b      	ldr	r3, [r7, #20]
 8011314:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011318:	f003 0304 	and.w	r3, r3, #4
 801131c:	2b00      	cmp	r3, #0
 801131e:	d022      	beq.n	8011366 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011320:	697b      	ldr	r3, [r7, #20]
 8011322:	699a      	ldr	r2, [r3, #24]
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	18d1      	adds	r1, r2, r3
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	683a      	ldr	r2, [r7, #0]
 801132c:	6978      	ldr	r0, [r7, #20]
 801132e:	f000 f8d1 	bl	80114d4 <prvInsertTimerInActiveList>
 8011332:	4603      	mov	r3, r0
 8011334:	2b00      	cmp	r3, #0
 8011336:	d01f      	beq.n	8011378 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011338:	2300      	movs	r3, #0
 801133a:	9300      	str	r3, [sp, #0]
 801133c:	2300      	movs	r3, #0
 801133e:	687a      	ldr	r2, [r7, #4]
 8011340:	2100      	movs	r1, #0
 8011342:	6978      	ldr	r0, [r7, #20]
 8011344:	f7ff ff88 	bl	8011258 <xTimerGenericCommand>
 8011348:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801134a:	693b      	ldr	r3, [r7, #16]
 801134c:	2b00      	cmp	r3, #0
 801134e:	d113      	bne.n	8011378 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8011350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011354:	f383 8811 	msr	BASEPRI, r3
 8011358:	f3bf 8f6f 	isb	sy
 801135c:	f3bf 8f4f 	dsb	sy
 8011360:	60fb      	str	r3, [r7, #12]
}
 8011362:	bf00      	nop
 8011364:	e7fe      	b.n	8011364 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011366:	697b      	ldr	r3, [r7, #20]
 8011368:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801136c:	f023 0301 	bic.w	r3, r3, #1
 8011370:	b2da      	uxtb	r2, r3
 8011372:	697b      	ldr	r3, [r7, #20]
 8011374:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011378:	697b      	ldr	r3, [r7, #20]
 801137a:	6a1b      	ldr	r3, [r3, #32]
 801137c:	6978      	ldr	r0, [r7, #20]
 801137e:	4798      	blx	r3
}
 8011380:	bf00      	nop
 8011382:	3718      	adds	r7, #24
 8011384:	46bd      	mov	sp, r7
 8011386:	bd80      	pop	{r7, pc}
 8011388:	20000dd4 	.word	0x20000dd4

0801138c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801138c:	b580      	push	{r7, lr}
 801138e:	b084      	sub	sp, #16
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011394:	f107 0308 	add.w	r3, r7, #8
 8011398:	4618      	mov	r0, r3
 801139a:	f000 f857 	bl	801144c <prvGetNextExpireTime>
 801139e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80113a0:	68bb      	ldr	r3, [r7, #8]
 80113a2:	4619      	mov	r1, r3
 80113a4:	68f8      	ldr	r0, [r7, #12]
 80113a6:	f000 f803 	bl	80113b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80113aa:	f000 f8d5 	bl	8011558 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80113ae:	e7f1      	b.n	8011394 <prvTimerTask+0x8>

080113b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80113b0:	b580      	push	{r7, lr}
 80113b2:	b084      	sub	sp, #16
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
 80113b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80113ba:	f7ff f97b 	bl	80106b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80113be:	f107 0308 	add.w	r3, r7, #8
 80113c2:	4618      	mov	r0, r3
 80113c4:	f000 f866 	bl	8011494 <prvSampleTimeNow>
 80113c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80113ca:	68bb      	ldr	r3, [r7, #8]
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d130      	bne.n	8011432 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80113d0:	683b      	ldr	r3, [r7, #0]
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d10a      	bne.n	80113ec <prvProcessTimerOrBlockTask+0x3c>
 80113d6:	687a      	ldr	r2, [r7, #4]
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	429a      	cmp	r2, r3
 80113dc:	d806      	bhi.n	80113ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80113de:	f7ff f977 	bl	80106d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80113e2:	68f9      	ldr	r1, [r7, #12]
 80113e4:	6878      	ldr	r0, [r7, #4]
 80113e6:	f7ff ff85 	bl	80112f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80113ea:	e024      	b.n	8011436 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80113ec:	683b      	ldr	r3, [r7, #0]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d008      	beq.n	8011404 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80113f2:	4b13      	ldr	r3, [pc, #76]	; (8011440 <prvProcessTimerOrBlockTask+0x90>)
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d101      	bne.n	8011400 <prvProcessTimerOrBlockTask+0x50>
 80113fc:	2301      	movs	r3, #1
 80113fe:	e000      	b.n	8011402 <prvProcessTimerOrBlockTask+0x52>
 8011400:	2300      	movs	r3, #0
 8011402:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011404:	4b0f      	ldr	r3, [pc, #60]	; (8011444 <prvProcessTimerOrBlockTask+0x94>)
 8011406:	6818      	ldr	r0, [r3, #0]
 8011408:	687a      	ldr	r2, [r7, #4]
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	1ad3      	subs	r3, r2, r3
 801140e:	683a      	ldr	r2, [r7, #0]
 8011410:	4619      	mov	r1, r3
 8011412:	f7fe fedf 	bl	80101d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011416:	f7ff f95b 	bl	80106d0 <xTaskResumeAll>
 801141a:	4603      	mov	r3, r0
 801141c:	2b00      	cmp	r3, #0
 801141e:	d10a      	bne.n	8011436 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011420:	4b09      	ldr	r3, [pc, #36]	; (8011448 <prvProcessTimerOrBlockTask+0x98>)
 8011422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011426:	601a      	str	r2, [r3, #0]
 8011428:	f3bf 8f4f 	dsb	sy
 801142c:	f3bf 8f6f 	isb	sy
}
 8011430:	e001      	b.n	8011436 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011432:	f7ff f94d 	bl	80106d0 <xTaskResumeAll>
}
 8011436:	bf00      	nop
 8011438:	3710      	adds	r7, #16
 801143a:	46bd      	mov	sp, r7
 801143c:	bd80      	pop	{r7, pc}
 801143e:	bf00      	nop
 8011440:	20000dd8 	.word	0x20000dd8
 8011444:	20000ddc 	.word	0x20000ddc
 8011448:	e000ed04 	.word	0xe000ed04

0801144c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801144c:	b480      	push	{r7}
 801144e:	b085      	sub	sp, #20
 8011450:	af00      	add	r7, sp, #0
 8011452:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011454:	4b0e      	ldr	r3, [pc, #56]	; (8011490 <prvGetNextExpireTime+0x44>)
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	2b00      	cmp	r3, #0
 801145c:	d101      	bne.n	8011462 <prvGetNextExpireTime+0x16>
 801145e:	2201      	movs	r2, #1
 8011460:	e000      	b.n	8011464 <prvGetNextExpireTime+0x18>
 8011462:	2200      	movs	r2, #0
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	2b00      	cmp	r3, #0
 801146e:	d105      	bne.n	801147c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011470:	4b07      	ldr	r3, [pc, #28]	; (8011490 <prvGetNextExpireTime+0x44>)
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	68db      	ldr	r3, [r3, #12]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	60fb      	str	r3, [r7, #12]
 801147a:	e001      	b.n	8011480 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801147c:	2300      	movs	r3, #0
 801147e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011480:	68fb      	ldr	r3, [r7, #12]
}
 8011482:	4618      	mov	r0, r3
 8011484:	3714      	adds	r7, #20
 8011486:	46bd      	mov	sp, r7
 8011488:	f85d 7b04 	ldr.w	r7, [sp], #4
 801148c:	4770      	bx	lr
 801148e:	bf00      	nop
 8011490:	20000dd4 	.word	0x20000dd4

08011494 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011494:	b580      	push	{r7, lr}
 8011496:	b084      	sub	sp, #16
 8011498:	af00      	add	r7, sp, #0
 801149a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801149c:	f7ff f9b6 	bl	801080c <xTaskGetTickCount>
 80114a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80114a2:	4b0b      	ldr	r3, [pc, #44]	; (80114d0 <prvSampleTimeNow+0x3c>)
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	68fa      	ldr	r2, [r7, #12]
 80114a8:	429a      	cmp	r2, r3
 80114aa:	d205      	bcs.n	80114b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80114ac:	f000 f936 	bl	801171c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	2201      	movs	r2, #1
 80114b4:	601a      	str	r2, [r3, #0]
 80114b6:	e002      	b.n	80114be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	2200      	movs	r2, #0
 80114bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80114be:	4a04      	ldr	r2, [pc, #16]	; (80114d0 <prvSampleTimeNow+0x3c>)
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80114c4:	68fb      	ldr	r3, [r7, #12]
}
 80114c6:	4618      	mov	r0, r3
 80114c8:	3710      	adds	r7, #16
 80114ca:	46bd      	mov	sp, r7
 80114cc:	bd80      	pop	{r7, pc}
 80114ce:	bf00      	nop
 80114d0:	20000de4 	.word	0x20000de4

080114d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b086      	sub	sp, #24
 80114d8:	af00      	add	r7, sp, #0
 80114da:	60f8      	str	r0, [r7, #12]
 80114dc:	60b9      	str	r1, [r7, #8]
 80114de:	607a      	str	r2, [r7, #4]
 80114e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80114e2:	2300      	movs	r3, #0
 80114e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	68ba      	ldr	r2, [r7, #8]
 80114ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	68fa      	ldr	r2, [r7, #12]
 80114f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80114f2:	68ba      	ldr	r2, [r7, #8]
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	429a      	cmp	r2, r3
 80114f8:	d812      	bhi.n	8011520 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80114fa:	687a      	ldr	r2, [r7, #4]
 80114fc:	683b      	ldr	r3, [r7, #0]
 80114fe:	1ad2      	subs	r2, r2, r3
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	699b      	ldr	r3, [r3, #24]
 8011504:	429a      	cmp	r2, r3
 8011506:	d302      	bcc.n	801150e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011508:	2301      	movs	r3, #1
 801150a:	617b      	str	r3, [r7, #20]
 801150c:	e01b      	b.n	8011546 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801150e:	4b10      	ldr	r3, [pc, #64]	; (8011550 <prvInsertTimerInActiveList+0x7c>)
 8011510:	681a      	ldr	r2, [r3, #0]
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	3304      	adds	r3, #4
 8011516:	4619      	mov	r1, r3
 8011518:	4610      	mov	r0, r2
 801151a:	f7fe f886 	bl	800f62a <vListInsert>
 801151e:	e012      	b.n	8011546 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011520:	687a      	ldr	r2, [r7, #4]
 8011522:	683b      	ldr	r3, [r7, #0]
 8011524:	429a      	cmp	r2, r3
 8011526:	d206      	bcs.n	8011536 <prvInsertTimerInActiveList+0x62>
 8011528:	68ba      	ldr	r2, [r7, #8]
 801152a:	683b      	ldr	r3, [r7, #0]
 801152c:	429a      	cmp	r2, r3
 801152e:	d302      	bcc.n	8011536 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011530:	2301      	movs	r3, #1
 8011532:	617b      	str	r3, [r7, #20]
 8011534:	e007      	b.n	8011546 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011536:	4b07      	ldr	r3, [pc, #28]	; (8011554 <prvInsertTimerInActiveList+0x80>)
 8011538:	681a      	ldr	r2, [r3, #0]
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	3304      	adds	r3, #4
 801153e:	4619      	mov	r1, r3
 8011540:	4610      	mov	r0, r2
 8011542:	f7fe f872 	bl	800f62a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011546:	697b      	ldr	r3, [r7, #20]
}
 8011548:	4618      	mov	r0, r3
 801154a:	3718      	adds	r7, #24
 801154c:	46bd      	mov	sp, r7
 801154e:	bd80      	pop	{r7, pc}
 8011550:	20000dd8 	.word	0x20000dd8
 8011554:	20000dd4 	.word	0x20000dd4

08011558 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b08e      	sub	sp, #56	; 0x38
 801155c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801155e:	e0ca      	b.n	80116f6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	2b00      	cmp	r3, #0
 8011564:	da18      	bge.n	8011598 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011566:	1d3b      	adds	r3, r7, #4
 8011568:	3304      	adds	r3, #4
 801156a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801156c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801156e:	2b00      	cmp	r3, #0
 8011570:	d10a      	bne.n	8011588 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8011572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011576:	f383 8811 	msr	BASEPRI, r3
 801157a:	f3bf 8f6f 	isb	sy
 801157e:	f3bf 8f4f 	dsb	sy
 8011582:	61fb      	str	r3, [r7, #28]
}
 8011584:	bf00      	nop
 8011586:	e7fe      	b.n	8011586 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801158e:	6850      	ldr	r0, [r2, #4]
 8011590:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011592:	6892      	ldr	r2, [r2, #8]
 8011594:	4611      	mov	r1, r2
 8011596:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	2b00      	cmp	r3, #0
 801159c:	f2c0 80aa 	blt.w	80116f4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80115a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115a6:	695b      	ldr	r3, [r3, #20]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d004      	beq.n	80115b6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80115ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115ae:	3304      	adds	r3, #4
 80115b0:	4618      	mov	r0, r3
 80115b2:	f7fe f873 	bl	800f69c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80115b6:	463b      	mov	r3, r7
 80115b8:	4618      	mov	r0, r3
 80115ba:	f7ff ff6b 	bl	8011494 <prvSampleTimeNow>
 80115be:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	2b09      	cmp	r3, #9
 80115c4:	f200 8097 	bhi.w	80116f6 <prvProcessReceivedCommands+0x19e>
 80115c8:	a201      	add	r2, pc, #4	; (adr r2, 80115d0 <prvProcessReceivedCommands+0x78>)
 80115ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115ce:	bf00      	nop
 80115d0:	080115f9 	.word	0x080115f9
 80115d4:	080115f9 	.word	0x080115f9
 80115d8:	080115f9 	.word	0x080115f9
 80115dc:	0801166d 	.word	0x0801166d
 80115e0:	08011681 	.word	0x08011681
 80115e4:	080116cb 	.word	0x080116cb
 80115e8:	080115f9 	.word	0x080115f9
 80115ec:	080115f9 	.word	0x080115f9
 80115f0:	0801166d 	.word	0x0801166d
 80115f4:	08011681 	.word	0x08011681
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80115f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80115fe:	f043 0301 	orr.w	r3, r3, #1
 8011602:	b2da      	uxtb	r2, r3
 8011604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011606:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801160a:	68ba      	ldr	r2, [r7, #8]
 801160c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801160e:	699b      	ldr	r3, [r3, #24]
 8011610:	18d1      	adds	r1, r2, r3
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011616:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011618:	f7ff ff5c 	bl	80114d4 <prvInsertTimerInActiveList>
 801161c:	4603      	mov	r3, r0
 801161e:	2b00      	cmp	r3, #0
 8011620:	d069      	beq.n	80116f6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011624:	6a1b      	ldr	r3, [r3, #32]
 8011626:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011628:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801162a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801162c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011630:	f003 0304 	and.w	r3, r3, #4
 8011634:	2b00      	cmp	r3, #0
 8011636:	d05e      	beq.n	80116f6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011638:	68ba      	ldr	r2, [r7, #8]
 801163a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801163c:	699b      	ldr	r3, [r3, #24]
 801163e:	441a      	add	r2, r3
 8011640:	2300      	movs	r3, #0
 8011642:	9300      	str	r3, [sp, #0]
 8011644:	2300      	movs	r3, #0
 8011646:	2100      	movs	r1, #0
 8011648:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801164a:	f7ff fe05 	bl	8011258 <xTimerGenericCommand>
 801164e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8011650:	6a3b      	ldr	r3, [r7, #32]
 8011652:	2b00      	cmp	r3, #0
 8011654:	d14f      	bne.n	80116f6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8011656:	f04f 0350 	mov.w	r3, #80	; 0x50
 801165a:	f383 8811 	msr	BASEPRI, r3
 801165e:	f3bf 8f6f 	isb	sy
 8011662:	f3bf 8f4f 	dsb	sy
 8011666:	61bb      	str	r3, [r7, #24]
}
 8011668:	bf00      	nop
 801166a:	e7fe      	b.n	801166a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801166c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801166e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011672:	f023 0301 	bic.w	r3, r3, #1
 8011676:	b2da      	uxtb	r2, r3
 8011678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801167a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801167e:	e03a      	b.n	80116f6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011682:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011686:	f043 0301 	orr.w	r3, r3, #1
 801168a:	b2da      	uxtb	r2, r3
 801168c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801168e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011692:	68ba      	ldr	r2, [r7, #8]
 8011694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011696:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801169a:	699b      	ldr	r3, [r3, #24]
 801169c:	2b00      	cmp	r3, #0
 801169e:	d10a      	bne.n	80116b6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80116a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116a4:	f383 8811 	msr	BASEPRI, r3
 80116a8:	f3bf 8f6f 	isb	sy
 80116ac:	f3bf 8f4f 	dsb	sy
 80116b0:	617b      	str	r3, [r7, #20]
}
 80116b2:	bf00      	nop
 80116b4:	e7fe      	b.n	80116b4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80116b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116b8:	699a      	ldr	r2, [r3, #24]
 80116ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116bc:	18d1      	adds	r1, r2, r3
 80116be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80116c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80116c4:	f7ff ff06 	bl	80114d4 <prvInsertTimerInActiveList>
					break;
 80116c8:	e015      	b.n	80116f6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80116ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80116d0:	f003 0302 	and.w	r3, r3, #2
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d103      	bne.n	80116e0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80116d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80116da:	f000 fc01 	bl	8011ee0 <vPortFree>
 80116de:	e00a      	b.n	80116f6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80116e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80116e6:	f023 0301 	bic.w	r3, r3, #1
 80116ea:	b2da      	uxtb	r2, r3
 80116ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80116f2:	e000      	b.n	80116f6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80116f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80116f6:	4b08      	ldr	r3, [pc, #32]	; (8011718 <prvProcessReceivedCommands+0x1c0>)
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	1d39      	adds	r1, r7, #4
 80116fc:	2200      	movs	r2, #0
 80116fe:	4618      	mov	r0, r3
 8011700:	f7fe face 	bl	800fca0 <xQueueReceive>
 8011704:	4603      	mov	r3, r0
 8011706:	2b00      	cmp	r3, #0
 8011708:	f47f af2a 	bne.w	8011560 <prvProcessReceivedCommands+0x8>
	}
}
 801170c:	bf00      	nop
 801170e:	bf00      	nop
 8011710:	3730      	adds	r7, #48	; 0x30
 8011712:	46bd      	mov	sp, r7
 8011714:	bd80      	pop	{r7, pc}
 8011716:	bf00      	nop
 8011718:	20000ddc 	.word	0x20000ddc

0801171c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801171c:	b580      	push	{r7, lr}
 801171e:	b088      	sub	sp, #32
 8011720:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011722:	e048      	b.n	80117b6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011724:	4b2d      	ldr	r3, [pc, #180]	; (80117dc <prvSwitchTimerLists+0xc0>)
 8011726:	681b      	ldr	r3, [r3, #0]
 8011728:	68db      	ldr	r3, [r3, #12]
 801172a:	681b      	ldr	r3, [r3, #0]
 801172c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801172e:	4b2b      	ldr	r3, [pc, #172]	; (80117dc <prvSwitchTimerLists+0xc0>)
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	68db      	ldr	r3, [r3, #12]
 8011734:	68db      	ldr	r3, [r3, #12]
 8011736:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011738:	68fb      	ldr	r3, [r7, #12]
 801173a:	3304      	adds	r3, #4
 801173c:	4618      	mov	r0, r3
 801173e:	f7fd ffad 	bl	800f69c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011742:	68fb      	ldr	r3, [r7, #12]
 8011744:	6a1b      	ldr	r3, [r3, #32]
 8011746:	68f8      	ldr	r0, [r7, #12]
 8011748:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011750:	f003 0304 	and.w	r3, r3, #4
 8011754:	2b00      	cmp	r3, #0
 8011756:	d02e      	beq.n	80117b6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	699b      	ldr	r3, [r3, #24]
 801175c:	693a      	ldr	r2, [r7, #16]
 801175e:	4413      	add	r3, r2
 8011760:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011762:	68ba      	ldr	r2, [r7, #8]
 8011764:	693b      	ldr	r3, [r7, #16]
 8011766:	429a      	cmp	r2, r3
 8011768:	d90e      	bls.n	8011788 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	68ba      	ldr	r2, [r7, #8]
 801176e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	68fa      	ldr	r2, [r7, #12]
 8011774:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011776:	4b19      	ldr	r3, [pc, #100]	; (80117dc <prvSwitchTimerLists+0xc0>)
 8011778:	681a      	ldr	r2, [r3, #0]
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	3304      	adds	r3, #4
 801177e:	4619      	mov	r1, r3
 8011780:	4610      	mov	r0, r2
 8011782:	f7fd ff52 	bl	800f62a <vListInsert>
 8011786:	e016      	b.n	80117b6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011788:	2300      	movs	r3, #0
 801178a:	9300      	str	r3, [sp, #0]
 801178c:	2300      	movs	r3, #0
 801178e:	693a      	ldr	r2, [r7, #16]
 8011790:	2100      	movs	r1, #0
 8011792:	68f8      	ldr	r0, [r7, #12]
 8011794:	f7ff fd60 	bl	8011258 <xTimerGenericCommand>
 8011798:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	2b00      	cmp	r3, #0
 801179e:	d10a      	bne.n	80117b6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80117a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117a4:	f383 8811 	msr	BASEPRI, r3
 80117a8:	f3bf 8f6f 	isb	sy
 80117ac:	f3bf 8f4f 	dsb	sy
 80117b0:	603b      	str	r3, [r7, #0]
}
 80117b2:	bf00      	nop
 80117b4:	e7fe      	b.n	80117b4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80117b6:	4b09      	ldr	r3, [pc, #36]	; (80117dc <prvSwitchTimerLists+0xc0>)
 80117b8:	681b      	ldr	r3, [r3, #0]
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d1b1      	bne.n	8011724 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80117c0:	4b06      	ldr	r3, [pc, #24]	; (80117dc <prvSwitchTimerLists+0xc0>)
 80117c2:	681b      	ldr	r3, [r3, #0]
 80117c4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80117c6:	4b06      	ldr	r3, [pc, #24]	; (80117e0 <prvSwitchTimerLists+0xc4>)
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	4a04      	ldr	r2, [pc, #16]	; (80117dc <prvSwitchTimerLists+0xc0>)
 80117cc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80117ce:	4a04      	ldr	r2, [pc, #16]	; (80117e0 <prvSwitchTimerLists+0xc4>)
 80117d0:	697b      	ldr	r3, [r7, #20]
 80117d2:	6013      	str	r3, [r2, #0]
}
 80117d4:	bf00      	nop
 80117d6:	3718      	adds	r7, #24
 80117d8:	46bd      	mov	sp, r7
 80117da:	bd80      	pop	{r7, pc}
 80117dc:	20000dd4 	.word	0x20000dd4
 80117e0:	20000dd8 	.word	0x20000dd8

080117e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80117e4:	b580      	push	{r7, lr}
 80117e6:	b082      	sub	sp, #8
 80117e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80117ea:	f000 f98b 	bl	8011b04 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80117ee:	4b15      	ldr	r3, [pc, #84]	; (8011844 <prvCheckForValidListAndQueue+0x60>)
 80117f0:	681b      	ldr	r3, [r3, #0]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d120      	bne.n	8011838 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80117f6:	4814      	ldr	r0, [pc, #80]	; (8011848 <prvCheckForValidListAndQueue+0x64>)
 80117f8:	f7fd fec6 	bl	800f588 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80117fc:	4813      	ldr	r0, [pc, #76]	; (801184c <prvCheckForValidListAndQueue+0x68>)
 80117fe:	f7fd fec3 	bl	800f588 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011802:	4b13      	ldr	r3, [pc, #76]	; (8011850 <prvCheckForValidListAndQueue+0x6c>)
 8011804:	4a10      	ldr	r2, [pc, #64]	; (8011848 <prvCheckForValidListAndQueue+0x64>)
 8011806:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011808:	4b12      	ldr	r3, [pc, #72]	; (8011854 <prvCheckForValidListAndQueue+0x70>)
 801180a:	4a10      	ldr	r2, [pc, #64]	; (801184c <prvCheckForValidListAndQueue+0x68>)
 801180c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801180e:	2300      	movs	r3, #0
 8011810:	9300      	str	r3, [sp, #0]
 8011812:	4b11      	ldr	r3, [pc, #68]	; (8011858 <prvCheckForValidListAndQueue+0x74>)
 8011814:	4a11      	ldr	r2, [pc, #68]	; (801185c <prvCheckForValidListAndQueue+0x78>)
 8011816:	2110      	movs	r1, #16
 8011818:	200a      	movs	r0, #10
 801181a:	f7fd ffd1 	bl	800f7c0 <xQueueGenericCreateStatic>
 801181e:	4603      	mov	r3, r0
 8011820:	4a08      	ldr	r2, [pc, #32]	; (8011844 <prvCheckForValidListAndQueue+0x60>)
 8011822:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011824:	4b07      	ldr	r3, [pc, #28]	; (8011844 <prvCheckForValidListAndQueue+0x60>)
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	2b00      	cmp	r3, #0
 801182a:	d005      	beq.n	8011838 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801182c:	4b05      	ldr	r3, [pc, #20]	; (8011844 <prvCheckForValidListAndQueue+0x60>)
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	490b      	ldr	r1, [pc, #44]	; (8011860 <prvCheckForValidListAndQueue+0x7c>)
 8011832:	4618      	mov	r0, r3
 8011834:	f7fe fca4 	bl	8010180 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011838:	f000 f994 	bl	8011b64 <vPortExitCritical>
}
 801183c:	bf00      	nop
 801183e:	46bd      	mov	sp, r7
 8011840:	bd80      	pop	{r7, pc}
 8011842:	bf00      	nop
 8011844:	20000ddc 	.word	0x20000ddc
 8011848:	20000dac 	.word	0x20000dac
 801184c:	20000dc0 	.word	0x20000dc0
 8011850:	20000dd4 	.word	0x20000dd4
 8011854:	20000dd8 	.word	0x20000dd8
 8011858:	20000e88 	.word	0x20000e88
 801185c:	20000de8 	.word	0x20000de8
 8011860:	08012f58 	.word	0x08012f58

08011864 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011864:	b580      	push	{r7, lr}
 8011866:	b08a      	sub	sp, #40	; 0x28
 8011868:	af00      	add	r7, sp, #0
 801186a:	60f8      	str	r0, [r7, #12]
 801186c:	60b9      	str	r1, [r7, #8]
 801186e:	607a      	str	r2, [r7, #4]
 8011870:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8011872:	f06f 0301 	mvn.w	r3, #1
 8011876:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 801187c:	68bb      	ldr	r3, [r7, #8]
 801187e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011884:	4b06      	ldr	r3, [pc, #24]	; (80118a0 <xTimerPendFunctionCallFromISR+0x3c>)
 8011886:	6818      	ldr	r0, [r3, #0]
 8011888:	f107 0114 	add.w	r1, r7, #20
 801188c:	2300      	movs	r3, #0
 801188e:	683a      	ldr	r2, [r7, #0]
 8011890:	f7fe f96a 	bl	800fb68 <xQueueGenericSendFromISR>
 8011894:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8011896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8011898:	4618      	mov	r0, r3
 801189a:	3728      	adds	r7, #40	; 0x28
 801189c:	46bd      	mov	sp, r7
 801189e:	bd80      	pop	{r7, pc}
 80118a0:	20000ddc 	.word	0x20000ddc

080118a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80118a4:	b480      	push	{r7}
 80118a6:	b085      	sub	sp, #20
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	60f8      	str	r0, [r7, #12]
 80118ac:	60b9      	str	r1, [r7, #8]
 80118ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	3b04      	subs	r3, #4
 80118b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80118b6:	68fb      	ldr	r3, [r7, #12]
 80118b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80118bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	3b04      	subs	r3, #4
 80118c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80118c4:	68bb      	ldr	r3, [r7, #8]
 80118c6:	f023 0201 	bic.w	r2, r3, #1
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80118ce:	68fb      	ldr	r3, [r7, #12]
 80118d0:	3b04      	subs	r3, #4
 80118d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80118d4:	4a0c      	ldr	r2, [pc, #48]	; (8011908 <pxPortInitialiseStack+0x64>)
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80118da:	68fb      	ldr	r3, [r7, #12]
 80118dc:	3b14      	subs	r3, #20
 80118de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80118e0:	687a      	ldr	r2, [r7, #4]
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80118e6:	68fb      	ldr	r3, [r7, #12]
 80118e8:	3b04      	subs	r3, #4
 80118ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	f06f 0202 	mvn.w	r2, #2
 80118f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	3b20      	subs	r3, #32
 80118f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80118fa:	68fb      	ldr	r3, [r7, #12]
}
 80118fc:	4618      	mov	r0, r3
 80118fe:	3714      	adds	r7, #20
 8011900:	46bd      	mov	sp, r7
 8011902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011906:	4770      	bx	lr
 8011908:	0801190d 	.word	0x0801190d

0801190c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801190c:	b480      	push	{r7}
 801190e:	b085      	sub	sp, #20
 8011910:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011912:	2300      	movs	r3, #0
 8011914:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011916:	4b12      	ldr	r3, [pc, #72]	; (8011960 <prvTaskExitError+0x54>)
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801191e:	d00a      	beq.n	8011936 <prvTaskExitError+0x2a>
	__asm volatile
 8011920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011924:	f383 8811 	msr	BASEPRI, r3
 8011928:	f3bf 8f6f 	isb	sy
 801192c:	f3bf 8f4f 	dsb	sy
 8011930:	60fb      	str	r3, [r7, #12]
}
 8011932:	bf00      	nop
 8011934:	e7fe      	b.n	8011934 <prvTaskExitError+0x28>
	__asm volatile
 8011936:	f04f 0350 	mov.w	r3, #80	; 0x50
 801193a:	f383 8811 	msr	BASEPRI, r3
 801193e:	f3bf 8f6f 	isb	sy
 8011942:	f3bf 8f4f 	dsb	sy
 8011946:	60bb      	str	r3, [r7, #8]
}
 8011948:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801194a:	bf00      	nop
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d0fc      	beq.n	801194c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011952:	bf00      	nop
 8011954:	bf00      	nop
 8011956:	3714      	adds	r7, #20
 8011958:	46bd      	mov	sp, r7
 801195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801195e:	4770      	bx	lr
 8011960:	2000011c 	.word	0x2000011c
	...

08011970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011970:	4b07      	ldr	r3, [pc, #28]	; (8011990 <pxCurrentTCBConst2>)
 8011972:	6819      	ldr	r1, [r3, #0]
 8011974:	6808      	ldr	r0, [r1, #0]
 8011976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801197a:	f380 8809 	msr	PSP, r0
 801197e:	f3bf 8f6f 	isb	sy
 8011982:	f04f 0000 	mov.w	r0, #0
 8011986:	f380 8811 	msr	BASEPRI, r0
 801198a:	4770      	bx	lr
 801198c:	f3af 8000 	nop.w

08011990 <pxCurrentTCBConst2>:
 8011990:	200008ac 	.word	0x200008ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011994:	bf00      	nop
 8011996:	bf00      	nop

08011998 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011998:	4808      	ldr	r0, [pc, #32]	; (80119bc <prvPortStartFirstTask+0x24>)
 801199a:	6800      	ldr	r0, [r0, #0]
 801199c:	6800      	ldr	r0, [r0, #0]
 801199e:	f380 8808 	msr	MSP, r0
 80119a2:	f04f 0000 	mov.w	r0, #0
 80119a6:	f380 8814 	msr	CONTROL, r0
 80119aa:	b662      	cpsie	i
 80119ac:	b661      	cpsie	f
 80119ae:	f3bf 8f4f 	dsb	sy
 80119b2:	f3bf 8f6f 	isb	sy
 80119b6:	df00      	svc	0
 80119b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80119ba:	bf00      	nop
 80119bc:	e000ed08 	.word	0xe000ed08

080119c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80119c0:	b580      	push	{r7, lr}
 80119c2:	b086      	sub	sp, #24
 80119c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80119c6:	4b46      	ldr	r3, [pc, #280]	; (8011ae0 <xPortStartScheduler+0x120>)
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	4a46      	ldr	r2, [pc, #280]	; (8011ae4 <xPortStartScheduler+0x124>)
 80119cc:	4293      	cmp	r3, r2
 80119ce:	d10a      	bne.n	80119e6 <xPortStartScheduler+0x26>
	__asm volatile
 80119d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119d4:	f383 8811 	msr	BASEPRI, r3
 80119d8:	f3bf 8f6f 	isb	sy
 80119dc:	f3bf 8f4f 	dsb	sy
 80119e0:	613b      	str	r3, [r7, #16]
}
 80119e2:	bf00      	nop
 80119e4:	e7fe      	b.n	80119e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80119e6:	4b3e      	ldr	r3, [pc, #248]	; (8011ae0 <xPortStartScheduler+0x120>)
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	4a3f      	ldr	r2, [pc, #252]	; (8011ae8 <xPortStartScheduler+0x128>)
 80119ec:	4293      	cmp	r3, r2
 80119ee:	d10a      	bne.n	8011a06 <xPortStartScheduler+0x46>
	__asm volatile
 80119f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119f4:	f383 8811 	msr	BASEPRI, r3
 80119f8:	f3bf 8f6f 	isb	sy
 80119fc:	f3bf 8f4f 	dsb	sy
 8011a00:	60fb      	str	r3, [r7, #12]
}
 8011a02:	bf00      	nop
 8011a04:	e7fe      	b.n	8011a04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011a06:	4b39      	ldr	r3, [pc, #228]	; (8011aec <xPortStartScheduler+0x12c>)
 8011a08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011a0a:	697b      	ldr	r3, [r7, #20]
 8011a0c:	781b      	ldrb	r3, [r3, #0]
 8011a0e:	b2db      	uxtb	r3, r3
 8011a10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011a12:	697b      	ldr	r3, [r7, #20]
 8011a14:	22ff      	movs	r2, #255	; 0xff
 8011a16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011a18:	697b      	ldr	r3, [r7, #20]
 8011a1a:	781b      	ldrb	r3, [r3, #0]
 8011a1c:	b2db      	uxtb	r3, r3
 8011a1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011a20:	78fb      	ldrb	r3, [r7, #3]
 8011a22:	b2db      	uxtb	r3, r3
 8011a24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011a28:	b2da      	uxtb	r2, r3
 8011a2a:	4b31      	ldr	r3, [pc, #196]	; (8011af0 <xPortStartScheduler+0x130>)
 8011a2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011a2e:	4b31      	ldr	r3, [pc, #196]	; (8011af4 <xPortStartScheduler+0x134>)
 8011a30:	2207      	movs	r2, #7
 8011a32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011a34:	e009      	b.n	8011a4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8011a36:	4b2f      	ldr	r3, [pc, #188]	; (8011af4 <xPortStartScheduler+0x134>)
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	3b01      	subs	r3, #1
 8011a3c:	4a2d      	ldr	r2, [pc, #180]	; (8011af4 <xPortStartScheduler+0x134>)
 8011a3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011a40:	78fb      	ldrb	r3, [r7, #3]
 8011a42:	b2db      	uxtb	r3, r3
 8011a44:	005b      	lsls	r3, r3, #1
 8011a46:	b2db      	uxtb	r3, r3
 8011a48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011a4a:	78fb      	ldrb	r3, [r7, #3]
 8011a4c:	b2db      	uxtb	r3, r3
 8011a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011a52:	2b80      	cmp	r3, #128	; 0x80
 8011a54:	d0ef      	beq.n	8011a36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011a56:	4b27      	ldr	r3, [pc, #156]	; (8011af4 <xPortStartScheduler+0x134>)
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	f1c3 0307 	rsb	r3, r3, #7
 8011a5e:	2b04      	cmp	r3, #4
 8011a60:	d00a      	beq.n	8011a78 <xPortStartScheduler+0xb8>
	__asm volatile
 8011a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a66:	f383 8811 	msr	BASEPRI, r3
 8011a6a:	f3bf 8f6f 	isb	sy
 8011a6e:	f3bf 8f4f 	dsb	sy
 8011a72:	60bb      	str	r3, [r7, #8]
}
 8011a74:	bf00      	nop
 8011a76:	e7fe      	b.n	8011a76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011a78:	4b1e      	ldr	r3, [pc, #120]	; (8011af4 <xPortStartScheduler+0x134>)
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	021b      	lsls	r3, r3, #8
 8011a7e:	4a1d      	ldr	r2, [pc, #116]	; (8011af4 <xPortStartScheduler+0x134>)
 8011a80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011a82:	4b1c      	ldr	r3, [pc, #112]	; (8011af4 <xPortStartScheduler+0x134>)
 8011a84:	681b      	ldr	r3, [r3, #0]
 8011a86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011a8a:	4a1a      	ldr	r2, [pc, #104]	; (8011af4 <xPortStartScheduler+0x134>)
 8011a8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	b2da      	uxtb	r2, r3
 8011a92:	697b      	ldr	r3, [r7, #20]
 8011a94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011a96:	4b18      	ldr	r3, [pc, #96]	; (8011af8 <xPortStartScheduler+0x138>)
 8011a98:	681b      	ldr	r3, [r3, #0]
 8011a9a:	4a17      	ldr	r2, [pc, #92]	; (8011af8 <xPortStartScheduler+0x138>)
 8011a9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011aa0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011aa2:	4b15      	ldr	r3, [pc, #84]	; (8011af8 <xPortStartScheduler+0x138>)
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	4a14      	ldr	r2, [pc, #80]	; (8011af8 <xPortStartScheduler+0x138>)
 8011aa8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8011aac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011aae:	f000 f8dd 	bl	8011c6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011ab2:	4b12      	ldr	r3, [pc, #72]	; (8011afc <xPortStartScheduler+0x13c>)
 8011ab4:	2200      	movs	r2, #0
 8011ab6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011ab8:	f000 f8fc 	bl	8011cb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011abc:	4b10      	ldr	r3, [pc, #64]	; (8011b00 <xPortStartScheduler+0x140>)
 8011abe:	681b      	ldr	r3, [r3, #0]
 8011ac0:	4a0f      	ldr	r2, [pc, #60]	; (8011b00 <xPortStartScheduler+0x140>)
 8011ac2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8011ac6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011ac8:	f7ff ff66 	bl	8011998 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011acc:	f7fe ff7a 	bl	80109c4 <vTaskSwitchContext>
	prvTaskExitError();
 8011ad0:	f7ff ff1c 	bl	801190c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011ad4:	2300      	movs	r3, #0
}
 8011ad6:	4618      	mov	r0, r3
 8011ad8:	3718      	adds	r7, #24
 8011ada:	46bd      	mov	sp, r7
 8011adc:	bd80      	pop	{r7, pc}
 8011ade:	bf00      	nop
 8011ae0:	e000ed00 	.word	0xe000ed00
 8011ae4:	410fc271 	.word	0x410fc271
 8011ae8:	410fc270 	.word	0x410fc270
 8011aec:	e000e400 	.word	0xe000e400
 8011af0:	20000ed8 	.word	0x20000ed8
 8011af4:	20000edc 	.word	0x20000edc
 8011af8:	e000ed20 	.word	0xe000ed20
 8011afc:	2000011c 	.word	0x2000011c
 8011b00:	e000ef34 	.word	0xe000ef34

08011b04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011b04:	b480      	push	{r7}
 8011b06:	b083      	sub	sp, #12
 8011b08:	af00      	add	r7, sp, #0
	__asm volatile
 8011b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b0e:	f383 8811 	msr	BASEPRI, r3
 8011b12:	f3bf 8f6f 	isb	sy
 8011b16:	f3bf 8f4f 	dsb	sy
 8011b1a:	607b      	str	r3, [r7, #4]
}
 8011b1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011b1e:	4b0f      	ldr	r3, [pc, #60]	; (8011b5c <vPortEnterCritical+0x58>)
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	3301      	adds	r3, #1
 8011b24:	4a0d      	ldr	r2, [pc, #52]	; (8011b5c <vPortEnterCritical+0x58>)
 8011b26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011b28:	4b0c      	ldr	r3, [pc, #48]	; (8011b5c <vPortEnterCritical+0x58>)
 8011b2a:	681b      	ldr	r3, [r3, #0]
 8011b2c:	2b01      	cmp	r3, #1
 8011b2e:	d10f      	bne.n	8011b50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011b30:	4b0b      	ldr	r3, [pc, #44]	; (8011b60 <vPortEnterCritical+0x5c>)
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	b2db      	uxtb	r3, r3
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d00a      	beq.n	8011b50 <vPortEnterCritical+0x4c>
	__asm volatile
 8011b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b3e:	f383 8811 	msr	BASEPRI, r3
 8011b42:	f3bf 8f6f 	isb	sy
 8011b46:	f3bf 8f4f 	dsb	sy
 8011b4a:	603b      	str	r3, [r7, #0]
}
 8011b4c:	bf00      	nop
 8011b4e:	e7fe      	b.n	8011b4e <vPortEnterCritical+0x4a>
	}
}
 8011b50:	bf00      	nop
 8011b52:	370c      	adds	r7, #12
 8011b54:	46bd      	mov	sp, r7
 8011b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b5a:	4770      	bx	lr
 8011b5c:	2000011c 	.word	0x2000011c
 8011b60:	e000ed04 	.word	0xe000ed04

08011b64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011b64:	b480      	push	{r7}
 8011b66:	b083      	sub	sp, #12
 8011b68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011b6a:	4b12      	ldr	r3, [pc, #72]	; (8011bb4 <vPortExitCritical+0x50>)
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d10a      	bne.n	8011b88 <vPortExitCritical+0x24>
	__asm volatile
 8011b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b76:	f383 8811 	msr	BASEPRI, r3
 8011b7a:	f3bf 8f6f 	isb	sy
 8011b7e:	f3bf 8f4f 	dsb	sy
 8011b82:	607b      	str	r3, [r7, #4]
}
 8011b84:	bf00      	nop
 8011b86:	e7fe      	b.n	8011b86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011b88:	4b0a      	ldr	r3, [pc, #40]	; (8011bb4 <vPortExitCritical+0x50>)
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	3b01      	subs	r3, #1
 8011b8e:	4a09      	ldr	r2, [pc, #36]	; (8011bb4 <vPortExitCritical+0x50>)
 8011b90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011b92:	4b08      	ldr	r3, [pc, #32]	; (8011bb4 <vPortExitCritical+0x50>)
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d105      	bne.n	8011ba6 <vPortExitCritical+0x42>
 8011b9a:	2300      	movs	r3, #0
 8011b9c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011b9e:	683b      	ldr	r3, [r7, #0]
 8011ba0:	f383 8811 	msr	BASEPRI, r3
}
 8011ba4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011ba6:	bf00      	nop
 8011ba8:	370c      	adds	r7, #12
 8011baa:	46bd      	mov	sp, r7
 8011bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb0:	4770      	bx	lr
 8011bb2:	bf00      	nop
 8011bb4:	2000011c 	.word	0x2000011c
	...

08011bc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011bc0:	f3ef 8009 	mrs	r0, PSP
 8011bc4:	f3bf 8f6f 	isb	sy
 8011bc8:	4b15      	ldr	r3, [pc, #84]	; (8011c20 <pxCurrentTCBConst>)
 8011bca:	681a      	ldr	r2, [r3, #0]
 8011bcc:	f01e 0f10 	tst.w	lr, #16
 8011bd0:	bf08      	it	eq
 8011bd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011bd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bda:	6010      	str	r0, [r2, #0]
 8011bdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011be0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8011be4:	f380 8811 	msr	BASEPRI, r0
 8011be8:	f3bf 8f4f 	dsb	sy
 8011bec:	f3bf 8f6f 	isb	sy
 8011bf0:	f7fe fee8 	bl	80109c4 <vTaskSwitchContext>
 8011bf4:	f04f 0000 	mov.w	r0, #0
 8011bf8:	f380 8811 	msr	BASEPRI, r0
 8011bfc:	bc09      	pop	{r0, r3}
 8011bfe:	6819      	ldr	r1, [r3, #0]
 8011c00:	6808      	ldr	r0, [r1, #0]
 8011c02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c06:	f01e 0f10 	tst.w	lr, #16
 8011c0a:	bf08      	it	eq
 8011c0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011c10:	f380 8809 	msr	PSP, r0
 8011c14:	f3bf 8f6f 	isb	sy
 8011c18:	4770      	bx	lr
 8011c1a:	bf00      	nop
 8011c1c:	f3af 8000 	nop.w

08011c20 <pxCurrentTCBConst>:
 8011c20:	200008ac 	.word	0x200008ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011c24:	bf00      	nop
 8011c26:	bf00      	nop

08011c28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011c28:	b580      	push	{r7, lr}
 8011c2a:	b082      	sub	sp, #8
 8011c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8011c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c32:	f383 8811 	msr	BASEPRI, r3
 8011c36:	f3bf 8f6f 	isb	sy
 8011c3a:	f3bf 8f4f 	dsb	sy
 8011c3e:	607b      	str	r3, [r7, #4]
}
 8011c40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011c42:	f7fe fe05 	bl	8010850 <xTaskIncrementTick>
 8011c46:	4603      	mov	r3, r0
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d003      	beq.n	8011c54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011c4c:	4b06      	ldr	r3, [pc, #24]	; (8011c68 <xPortSysTickHandler+0x40>)
 8011c4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011c52:	601a      	str	r2, [r3, #0]
 8011c54:	2300      	movs	r3, #0
 8011c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011c58:	683b      	ldr	r3, [r7, #0]
 8011c5a:	f383 8811 	msr	BASEPRI, r3
}
 8011c5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011c60:	bf00      	nop
 8011c62:	3708      	adds	r7, #8
 8011c64:	46bd      	mov	sp, r7
 8011c66:	bd80      	pop	{r7, pc}
 8011c68:	e000ed04 	.word	0xe000ed04

08011c6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011c6c:	b480      	push	{r7}
 8011c6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011c70:	4b0b      	ldr	r3, [pc, #44]	; (8011ca0 <vPortSetupTimerInterrupt+0x34>)
 8011c72:	2200      	movs	r2, #0
 8011c74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011c76:	4b0b      	ldr	r3, [pc, #44]	; (8011ca4 <vPortSetupTimerInterrupt+0x38>)
 8011c78:	2200      	movs	r2, #0
 8011c7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011c7c:	4b0a      	ldr	r3, [pc, #40]	; (8011ca8 <vPortSetupTimerInterrupt+0x3c>)
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	4a0a      	ldr	r2, [pc, #40]	; (8011cac <vPortSetupTimerInterrupt+0x40>)
 8011c82:	fba2 2303 	umull	r2, r3, r2, r3
 8011c86:	099b      	lsrs	r3, r3, #6
 8011c88:	4a09      	ldr	r2, [pc, #36]	; (8011cb0 <vPortSetupTimerInterrupt+0x44>)
 8011c8a:	3b01      	subs	r3, #1
 8011c8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011c8e:	4b04      	ldr	r3, [pc, #16]	; (8011ca0 <vPortSetupTimerInterrupt+0x34>)
 8011c90:	2207      	movs	r2, #7
 8011c92:	601a      	str	r2, [r3, #0]
}
 8011c94:	bf00      	nop
 8011c96:	46bd      	mov	sp, r7
 8011c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c9c:	4770      	bx	lr
 8011c9e:	bf00      	nop
 8011ca0:	e000e010 	.word	0xe000e010
 8011ca4:	e000e018 	.word	0xe000e018
 8011ca8:	20000000 	.word	0x20000000
 8011cac:	10624dd3 	.word	0x10624dd3
 8011cb0:	e000e014 	.word	0xe000e014

08011cb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011cb4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011cc4 <vPortEnableVFP+0x10>
 8011cb8:	6801      	ldr	r1, [r0, #0]
 8011cba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8011cbe:	6001      	str	r1, [r0, #0]
 8011cc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011cc2:	bf00      	nop
 8011cc4:	e000ed88 	.word	0xe000ed88

08011cc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011cc8:	b480      	push	{r7}
 8011cca:	b085      	sub	sp, #20
 8011ccc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011cce:	f3ef 8305 	mrs	r3, IPSR
 8011cd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	2b0f      	cmp	r3, #15
 8011cd8:	d914      	bls.n	8011d04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011cda:	4a17      	ldr	r2, [pc, #92]	; (8011d38 <vPortValidateInterruptPriority+0x70>)
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	4413      	add	r3, r2
 8011ce0:	781b      	ldrb	r3, [r3, #0]
 8011ce2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011ce4:	4b15      	ldr	r3, [pc, #84]	; (8011d3c <vPortValidateInterruptPriority+0x74>)
 8011ce6:	781b      	ldrb	r3, [r3, #0]
 8011ce8:	7afa      	ldrb	r2, [r7, #11]
 8011cea:	429a      	cmp	r2, r3
 8011cec:	d20a      	bcs.n	8011d04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8011cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cf2:	f383 8811 	msr	BASEPRI, r3
 8011cf6:	f3bf 8f6f 	isb	sy
 8011cfa:	f3bf 8f4f 	dsb	sy
 8011cfe:	607b      	str	r3, [r7, #4]
}
 8011d00:	bf00      	nop
 8011d02:	e7fe      	b.n	8011d02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011d04:	4b0e      	ldr	r3, [pc, #56]	; (8011d40 <vPortValidateInterruptPriority+0x78>)
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8011d0c:	4b0d      	ldr	r3, [pc, #52]	; (8011d44 <vPortValidateInterruptPriority+0x7c>)
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	429a      	cmp	r2, r3
 8011d12:	d90a      	bls.n	8011d2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8011d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d18:	f383 8811 	msr	BASEPRI, r3
 8011d1c:	f3bf 8f6f 	isb	sy
 8011d20:	f3bf 8f4f 	dsb	sy
 8011d24:	603b      	str	r3, [r7, #0]
}
 8011d26:	bf00      	nop
 8011d28:	e7fe      	b.n	8011d28 <vPortValidateInterruptPriority+0x60>
	}
 8011d2a:	bf00      	nop
 8011d2c:	3714      	adds	r7, #20
 8011d2e:	46bd      	mov	sp, r7
 8011d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d34:	4770      	bx	lr
 8011d36:	bf00      	nop
 8011d38:	e000e3f0 	.word	0xe000e3f0
 8011d3c:	20000ed8 	.word	0x20000ed8
 8011d40:	e000ed0c 	.word	0xe000ed0c
 8011d44:	20000edc 	.word	0x20000edc

08011d48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011d48:	b580      	push	{r7, lr}
 8011d4a:	b08a      	sub	sp, #40	; 0x28
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011d50:	2300      	movs	r3, #0
 8011d52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011d54:	f7fe fcae 	bl	80106b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011d58:	4b5b      	ldr	r3, [pc, #364]	; (8011ec8 <pvPortMalloc+0x180>)
 8011d5a:	681b      	ldr	r3, [r3, #0]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d101      	bne.n	8011d64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011d60:	f000 f920 	bl	8011fa4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011d64:	4b59      	ldr	r3, [pc, #356]	; (8011ecc <pvPortMalloc+0x184>)
 8011d66:	681a      	ldr	r2, [r3, #0]
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	4013      	ands	r3, r2
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	f040 8093 	bne.w	8011e98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d01d      	beq.n	8011db4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8011d78:	2208      	movs	r2, #8
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	4413      	add	r3, r2
 8011d7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	f003 0307 	and.w	r3, r3, #7
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d014      	beq.n	8011db4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	f023 0307 	bic.w	r3, r3, #7
 8011d90:	3308      	adds	r3, #8
 8011d92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	f003 0307 	and.w	r3, r3, #7
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d00a      	beq.n	8011db4 <pvPortMalloc+0x6c>
	__asm volatile
 8011d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011da2:	f383 8811 	msr	BASEPRI, r3
 8011da6:	f3bf 8f6f 	isb	sy
 8011daa:	f3bf 8f4f 	dsb	sy
 8011dae:	617b      	str	r3, [r7, #20]
}
 8011db0:	bf00      	nop
 8011db2:	e7fe      	b.n	8011db2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d06e      	beq.n	8011e98 <pvPortMalloc+0x150>
 8011dba:	4b45      	ldr	r3, [pc, #276]	; (8011ed0 <pvPortMalloc+0x188>)
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	687a      	ldr	r2, [r7, #4]
 8011dc0:	429a      	cmp	r2, r3
 8011dc2:	d869      	bhi.n	8011e98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011dc4:	4b43      	ldr	r3, [pc, #268]	; (8011ed4 <pvPortMalloc+0x18c>)
 8011dc6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011dc8:	4b42      	ldr	r3, [pc, #264]	; (8011ed4 <pvPortMalloc+0x18c>)
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011dce:	e004      	b.n	8011dda <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8011dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dd2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ddc:	685b      	ldr	r3, [r3, #4]
 8011dde:	687a      	ldr	r2, [r7, #4]
 8011de0:	429a      	cmp	r2, r3
 8011de2:	d903      	bls.n	8011dec <pvPortMalloc+0xa4>
 8011de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d1f1      	bne.n	8011dd0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011dec:	4b36      	ldr	r3, [pc, #216]	; (8011ec8 <pvPortMalloc+0x180>)
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011df2:	429a      	cmp	r2, r3
 8011df4:	d050      	beq.n	8011e98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011df6:	6a3b      	ldr	r3, [r7, #32]
 8011df8:	681b      	ldr	r3, [r3, #0]
 8011dfa:	2208      	movs	r2, #8
 8011dfc:	4413      	add	r3, r2
 8011dfe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e02:	681a      	ldr	r2, [r3, #0]
 8011e04:	6a3b      	ldr	r3, [r7, #32]
 8011e06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e0a:	685a      	ldr	r2, [r3, #4]
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	1ad2      	subs	r2, r2, r3
 8011e10:	2308      	movs	r3, #8
 8011e12:	005b      	lsls	r3, r3, #1
 8011e14:	429a      	cmp	r2, r3
 8011e16:	d91f      	bls.n	8011e58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011e18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	4413      	add	r3, r2
 8011e1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011e20:	69bb      	ldr	r3, [r7, #24]
 8011e22:	f003 0307 	and.w	r3, r3, #7
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d00a      	beq.n	8011e40 <pvPortMalloc+0xf8>
	__asm volatile
 8011e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e2e:	f383 8811 	msr	BASEPRI, r3
 8011e32:	f3bf 8f6f 	isb	sy
 8011e36:	f3bf 8f4f 	dsb	sy
 8011e3a:	613b      	str	r3, [r7, #16]
}
 8011e3c:	bf00      	nop
 8011e3e:	e7fe      	b.n	8011e3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e42:	685a      	ldr	r2, [r3, #4]
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	1ad2      	subs	r2, r2, r3
 8011e48:	69bb      	ldr	r3, [r7, #24]
 8011e4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e4e:	687a      	ldr	r2, [r7, #4]
 8011e50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011e52:	69b8      	ldr	r0, [r7, #24]
 8011e54:	f000 f908 	bl	8012068 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011e58:	4b1d      	ldr	r3, [pc, #116]	; (8011ed0 <pvPortMalloc+0x188>)
 8011e5a:	681a      	ldr	r2, [r3, #0]
 8011e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e5e:	685b      	ldr	r3, [r3, #4]
 8011e60:	1ad3      	subs	r3, r2, r3
 8011e62:	4a1b      	ldr	r2, [pc, #108]	; (8011ed0 <pvPortMalloc+0x188>)
 8011e64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011e66:	4b1a      	ldr	r3, [pc, #104]	; (8011ed0 <pvPortMalloc+0x188>)
 8011e68:	681a      	ldr	r2, [r3, #0]
 8011e6a:	4b1b      	ldr	r3, [pc, #108]	; (8011ed8 <pvPortMalloc+0x190>)
 8011e6c:	681b      	ldr	r3, [r3, #0]
 8011e6e:	429a      	cmp	r2, r3
 8011e70:	d203      	bcs.n	8011e7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011e72:	4b17      	ldr	r3, [pc, #92]	; (8011ed0 <pvPortMalloc+0x188>)
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	4a18      	ldr	r2, [pc, #96]	; (8011ed8 <pvPortMalloc+0x190>)
 8011e78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e7c:	685a      	ldr	r2, [r3, #4]
 8011e7e:	4b13      	ldr	r3, [pc, #76]	; (8011ecc <pvPortMalloc+0x184>)
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	431a      	orrs	r2, r3
 8011e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e8a:	2200      	movs	r2, #0
 8011e8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011e8e:	4b13      	ldr	r3, [pc, #76]	; (8011edc <pvPortMalloc+0x194>)
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	3301      	adds	r3, #1
 8011e94:	4a11      	ldr	r2, [pc, #68]	; (8011edc <pvPortMalloc+0x194>)
 8011e96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011e98:	f7fe fc1a 	bl	80106d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011e9c:	69fb      	ldr	r3, [r7, #28]
 8011e9e:	f003 0307 	and.w	r3, r3, #7
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d00a      	beq.n	8011ebc <pvPortMalloc+0x174>
	__asm volatile
 8011ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011eaa:	f383 8811 	msr	BASEPRI, r3
 8011eae:	f3bf 8f6f 	isb	sy
 8011eb2:	f3bf 8f4f 	dsb	sy
 8011eb6:	60fb      	str	r3, [r7, #12]
}
 8011eb8:	bf00      	nop
 8011eba:	e7fe      	b.n	8011eba <pvPortMalloc+0x172>
	return pvReturn;
 8011ebc:	69fb      	ldr	r3, [r7, #28]
}
 8011ebe:	4618      	mov	r0, r3
 8011ec0:	3728      	adds	r7, #40	; 0x28
 8011ec2:	46bd      	mov	sp, r7
 8011ec4:	bd80      	pop	{r7, pc}
 8011ec6:	bf00      	nop
 8011ec8:	20001aa0 	.word	0x20001aa0
 8011ecc:	20001ab4 	.word	0x20001ab4
 8011ed0:	20001aa4 	.word	0x20001aa4
 8011ed4:	20001a98 	.word	0x20001a98
 8011ed8:	20001aa8 	.word	0x20001aa8
 8011edc:	20001aac 	.word	0x20001aac

08011ee0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011ee0:	b580      	push	{r7, lr}
 8011ee2:	b086      	sub	sp, #24
 8011ee4:	af00      	add	r7, sp, #0
 8011ee6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d04d      	beq.n	8011f8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011ef2:	2308      	movs	r3, #8
 8011ef4:	425b      	negs	r3, r3
 8011ef6:	697a      	ldr	r2, [r7, #20]
 8011ef8:	4413      	add	r3, r2
 8011efa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011efc:	697b      	ldr	r3, [r7, #20]
 8011efe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011f00:	693b      	ldr	r3, [r7, #16]
 8011f02:	685a      	ldr	r2, [r3, #4]
 8011f04:	4b24      	ldr	r3, [pc, #144]	; (8011f98 <vPortFree+0xb8>)
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	4013      	ands	r3, r2
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d10a      	bne.n	8011f24 <vPortFree+0x44>
	__asm volatile
 8011f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f12:	f383 8811 	msr	BASEPRI, r3
 8011f16:	f3bf 8f6f 	isb	sy
 8011f1a:	f3bf 8f4f 	dsb	sy
 8011f1e:	60fb      	str	r3, [r7, #12]
}
 8011f20:	bf00      	nop
 8011f22:	e7fe      	b.n	8011f22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011f24:	693b      	ldr	r3, [r7, #16]
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d00a      	beq.n	8011f42 <vPortFree+0x62>
	__asm volatile
 8011f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f30:	f383 8811 	msr	BASEPRI, r3
 8011f34:	f3bf 8f6f 	isb	sy
 8011f38:	f3bf 8f4f 	dsb	sy
 8011f3c:	60bb      	str	r3, [r7, #8]
}
 8011f3e:	bf00      	nop
 8011f40:	e7fe      	b.n	8011f40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011f42:	693b      	ldr	r3, [r7, #16]
 8011f44:	685a      	ldr	r2, [r3, #4]
 8011f46:	4b14      	ldr	r3, [pc, #80]	; (8011f98 <vPortFree+0xb8>)
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	4013      	ands	r3, r2
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d01e      	beq.n	8011f8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011f50:	693b      	ldr	r3, [r7, #16]
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d11a      	bne.n	8011f8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011f58:	693b      	ldr	r3, [r7, #16]
 8011f5a:	685a      	ldr	r2, [r3, #4]
 8011f5c:	4b0e      	ldr	r3, [pc, #56]	; (8011f98 <vPortFree+0xb8>)
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	43db      	mvns	r3, r3
 8011f62:	401a      	ands	r2, r3
 8011f64:	693b      	ldr	r3, [r7, #16]
 8011f66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011f68:	f7fe fba4 	bl	80106b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011f6c:	693b      	ldr	r3, [r7, #16]
 8011f6e:	685a      	ldr	r2, [r3, #4]
 8011f70:	4b0a      	ldr	r3, [pc, #40]	; (8011f9c <vPortFree+0xbc>)
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	4413      	add	r3, r2
 8011f76:	4a09      	ldr	r2, [pc, #36]	; (8011f9c <vPortFree+0xbc>)
 8011f78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011f7a:	6938      	ldr	r0, [r7, #16]
 8011f7c:	f000 f874 	bl	8012068 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011f80:	4b07      	ldr	r3, [pc, #28]	; (8011fa0 <vPortFree+0xc0>)
 8011f82:	681b      	ldr	r3, [r3, #0]
 8011f84:	3301      	adds	r3, #1
 8011f86:	4a06      	ldr	r2, [pc, #24]	; (8011fa0 <vPortFree+0xc0>)
 8011f88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011f8a:	f7fe fba1 	bl	80106d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011f8e:	bf00      	nop
 8011f90:	3718      	adds	r7, #24
 8011f92:	46bd      	mov	sp, r7
 8011f94:	bd80      	pop	{r7, pc}
 8011f96:	bf00      	nop
 8011f98:	20001ab4 	.word	0x20001ab4
 8011f9c:	20001aa4 	.word	0x20001aa4
 8011fa0:	20001ab0 	.word	0x20001ab0

08011fa4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011fa4:	b480      	push	{r7}
 8011fa6:	b085      	sub	sp, #20
 8011fa8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011faa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8011fae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011fb0:	4b27      	ldr	r3, [pc, #156]	; (8012050 <prvHeapInit+0xac>)
 8011fb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011fb4:	68fb      	ldr	r3, [r7, #12]
 8011fb6:	f003 0307 	and.w	r3, r3, #7
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d00c      	beq.n	8011fd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	3307      	adds	r3, #7
 8011fc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	f023 0307 	bic.w	r3, r3, #7
 8011fca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011fcc:	68ba      	ldr	r2, [r7, #8]
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	1ad3      	subs	r3, r2, r3
 8011fd2:	4a1f      	ldr	r2, [pc, #124]	; (8012050 <prvHeapInit+0xac>)
 8011fd4:	4413      	add	r3, r2
 8011fd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011fd8:	68fb      	ldr	r3, [r7, #12]
 8011fda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011fdc:	4a1d      	ldr	r2, [pc, #116]	; (8012054 <prvHeapInit+0xb0>)
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011fe2:	4b1c      	ldr	r3, [pc, #112]	; (8012054 <prvHeapInit+0xb0>)
 8011fe4:	2200      	movs	r2, #0
 8011fe6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	68ba      	ldr	r2, [r7, #8]
 8011fec:	4413      	add	r3, r2
 8011fee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011ff0:	2208      	movs	r2, #8
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	1a9b      	subs	r3, r3, r2
 8011ff6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	f023 0307 	bic.w	r3, r3, #7
 8011ffe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	4a15      	ldr	r2, [pc, #84]	; (8012058 <prvHeapInit+0xb4>)
 8012004:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012006:	4b14      	ldr	r3, [pc, #80]	; (8012058 <prvHeapInit+0xb4>)
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	2200      	movs	r2, #0
 801200c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801200e:	4b12      	ldr	r3, [pc, #72]	; (8012058 <prvHeapInit+0xb4>)
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	2200      	movs	r2, #0
 8012014:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801201a:	683b      	ldr	r3, [r7, #0]
 801201c:	68fa      	ldr	r2, [r7, #12]
 801201e:	1ad2      	subs	r2, r2, r3
 8012020:	683b      	ldr	r3, [r7, #0]
 8012022:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012024:	4b0c      	ldr	r3, [pc, #48]	; (8012058 <prvHeapInit+0xb4>)
 8012026:	681a      	ldr	r2, [r3, #0]
 8012028:	683b      	ldr	r3, [r7, #0]
 801202a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801202c:	683b      	ldr	r3, [r7, #0]
 801202e:	685b      	ldr	r3, [r3, #4]
 8012030:	4a0a      	ldr	r2, [pc, #40]	; (801205c <prvHeapInit+0xb8>)
 8012032:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012034:	683b      	ldr	r3, [r7, #0]
 8012036:	685b      	ldr	r3, [r3, #4]
 8012038:	4a09      	ldr	r2, [pc, #36]	; (8012060 <prvHeapInit+0xbc>)
 801203a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801203c:	4b09      	ldr	r3, [pc, #36]	; (8012064 <prvHeapInit+0xc0>)
 801203e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012042:	601a      	str	r2, [r3, #0]
}
 8012044:	bf00      	nop
 8012046:	3714      	adds	r7, #20
 8012048:	46bd      	mov	sp, r7
 801204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801204e:	4770      	bx	lr
 8012050:	20000ee0 	.word	0x20000ee0
 8012054:	20001a98 	.word	0x20001a98
 8012058:	20001aa0 	.word	0x20001aa0
 801205c:	20001aa8 	.word	0x20001aa8
 8012060:	20001aa4 	.word	0x20001aa4
 8012064:	20001ab4 	.word	0x20001ab4

08012068 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012068:	b480      	push	{r7}
 801206a:	b085      	sub	sp, #20
 801206c:	af00      	add	r7, sp, #0
 801206e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012070:	4b28      	ldr	r3, [pc, #160]	; (8012114 <prvInsertBlockIntoFreeList+0xac>)
 8012072:	60fb      	str	r3, [r7, #12]
 8012074:	e002      	b.n	801207c <prvInsertBlockIntoFreeList+0x14>
 8012076:	68fb      	ldr	r3, [r7, #12]
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	60fb      	str	r3, [r7, #12]
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	687a      	ldr	r2, [r7, #4]
 8012082:	429a      	cmp	r2, r3
 8012084:	d8f7      	bhi.n	8012076 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	685b      	ldr	r3, [r3, #4]
 801208e:	68ba      	ldr	r2, [r7, #8]
 8012090:	4413      	add	r3, r2
 8012092:	687a      	ldr	r2, [r7, #4]
 8012094:	429a      	cmp	r2, r3
 8012096:	d108      	bne.n	80120aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	685a      	ldr	r2, [r3, #4]
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	685b      	ldr	r3, [r3, #4]
 80120a0:	441a      	add	r2, r3
 80120a2:	68fb      	ldr	r3, [r7, #12]
 80120a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80120a6:	68fb      	ldr	r3, [r7, #12]
 80120a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	685b      	ldr	r3, [r3, #4]
 80120b2:	68ba      	ldr	r2, [r7, #8]
 80120b4:	441a      	add	r2, r3
 80120b6:	68fb      	ldr	r3, [r7, #12]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	429a      	cmp	r2, r3
 80120bc:	d118      	bne.n	80120f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	681a      	ldr	r2, [r3, #0]
 80120c2:	4b15      	ldr	r3, [pc, #84]	; (8012118 <prvInsertBlockIntoFreeList+0xb0>)
 80120c4:	681b      	ldr	r3, [r3, #0]
 80120c6:	429a      	cmp	r2, r3
 80120c8:	d00d      	beq.n	80120e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	685a      	ldr	r2, [r3, #4]
 80120ce:	68fb      	ldr	r3, [r7, #12]
 80120d0:	681b      	ldr	r3, [r3, #0]
 80120d2:	685b      	ldr	r3, [r3, #4]
 80120d4:	441a      	add	r2, r3
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80120da:	68fb      	ldr	r3, [r7, #12]
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	681a      	ldr	r2, [r3, #0]
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	601a      	str	r2, [r3, #0]
 80120e4:	e008      	b.n	80120f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80120e6:	4b0c      	ldr	r3, [pc, #48]	; (8012118 <prvInsertBlockIntoFreeList+0xb0>)
 80120e8:	681a      	ldr	r2, [r3, #0]
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	601a      	str	r2, [r3, #0]
 80120ee:	e003      	b.n	80120f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80120f0:	68fb      	ldr	r3, [r7, #12]
 80120f2:	681a      	ldr	r2, [r3, #0]
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80120f8:	68fa      	ldr	r2, [r7, #12]
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	429a      	cmp	r2, r3
 80120fe:	d002      	beq.n	8012106 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012100:	68fb      	ldr	r3, [r7, #12]
 8012102:	687a      	ldr	r2, [r7, #4]
 8012104:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012106:	bf00      	nop
 8012108:	3714      	adds	r7, #20
 801210a:	46bd      	mov	sp, r7
 801210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012110:	4770      	bx	lr
 8012112:	bf00      	nop
 8012114:	20001a98 	.word	0x20001a98
 8012118:	20001aa0 	.word	0x20001aa0

0801211c <InitFastTask>:
//extern osEventFlagsId_t fastTaskEventHandle;

static osEventFlagsId_t *myEvHdl = NULL;

void InitFastTask(osEventFlagsId_t *fTEvHnd)
{
 801211c:	b480      	push	{r7}
 801211e:	b083      	sub	sp, #12
 8012120:	af00      	add	r7, sp, #0
 8012122:	6078      	str	r0, [r7, #4]
	myEvHdl = fTEvHnd;
 8012124:	4a04      	ldr	r2, [pc, #16]	; (8012138 <InitFastTask+0x1c>)
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	6013      	str	r3, [r2, #0]

}
 801212a:	bf00      	nop
 801212c:	370c      	adds	r7, #12
 801212e:	46bd      	mov	sp, r7
 8012130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012134:	4770      	bx	lr
 8012136:	bf00      	nop
 8012138:	20001ab8 	.word	0x20001ab8

0801213c <StartFastTask>:

void StartFastTask(void *argument)
{
 801213c:	b580      	push	{r7, lr}
 801213e:	b084      	sub	sp, #16
 8012140:	af00      	add	r7, sp, #0
 8012142:	6078      	str	r0, [r7, #4]
	uint32_t tim=0;
 8012144:	2300      	movs	r3, #0
 8012146:	60fb      	str	r3, [r7, #12]
	while(!myEvHdl)
 8012148:	bf00      	nop
 801214a:	4b11      	ldr	r3, [pc, #68]	; (8012190 <StartFastTask+0x54>)
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d0fb      	beq.n	801214a <StartFastTask+0xe>
		;
	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait (*myEvHdl , FAST_TASK_EVENT, 0, 15);
 8012152:	4b0f      	ldr	r3, [pc, #60]	; (8012190 <StartFastTask+0x54>)
 8012154:	681b      	ldr	r3, [r3, #0]
 8012156:	6818      	ldr	r0, [r3, #0]
 8012158:	230f      	movs	r3, #15
 801215a:	2200      	movs	r2, #0
 801215c:	2101      	movs	r1, #1
 801215e:	f7fc fddb 	bl	800ed18 <osEventFlagsWait>
	    osEventFlagsClear (*myEvHdl , FAST_TASK_EVENT);
 8012162:	4b0b      	ldr	r3, [pc, #44]	; (8012190 <StartFastTask+0x54>)
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	681b      	ldr	r3, [r3, #0]
 8012168:	2101      	movs	r1, #1
 801216a:	4618      	mov	r0, r3
 801216c:	f7fc fda2 	bl	800ecb4 <osEventFlagsClear>
		tim++;
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	3301      	adds	r3, #1
 8012174:	60fb      	str	r3, [r7, #12]
		if(tim >= 10){
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	2b09      	cmp	r3, #9
 801217a:	d9ea      	bls.n	8012152 <StartFastTask+0x16>
			tim= 0;
 801217c:	2300      	movs	r3, #0
 801217e:	60fb      	str	r3, [r7, #12]
			osEventFlagsSet(*myEvHdl, NORMAL_TASK_EVENT);
 8012180:	4b03      	ldr	r3, [pc, #12]	; (8012190 <StartFastTask+0x54>)
 8012182:	681b      	ldr	r3, [r3, #0]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	2102      	movs	r1, #2
 8012188:	4618      	mov	r0, r3
 801218a:	f7fc fd4f 	bl	800ec2c <osEventFlagsSet>
		osEventFlagsWait (*myEvHdl , FAST_TASK_EVENT, 0, 15);
 801218e:	e7e0      	b.n	8012152 <StartFastTask+0x16>
 8012190:	20001ab8 	.word	0x20001ab8

08012194 <InitNormalTask>:
#include "normalTask.h"

static osEventFlagsId_t *myEvHdl = NULL;

void InitNormalTask(osEventFlagsId_t *fTEvHnd)
{
 8012194:	b480      	push	{r7}
 8012196:	b083      	sub	sp, #12
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
	myEvHdl = fTEvHnd;
 801219c:	4a04      	ldr	r2, [pc, #16]	; (80121b0 <InitNormalTask+0x1c>)
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	6013      	str	r3, [r2, #0]
}
 80121a2:	bf00      	nop
 80121a4:	370c      	adds	r7, #12
 80121a6:	46bd      	mov	sp, r7
 80121a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ac:	4770      	bx	lr
 80121ae:	bf00      	nop
 80121b0:	20001abc 	.word	0x20001abc

080121b4 <StartNormalTask>:

void StartNormalTask(void *argument)
{
 80121b4:	b580      	push	{r7, lr}
 80121b6:	b084      	sub	sp, #16
 80121b8:	af00      	add	r7, sp, #0
 80121ba:	6078      	str	r0, [r7, #4]
	uint32_t tim=0;
 80121bc:	2300      	movs	r3, #0
 80121be:	60fb      	str	r3, [r7, #12]
	while(!myEvHdl)
 80121c0:	bf00      	nop
 80121c2:	4b11      	ldr	r3, [pc, #68]	; (8012208 <StartNormalTask+0x54>)
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d0fb      	beq.n	80121c2 <StartNormalTask+0xe>
		;
	/* Infinite loop */
	for(;;)
	{
	    osEventFlagsWait (*myEvHdl , NORMAL_TASK_EVENT, 0, 150);
 80121ca:	4b0f      	ldr	r3, [pc, #60]	; (8012208 <StartNormalTask+0x54>)
 80121cc:	681b      	ldr	r3, [r3, #0]
 80121ce:	6818      	ldr	r0, [r3, #0]
 80121d0:	2396      	movs	r3, #150	; 0x96
 80121d2:	2200      	movs	r2, #0
 80121d4:	2102      	movs	r1, #2
 80121d6:	f7fc fd9f 	bl	800ed18 <osEventFlagsWait>
	    osEventFlagsClear (*myEvHdl , NORMAL_TASK_EVENT);
 80121da:	4b0b      	ldr	r3, [pc, #44]	; (8012208 <StartNormalTask+0x54>)
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	681b      	ldr	r3, [r3, #0]
 80121e0:	2102      	movs	r1, #2
 80121e2:	4618      	mov	r0, r3
 80121e4:	f7fc fd66 	bl	800ecb4 <osEventFlagsClear>
		tim++;
 80121e8:	68fb      	ldr	r3, [r7, #12]
 80121ea:	3301      	adds	r3, #1
 80121ec:	60fb      	str	r3, [r7, #12]
		if(tim >= 10){
 80121ee:	68fb      	ldr	r3, [r7, #12]
 80121f0:	2b09      	cmp	r3, #9
 80121f2:	d9ea      	bls.n	80121ca <StartNormalTask+0x16>
			tim= 0;
 80121f4:	2300      	movs	r3, #0
 80121f6:	60fb      	str	r3, [r7, #12]
			osEventFlagsSet(*myEvHdl, SLOW_TASK_EVENT);
 80121f8:	4b03      	ldr	r3, [pc, #12]	; (8012208 <StartNormalTask+0x54>)
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	2104      	movs	r1, #4
 8012200:	4618      	mov	r0, r3
 8012202:	f7fc fd13 	bl	800ec2c <osEventFlagsSet>
	    osEventFlagsWait (*myEvHdl , NORMAL_TASK_EVENT, 0, 150);
 8012206:	e7e0      	b.n	80121ca <StartNormalTask+0x16>
 8012208:	20001abc 	.word	0x20001abc

0801220c <InitSlowTask>:
#include "slowTask.h"

static osEventFlagsId_t *myEvHdl = NULL;

void InitSlowTask(osEventFlagsId_t *fTEvHnd)
{
 801220c:	b480      	push	{r7}
 801220e:	b083      	sub	sp, #12
 8012210:	af00      	add	r7, sp, #0
 8012212:	6078      	str	r0, [r7, #4]
	myEvHdl = fTEvHnd;
 8012214:	4a04      	ldr	r2, [pc, #16]	; (8012228 <InitSlowTask+0x1c>)
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	6013      	str	r3, [r2, #0]
}
 801221a:	bf00      	nop
 801221c:	370c      	adds	r7, #12
 801221e:	46bd      	mov	sp, r7
 8012220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012224:	4770      	bx	lr
 8012226:	bf00      	nop
 8012228:	20001ac0 	.word	0x20001ac0

0801222c <StartSlowTask>:


void StartSlowTask(void *argument)
{
 801222c:	b580      	push	{r7, lr}
 801222e:	b082      	sub	sp, #8
 8012230:	af00      	add	r7, sp, #0
 8012232:	6078      	str	r0, [r7, #4]
	while(!myEvHdl)
 8012234:	bf00      	nop
 8012236:	4b0c      	ldr	r3, [pc, #48]	; (8012268 <StartSlowTask+0x3c>)
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	2b00      	cmp	r3, #0
 801223c:	d0fb      	beq.n	8012236 <StartSlowTask+0xa>
		;
	/* Infinite loop */
	for(;;)
	{
	    osEventFlagsWait (*myEvHdl , SLOW_TASK_EVENT, 0, 1500);
 801223e:	4b0a      	ldr	r3, [pc, #40]	; (8012268 <StartSlowTask+0x3c>)
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	6818      	ldr	r0, [r3, #0]
 8012244:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8012248:	2200      	movs	r2, #0
 801224a:	2104      	movs	r1, #4
 801224c:	f7fc fd64 	bl	800ed18 <osEventFlagsWait>
	    osEventFlagsClear (*myEvHdl , SLOW_TASK_EVENT);
 8012250:	4b05      	ldr	r3, [pc, #20]	; (8012268 <StartSlowTask+0x3c>)
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	681b      	ldr	r3, [r3, #0]
 8012256:	2104      	movs	r1, #4
 8012258:	4618      	mov	r0, r3
 801225a:	f7fc fd2b 	bl	800ecb4 <osEventFlagsClear>

		HAL_GPIO_TogglePin(USER_LED_GPIO_Port,USER_LED_Pin);
 801225e:	2104      	movs	r1, #4
 8012260:	4802      	ldr	r0, [pc, #8]	; (801226c <StartSlowTask+0x40>)
 8012262:	f7f1 fa39 	bl	80036d8 <HAL_GPIO_TogglePin>
	    osEventFlagsWait (*myEvHdl , SLOW_TASK_EVENT, 0, 1500);
 8012266:	e7ea      	b.n	801223e <StartSlowTask+0x12>
 8012268:	20001ac0 	.word	0x20001ac0
 801226c:	48001400 	.word	0x48001400

08012270 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012270:	b580      	push	{r7, lr}
 8012272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012274:	2200      	movs	r2, #0
 8012276:	4912      	ldr	r1, [pc, #72]	; (80122c0 <MX_USB_DEVICE_Init+0x50>)
 8012278:	4812      	ldr	r0, [pc, #72]	; (80122c4 <MX_USB_DEVICE_Init+0x54>)
 801227a:	f7fb f935 	bl	800d4e8 <USBD_Init>
 801227e:	4603      	mov	r3, r0
 8012280:	2b00      	cmp	r3, #0
 8012282:	d001      	beq.n	8012288 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012284:	f7ee ffc6 	bl	8001214 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012288:	490f      	ldr	r1, [pc, #60]	; (80122c8 <MX_USB_DEVICE_Init+0x58>)
 801228a:	480e      	ldr	r0, [pc, #56]	; (80122c4 <MX_USB_DEVICE_Init+0x54>)
 801228c:	f7fb f95c 	bl	800d548 <USBD_RegisterClass>
 8012290:	4603      	mov	r3, r0
 8012292:	2b00      	cmp	r3, #0
 8012294:	d001      	beq.n	801229a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012296:	f7ee ffbd 	bl	8001214 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801229a:	490c      	ldr	r1, [pc, #48]	; (80122cc <MX_USB_DEVICE_Init+0x5c>)
 801229c:	4809      	ldr	r0, [pc, #36]	; (80122c4 <MX_USB_DEVICE_Init+0x54>)
 801229e:	f7fb f8ad 	bl	800d3fc <USBD_CDC_RegisterInterface>
 80122a2:	4603      	mov	r3, r0
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d001      	beq.n	80122ac <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80122a8:	f7ee ffb4 	bl	8001214 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80122ac:	4805      	ldr	r0, [pc, #20]	; (80122c4 <MX_USB_DEVICE_Init+0x54>)
 80122ae:	f7fb f972 	bl	800d596 <USBD_Start>
 80122b2:	4603      	mov	r3, r0
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d001      	beq.n	80122bc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80122b8:	f7ee ffac 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80122bc:	bf00      	nop
 80122be:	bd80      	pop	{r7, pc}
 80122c0:	20000134 	.word	0x20000134
 80122c4:	20002e44 	.word	0x20002e44
 80122c8:	20000018 	.word	0x20000018
 80122cc:	20000120 	.word	0x20000120

080122d0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80122d4:	2200      	movs	r2, #0
 80122d6:	4905      	ldr	r1, [pc, #20]	; (80122ec <CDC_Init_FS+0x1c>)
 80122d8:	4805      	ldr	r0, [pc, #20]	; (80122f0 <CDC_Init_FS+0x20>)
 80122da:	f7fb f8a4 	bl	800d426 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80122de:	4905      	ldr	r1, [pc, #20]	; (80122f4 <CDC_Init_FS+0x24>)
 80122e0:	4803      	ldr	r0, [pc, #12]	; (80122f0 <CDC_Init_FS+0x20>)
 80122e2:	f7fb f8be 	bl	800d462 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80122e6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80122e8:	4618      	mov	r0, r3
 80122ea:	bd80      	pop	{r7, pc}
 80122ec:	20003914 	.word	0x20003914
 80122f0:	20002e44 	.word	0x20002e44
 80122f4:	20003114 	.word	0x20003114

080122f8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80122f8:	b480      	push	{r7}
 80122fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80122fc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80122fe:	4618      	mov	r0, r3
 8012300:	46bd      	mov	sp, r7
 8012302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012306:	4770      	bx	lr

08012308 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012308:	b480      	push	{r7}
 801230a:	b083      	sub	sp, #12
 801230c:	af00      	add	r7, sp, #0
 801230e:	4603      	mov	r3, r0
 8012310:	6039      	str	r1, [r7, #0]
 8012312:	71fb      	strb	r3, [r7, #7]
 8012314:	4613      	mov	r3, r2
 8012316:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8012318:	79fb      	ldrb	r3, [r7, #7]
 801231a:	2b23      	cmp	r3, #35	; 0x23
 801231c:	d84a      	bhi.n	80123b4 <CDC_Control_FS+0xac>
 801231e:	a201      	add	r2, pc, #4	; (adr r2, 8012324 <CDC_Control_FS+0x1c>)
 8012320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012324:	080123b5 	.word	0x080123b5
 8012328:	080123b5 	.word	0x080123b5
 801232c:	080123b5 	.word	0x080123b5
 8012330:	080123b5 	.word	0x080123b5
 8012334:	080123b5 	.word	0x080123b5
 8012338:	080123b5 	.word	0x080123b5
 801233c:	080123b5 	.word	0x080123b5
 8012340:	080123b5 	.word	0x080123b5
 8012344:	080123b5 	.word	0x080123b5
 8012348:	080123b5 	.word	0x080123b5
 801234c:	080123b5 	.word	0x080123b5
 8012350:	080123b5 	.word	0x080123b5
 8012354:	080123b5 	.word	0x080123b5
 8012358:	080123b5 	.word	0x080123b5
 801235c:	080123b5 	.word	0x080123b5
 8012360:	080123b5 	.word	0x080123b5
 8012364:	080123b5 	.word	0x080123b5
 8012368:	080123b5 	.word	0x080123b5
 801236c:	080123b5 	.word	0x080123b5
 8012370:	080123b5 	.word	0x080123b5
 8012374:	080123b5 	.word	0x080123b5
 8012378:	080123b5 	.word	0x080123b5
 801237c:	080123b5 	.word	0x080123b5
 8012380:	080123b5 	.word	0x080123b5
 8012384:	080123b5 	.word	0x080123b5
 8012388:	080123b5 	.word	0x080123b5
 801238c:	080123b5 	.word	0x080123b5
 8012390:	080123b5 	.word	0x080123b5
 8012394:	080123b5 	.word	0x080123b5
 8012398:	080123b5 	.word	0x080123b5
 801239c:	080123b5 	.word	0x080123b5
 80123a0:	080123b5 	.word	0x080123b5
 80123a4:	080123b5 	.word	0x080123b5
 80123a8:	080123b5 	.word	0x080123b5
 80123ac:	080123b5 	.word	0x080123b5
 80123b0:	080123b5 	.word	0x080123b5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80123b4:	bf00      	nop
  }

  return (USBD_OK);
 80123b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80123b8:	4618      	mov	r0, r3
 80123ba:	370c      	adds	r7, #12
 80123bc:	46bd      	mov	sp, r7
 80123be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123c2:	4770      	bx	lr

080123c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80123c4:	b580      	push	{r7, lr}
 80123c6:	b082      	sub	sp, #8
 80123c8:	af00      	add	r7, sp, #0
 80123ca:	6078      	str	r0, [r7, #4]
 80123cc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80123ce:	6879      	ldr	r1, [r7, #4]
 80123d0:	4805      	ldr	r0, [pc, #20]	; (80123e8 <CDC_Receive_FS+0x24>)
 80123d2:	f7fb f846 	bl	800d462 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80123d6:	4804      	ldr	r0, [pc, #16]	; (80123e8 <CDC_Receive_FS+0x24>)
 80123d8:	f7fb f85c 	bl	800d494 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80123dc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80123de:	4618      	mov	r0, r3
 80123e0:	3708      	adds	r7, #8
 80123e2:	46bd      	mov	sp, r7
 80123e4:	bd80      	pop	{r7, pc}
 80123e6:	bf00      	nop
 80123e8:	20002e44 	.word	0x20002e44

080123ec <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80123ec:	b480      	push	{r7}
 80123ee:	b087      	sub	sp, #28
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	60f8      	str	r0, [r7, #12]
 80123f4:	60b9      	str	r1, [r7, #8]
 80123f6:	4613      	mov	r3, r2
 80123f8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80123fa:	2300      	movs	r3, #0
 80123fc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80123fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012402:	4618      	mov	r0, r3
 8012404:	371c      	adds	r7, #28
 8012406:	46bd      	mov	sp, r7
 8012408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801240c:	4770      	bx	lr
	...

08012410 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012410:	b480      	push	{r7}
 8012412:	b083      	sub	sp, #12
 8012414:	af00      	add	r7, sp, #0
 8012416:	4603      	mov	r3, r0
 8012418:	6039      	str	r1, [r7, #0]
 801241a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801241c:	683b      	ldr	r3, [r7, #0]
 801241e:	2212      	movs	r2, #18
 8012420:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012422:	4b03      	ldr	r3, [pc, #12]	; (8012430 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012424:	4618      	mov	r0, r3
 8012426:	370c      	adds	r7, #12
 8012428:	46bd      	mov	sp, r7
 801242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801242e:	4770      	bx	lr
 8012430:	20000154 	.word	0x20000154

08012434 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012434:	b480      	push	{r7}
 8012436:	b083      	sub	sp, #12
 8012438:	af00      	add	r7, sp, #0
 801243a:	4603      	mov	r3, r0
 801243c:	6039      	str	r1, [r7, #0]
 801243e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012440:	683b      	ldr	r3, [r7, #0]
 8012442:	2204      	movs	r2, #4
 8012444:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012446:	4b03      	ldr	r3, [pc, #12]	; (8012454 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012448:	4618      	mov	r0, r3
 801244a:	370c      	adds	r7, #12
 801244c:	46bd      	mov	sp, r7
 801244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012452:	4770      	bx	lr
 8012454:	20000174 	.word	0x20000174

08012458 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012458:	b580      	push	{r7, lr}
 801245a:	b082      	sub	sp, #8
 801245c:	af00      	add	r7, sp, #0
 801245e:	4603      	mov	r3, r0
 8012460:	6039      	str	r1, [r7, #0]
 8012462:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012464:	79fb      	ldrb	r3, [r7, #7]
 8012466:	2b00      	cmp	r3, #0
 8012468:	d105      	bne.n	8012476 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801246a:	683a      	ldr	r2, [r7, #0]
 801246c:	4907      	ldr	r1, [pc, #28]	; (801248c <USBD_FS_ProductStrDescriptor+0x34>)
 801246e:	4808      	ldr	r0, [pc, #32]	; (8012490 <USBD_FS_ProductStrDescriptor+0x38>)
 8012470:	f7fc f8ed 	bl	800e64e <USBD_GetString>
 8012474:	e004      	b.n	8012480 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012476:	683a      	ldr	r2, [r7, #0]
 8012478:	4904      	ldr	r1, [pc, #16]	; (801248c <USBD_FS_ProductStrDescriptor+0x34>)
 801247a:	4805      	ldr	r0, [pc, #20]	; (8012490 <USBD_FS_ProductStrDescriptor+0x38>)
 801247c:	f7fc f8e7 	bl	800e64e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012480:	4b02      	ldr	r3, [pc, #8]	; (801248c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012482:	4618      	mov	r0, r3
 8012484:	3708      	adds	r7, #8
 8012486:	46bd      	mov	sp, r7
 8012488:	bd80      	pop	{r7, pc}
 801248a:	bf00      	nop
 801248c:	20004114 	.word	0x20004114
 8012490:	08012f60 	.word	0x08012f60

08012494 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012494:	b580      	push	{r7, lr}
 8012496:	b082      	sub	sp, #8
 8012498:	af00      	add	r7, sp, #0
 801249a:	4603      	mov	r3, r0
 801249c:	6039      	str	r1, [r7, #0]
 801249e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80124a0:	683a      	ldr	r2, [r7, #0]
 80124a2:	4904      	ldr	r1, [pc, #16]	; (80124b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80124a4:	4804      	ldr	r0, [pc, #16]	; (80124b8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80124a6:	f7fc f8d2 	bl	800e64e <USBD_GetString>
  return USBD_StrDesc;
 80124aa:	4b02      	ldr	r3, [pc, #8]	; (80124b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80124ac:	4618      	mov	r0, r3
 80124ae:	3708      	adds	r7, #8
 80124b0:	46bd      	mov	sp, r7
 80124b2:	bd80      	pop	{r7, pc}
 80124b4:	20004114 	.word	0x20004114
 80124b8:	08012f78 	.word	0x08012f78

080124bc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80124bc:	b580      	push	{r7, lr}
 80124be:	b082      	sub	sp, #8
 80124c0:	af00      	add	r7, sp, #0
 80124c2:	4603      	mov	r3, r0
 80124c4:	6039      	str	r1, [r7, #0]
 80124c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80124c8:	683b      	ldr	r3, [r7, #0]
 80124ca:	221a      	movs	r2, #26
 80124cc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80124ce:	f000 f855 	bl	801257c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80124d2:	4b02      	ldr	r3, [pc, #8]	; (80124dc <USBD_FS_SerialStrDescriptor+0x20>)
}
 80124d4:	4618      	mov	r0, r3
 80124d6:	3708      	adds	r7, #8
 80124d8:	46bd      	mov	sp, r7
 80124da:	bd80      	pop	{r7, pc}
 80124dc:	20000178 	.word	0x20000178

080124e0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80124e0:	b580      	push	{r7, lr}
 80124e2:	b082      	sub	sp, #8
 80124e4:	af00      	add	r7, sp, #0
 80124e6:	4603      	mov	r3, r0
 80124e8:	6039      	str	r1, [r7, #0]
 80124ea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80124ec:	79fb      	ldrb	r3, [r7, #7]
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d105      	bne.n	80124fe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80124f2:	683a      	ldr	r2, [r7, #0]
 80124f4:	4907      	ldr	r1, [pc, #28]	; (8012514 <USBD_FS_ConfigStrDescriptor+0x34>)
 80124f6:	4808      	ldr	r0, [pc, #32]	; (8012518 <USBD_FS_ConfigStrDescriptor+0x38>)
 80124f8:	f7fc f8a9 	bl	800e64e <USBD_GetString>
 80124fc:	e004      	b.n	8012508 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80124fe:	683a      	ldr	r2, [r7, #0]
 8012500:	4904      	ldr	r1, [pc, #16]	; (8012514 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012502:	4805      	ldr	r0, [pc, #20]	; (8012518 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012504:	f7fc f8a3 	bl	800e64e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012508:	4b02      	ldr	r3, [pc, #8]	; (8012514 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801250a:	4618      	mov	r0, r3
 801250c:	3708      	adds	r7, #8
 801250e:	46bd      	mov	sp, r7
 8012510:	bd80      	pop	{r7, pc}
 8012512:	bf00      	nop
 8012514:	20004114 	.word	0x20004114
 8012518:	08012f8c 	.word	0x08012f8c

0801251c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801251c:	b580      	push	{r7, lr}
 801251e:	b082      	sub	sp, #8
 8012520:	af00      	add	r7, sp, #0
 8012522:	4603      	mov	r3, r0
 8012524:	6039      	str	r1, [r7, #0]
 8012526:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012528:	79fb      	ldrb	r3, [r7, #7]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d105      	bne.n	801253a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801252e:	683a      	ldr	r2, [r7, #0]
 8012530:	4907      	ldr	r1, [pc, #28]	; (8012550 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012532:	4808      	ldr	r0, [pc, #32]	; (8012554 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012534:	f7fc f88b 	bl	800e64e <USBD_GetString>
 8012538:	e004      	b.n	8012544 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801253a:	683a      	ldr	r2, [r7, #0]
 801253c:	4904      	ldr	r1, [pc, #16]	; (8012550 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801253e:	4805      	ldr	r0, [pc, #20]	; (8012554 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012540:	f7fc f885 	bl	800e64e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012544:	4b02      	ldr	r3, [pc, #8]	; (8012550 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012546:	4618      	mov	r0, r3
 8012548:	3708      	adds	r7, #8
 801254a:	46bd      	mov	sp, r7
 801254c:	bd80      	pop	{r7, pc}
 801254e:	bf00      	nop
 8012550:	20004114 	.word	0x20004114
 8012554:	08012f98 	.word	0x08012f98

08012558 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012558:	b480      	push	{r7}
 801255a:	b083      	sub	sp, #12
 801255c:	af00      	add	r7, sp, #0
 801255e:	4603      	mov	r3, r0
 8012560:	6039      	str	r1, [r7, #0]
 8012562:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8012564:	683b      	ldr	r3, [r7, #0]
 8012566:	220c      	movs	r2, #12
 8012568:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 801256a:	4b03      	ldr	r3, [pc, #12]	; (8012578 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 801256c:	4618      	mov	r0, r3
 801256e:	370c      	adds	r7, #12
 8012570:	46bd      	mov	sp, r7
 8012572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012576:	4770      	bx	lr
 8012578:	20000168 	.word	0x20000168

0801257c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801257c:	b580      	push	{r7, lr}
 801257e:	b084      	sub	sp, #16
 8012580:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012582:	4b0f      	ldr	r3, [pc, #60]	; (80125c0 <Get_SerialNum+0x44>)
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012588:	4b0e      	ldr	r3, [pc, #56]	; (80125c4 <Get_SerialNum+0x48>)
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801258e:	4b0e      	ldr	r3, [pc, #56]	; (80125c8 <Get_SerialNum+0x4c>)
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012594:	68fa      	ldr	r2, [r7, #12]
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	4413      	add	r3, r2
 801259a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d009      	beq.n	80125b6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80125a2:	2208      	movs	r2, #8
 80125a4:	4909      	ldr	r1, [pc, #36]	; (80125cc <Get_SerialNum+0x50>)
 80125a6:	68f8      	ldr	r0, [r7, #12]
 80125a8:	f000 f814 	bl	80125d4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80125ac:	2204      	movs	r2, #4
 80125ae:	4908      	ldr	r1, [pc, #32]	; (80125d0 <Get_SerialNum+0x54>)
 80125b0:	68b8      	ldr	r0, [r7, #8]
 80125b2:	f000 f80f 	bl	80125d4 <IntToUnicode>
  }
}
 80125b6:	bf00      	nop
 80125b8:	3710      	adds	r7, #16
 80125ba:	46bd      	mov	sp, r7
 80125bc:	bd80      	pop	{r7, pc}
 80125be:	bf00      	nop
 80125c0:	1fff7590 	.word	0x1fff7590
 80125c4:	1fff7594 	.word	0x1fff7594
 80125c8:	1fff7598 	.word	0x1fff7598
 80125cc:	2000017a 	.word	0x2000017a
 80125d0:	2000018a 	.word	0x2000018a

080125d4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80125d4:	b480      	push	{r7}
 80125d6:	b087      	sub	sp, #28
 80125d8:	af00      	add	r7, sp, #0
 80125da:	60f8      	str	r0, [r7, #12]
 80125dc:	60b9      	str	r1, [r7, #8]
 80125de:	4613      	mov	r3, r2
 80125e0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80125e2:	2300      	movs	r3, #0
 80125e4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80125e6:	2300      	movs	r3, #0
 80125e8:	75fb      	strb	r3, [r7, #23]
 80125ea:	e027      	b.n	801263c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	0f1b      	lsrs	r3, r3, #28
 80125f0:	2b09      	cmp	r3, #9
 80125f2:	d80b      	bhi.n	801260c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	0f1b      	lsrs	r3, r3, #28
 80125f8:	b2da      	uxtb	r2, r3
 80125fa:	7dfb      	ldrb	r3, [r7, #23]
 80125fc:	005b      	lsls	r3, r3, #1
 80125fe:	4619      	mov	r1, r3
 8012600:	68bb      	ldr	r3, [r7, #8]
 8012602:	440b      	add	r3, r1
 8012604:	3230      	adds	r2, #48	; 0x30
 8012606:	b2d2      	uxtb	r2, r2
 8012608:	701a      	strb	r2, [r3, #0]
 801260a:	e00a      	b.n	8012622 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	0f1b      	lsrs	r3, r3, #28
 8012610:	b2da      	uxtb	r2, r3
 8012612:	7dfb      	ldrb	r3, [r7, #23]
 8012614:	005b      	lsls	r3, r3, #1
 8012616:	4619      	mov	r1, r3
 8012618:	68bb      	ldr	r3, [r7, #8]
 801261a:	440b      	add	r3, r1
 801261c:	3237      	adds	r2, #55	; 0x37
 801261e:	b2d2      	uxtb	r2, r2
 8012620:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	011b      	lsls	r3, r3, #4
 8012626:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012628:	7dfb      	ldrb	r3, [r7, #23]
 801262a:	005b      	lsls	r3, r3, #1
 801262c:	3301      	adds	r3, #1
 801262e:	68ba      	ldr	r2, [r7, #8]
 8012630:	4413      	add	r3, r2
 8012632:	2200      	movs	r2, #0
 8012634:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012636:	7dfb      	ldrb	r3, [r7, #23]
 8012638:	3301      	adds	r3, #1
 801263a:	75fb      	strb	r3, [r7, #23]
 801263c:	7dfa      	ldrb	r2, [r7, #23]
 801263e:	79fb      	ldrb	r3, [r7, #7]
 8012640:	429a      	cmp	r2, r3
 8012642:	d3d3      	bcc.n	80125ec <IntToUnicode+0x18>
  }
}
 8012644:	bf00      	nop
 8012646:	bf00      	nop
 8012648:	371c      	adds	r7, #28
 801264a:	46bd      	mov	sp, r7
 801264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012650:	4770      	bx	lr
	...

08012654 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b08a      	sub	sp, #40	; 0x28
 8012658:	af00      	add	r7, sp, #0
 801265a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801265c:	f107 0314 	add.w	r3, r7, #20
 8012660:	2200      	movs	r2, #0
 8012662:	601a      	str	r2, [r3, #0]
 8012664:	605a      	str	r2, [r3, #4]
 8012666:	609a      	str	r2, [r3, #8]
 8012668:	60da      	str	r2, [r3, #12]
 801266a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012674:	d14e      	bne.n	8012714 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012676:	4b29      	ldr	r3, [pc, #164]	; (801271c <HAL_PCD_MspInit+0xc8>)
 8012678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801267a:	4a28      	ldr	r2, [pc, #160]	; (801271c <HAL_PCD_MspInit+0xc8>)
 801267c:	f043 0301 	orr.w	r3, r3, #1
 8012680:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012682:	4b26      	ldr	r3, [pc, #152]	; (801271c <HAL_PCD_MspInit+0xc8>)
 8012684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012686:	f003 0301 	and.w	r3, r3, #1
 801268a:	613b      	str	r3, [r7, #16]
 801268c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = USB_OTG_DP_Pin|USB_OTG_DM_Pin;
 801268e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8012692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012694:	2302      	movs	r3, #2
 8012696:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012698:	2300      	movs	r3, #0
 801269a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801269c:	2303      	movs	r3, #3
 801269e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80126a0:	230a      	movs	r3, #10
 80126a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80126a4:	f107 0314 	add.w	r3, r7, #20
 80126a8:	4619      	mov	r1, r3
 80126aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80126ae:	f7f0 fe51 	bl	8003354 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80126b2:	4b1a      	ldr	r3, [pc, #104]	; (801271c <HAL_PCD_MspInit+0xc8>)
 80126b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80126b6:	4a19      	ldr	r2, [pc, #100]	; (801271c <HAL_PCD_MspInit+0xc8>)
 80126b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80126bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80126be:	4b17      	ldr	r3, [pc, #92]	; (801271c <HAL_PCD_MspInit+0xc8>)
 80126c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80126c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80126c6:	60fb      	str	r3, [r7, #12]
 80126c8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80126ca:	4b14      	ldr	r3, [pc, #80]	; (801271c <HAL_PCD_MspInit+0xc8>)
 80126cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80126ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80126d2:	2b00      	cmp	r3, #0
 80126d4:	d114      	bne.n	8012700 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80126d6:	4b11      	ldr	r3, [pc, #68]	; (801271c <HAL_PCD_MspInit+0xc8>)
 80126d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80126da:	4a10      	ldr	r2, [pc, #64]	; (801271c <HAL_PCD_MspInit+0xc8>)
 80126dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80126e0:	6593      	str	r3, [r2, #88]	; 0x58
 80126e2:	4b0e      	ldr	r3, [pc, #56]	; (801271c <HAL_PCD_MspInit+0xc8>)
 80126e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80126e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80126ea:	60bb      	str	r3, [r7, #8]
 80126ec:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80126ee:	f7f2 faa7 	bl	8004c40 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80126f2:	4b0a      	ldr	r3, [pc, #40]	; (801271c <HAL_PCD_MspInit+0xc8>)
 80126f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80126f6:	4a09      	ldr	r2, [pc, #36]	; (801271c <HAL_PCD_MspInit+0xc8>)
 80126f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80126fc:	6593      	str	r3, [r2, #88]	; 0x58
 80126fe:	e001      	b.n	8012704 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8012700:	f7f2 fa9e 	bl	8004c40 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8012704:	2200      	movs	r2, #0
 8012706:	2105      	movs	r1, #5
 8012708:	2043      	movs	r0, #67	; 0x43
 801270a:	f7f0 fa13 	bl	8002b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801270e:	2043      	movs	r0, #67	; 0x43
 8012710:	f7f0 fa2c 	bl	8002b6c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012714:	bf00      	nop
 8012716:	3728      	adds	r7, #40	; 0x28
 8012718:	46bd      	mov	sp, r7
 801271a:	bd80      	pop	{r7, pc}
 801271c:	40021000 	.word	0x40021000

08012720 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012720:	b580      	push	{r7, lr}
 8012722:	b082      	sub	sp, #8
 8012724:	af00      	add	r7, sp, #0
 8012726:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8012734:	4619      	mov	r1, r3
 8012736:	4610      	mov	r0, r2
 8012738:	f7fa ff78 	bl	800d62c <USBD_LL_SetupStage>
}
 801273c:	bf00      	nop
 801273e:	3708      	adds	r7, #8
 8012740:	46bd      	mov	sp, r7
 8012742:	bd80      	pop	{r7, pc}

08012744 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012744:	b580      	push	{r7, lr}
 8012746:	b082      	sub	sp, #8
 8012748:	af00      	add	r7, sp, #0
 801274a:	6078      	str	r0, [r7, #4]
 801274c:	460b      	mov	r3, r1
 801274e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8012756:	78fa      	ldrb	r2, [r7, #3]
 8012758:	6879      	ldr	r1, [r7, #4]
 801275a:	4613      	mov	r3, r2
 801275c:	00db      	lsls	r3, r3, #3
 801275e:	1a9b      	subs	r3, r3, r2
 8012760:	009b      	lsls	r3, r3, #2
 8012762:	440b      	add	r3, r1
 8012764:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8012768:	681a      	ldr	r2, [r3, #0]
 801276a:	78fb      	ldrb	r3, [r7, #3]
 801276c:	4619      	mov	r1, r3
 801276e:	f7fa ffb2 	bl	800d6d6 <USBD_LL_DataOutStage>
}
 8012772:	bf00      	nop
 8012774:	3708      	adds	r7, #8
 8012776:	46bd      	mov	sp, r7
 8012778:	bd80      	pop	{r7, pc}

0801277a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801277a:	b580      	push	{r7, lr}
 801277c:	b082      	sub	sp, #8
 801277e:	af00      	add	r7, sp, #0
 8012780:	6078      	str	r0, [r7, #4]
 8012782:	460b      	mov	r3, r1
 8012784:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801278c:	78fa      	ldrb	r2, [r7, #3]
 801278e:	6879      	ldr	r1, [r7, #4]
 8012790:	4613      	mov	r3, r2
 8012792:	00db      	lsls	r3, r3, #3
 8012794:	1a9b      	subs	r3, r3, r2
 8012796:	009b      	lsls	r3, r3, #2
 8012798:	440b      	add	r3, r1
 801279a:	3348      	adds	r3, #72	; 0x48
 801279c:	681a      	ldr	r2, [r3, #0]
 801279e:	78fb      	ldrb	r3, [r7, #3]
 80127a0:	4619      	mov	r1, r3
 80127a2:	f7fa fffb 	bl	800d79c <USBD_LL_DataInStage>
}
 80127a6:	bf00      	nop
 80127a8:	3708      	adds	r7, #8
 80127aa:	46bd      	mov	sp, r7
 80127ac:	bd80      	pop	{r7, pc}

080127ae <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80127ae:	b580      	push	{r7, lr}
 80127b0:	b082      	sub	sp, #8
 80127b2:	af00      	add	r7, sp, #0
 80127b4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80127bc:	4618      	mov	r0, r3
 80127be:	f7fb f90f 	bl	800d9e0 <USBD_LL_SOF>
}
 80127c2:	bf00      	nop
 80127c4:	3708      	adds	r7, #8
 80127c6:	46bd      	mov	sp, r7
 80127c8:	bd80      	pop	{r7, pc}

080127ca <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80127ca:	b580      	push	{r7, lr}
 80127cc:	b084      	sub	sp, #16
 80127ce:	af00      	add	r7, sp, #0
 80127d0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80127d2:	2301      	movs	r3, #1
 80127d4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	68db      	ldr	r3, [r3, #12]
 80127da:	2b02      	cmp	r3, #2
 80127dc:	d001      	beq.n	80127e2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80127de:	f7ee fd19 	bl	8001214 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80127e8:	7bfa      	ldrb	r2, [r7, #15]
 80127ea:	4611      	mov	r1, r2
 80127ec:	4618      	mov	r0, r3
 80127ee:	f7fb f8b9 	bl	800d964 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80127f8:	4618      	mov	r0, r3
 80127fa:	f7fb f865 	bl	800d8c8 <USBD_LL_Reset>
}
 80127fe:	bf00      	nop
 8012800:	3710      	adds	r7, #16
 8012802:	46bd      	mov	sp, r7
 8012804:	bd80      	pop	{r7, pc}
	...

08012808 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012808:	b580      	push	{r7, lr}
 801280a:	b082      	sub	sp, #8
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	681b      	ldr	r3, [r3, #0]
 8012814:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	687a      	ldr	r2, [r7, #4]
 801281c:	6812      	ldr	r2, [r2, #0]
 801281e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012822:	f043 0301 	orr.w	r3, r3, #1
 8012826:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801282e:	4618      	mov	r0, r3
 8012830:	f7fb f8a8 	bl	800d984 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	6a1b      	ldr	r3, [r3, #32]
 8012838:	2b00      	cmp	r3, #0
 801283a:	d005      	beq.n	8012848 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801283c:	4b04      	ldr	r3, [pc, #16]	; (8012850 <HAL_PCD_SuspendCallback+0x48>)
 801283e:	691b      	ldr	r3, [r3, #16]
 8012840:	4a03      	ldr	r2, [pc, #12]	; (8012850 <HAL_PCD_SuspendCallback+0x48>)
 8012842:	f043 0306 	orr.w	r3, r3, #6
 8012846:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012848:	bf00      	nop
 801284a:	3708      	adds	r7, #8
 801284c:	46bd      	mov	sp, r7
 801284e:	bd80      	pop	{r7, pc}
 8012850:	e000ed00 	.word	0xe000ed00

08012854 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012854:	b580      	push	{r7, lr}
 8012856:	b082      	sub	sp, #8
 8012858:	af00      	add	r7, sp, #0
 801285a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	687a      	ldr	r2, [r7, #4]
 8012868:	6812      	ldr	r2, [r2, #0]
 801286a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801286e:	f023 0301 	bic.w	r3, r3, #1
 8012872:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	6a1b      	ldr	r3, [r3, #32]
 8012878:	2b00      	cmp	r3, #0
 801287a:	d007      	beq.n	801288c <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801287c:	4b08      	ldr	r3, [pc, #32]	; (80128a0 <HAL_PCD_ResumeCallback+0x4c>)
 801287e:	691b      	ldr	r3, [r3, #16]
 8012880:	4a07      	ldr	r2, [pc, #28]	; (80128a0 <HAL_PCD_ResumeCallback+0x4c>)
 8012882:	f023 0306 	bic.w	r3, r3, #6
 8012886:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8012888:	f000 faf4 	bl	8012e74 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012892:	4618      	mov	r0, r3
 8012894:	f7fb f88c 	bl	800d9b0 <USBD_LL_Resume>
}
 8012898:	bf00      	nop
 801289a:	3708      	adds	r7, #8
 801289c:	46bd      	mov	sp, r7
 801289e:	bd80      	pop	{r7, pc}
 80128a0:	e000ed00 	.word	0xe000ed00

080128a4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80128a4:	b580      	push	{r7, lr}
 80128a6:	b082      	sub	sp, #8
 80128a8:	af00      	add	r7, sp, #0
 80128aa:	6078      	str	r0, [r7, #4]
 80128ac:	460b      	mov	r3, r1
 80128ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80128b6:	78fa      	ldrb	r2, [r7, #3]
 80128b8:	4611      	mov	r1, r2
 80128ba:	4618      	mov	r0, r3
 80128bc:	f7fb f8d8 	bl	800da70 <USBD_LL_IsoOUTIncomplete>
}
 80128c0:	bf00      	nop
 80128c2:	3708      	adds	r7, #8
 80128c4:	46bd      	mov	sp, r7
 80128c6:	bd80      	pop	{r7, pc}

080128c8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80128c8:	b580      	push	{r7, lr}
 80128ca:	b082      	sub	sp, #8
 80128cc:	af00      	add	r7, sp, #0
 80128ce:	6078      	str	r0, [r7, #4]
 80128d0:	460b      	mov	r3, r1
 80128d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80128da:	78fa      	ldrb	r2, [r7, #3]
 80128dc:	4611      	mov	r1, r2
 80128de:	4618      	mov	r0, r3
 80128e0:	f7fb f8a0 	bl	800da24 <USBD_LL_IsoINIncomplete>
}
 80128e4:	bf00      	nop
 80128e6:	3708      	adds	r7, #8
 80128e8:	46bd      	mov	sp, r7
 80128ea:	bd80      	pop	{r7, pc}

080128ec <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80128ec:	b580      	push	{r7, lr}
 80128ee:	b082      	sub	sp, #8
 80128f0:	af00      	add	r7, sp, #0
 80128f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80128fa:	4618      	mov	r0, r3
 80128fc:	f7fb f8de 	bl	800dabc <USBD_LL_DevConnected>
}
 8012900:	bf00      	nop
 8012902:	3708      	adds	r7, #8
 8012904:	46bd      	mov	sp, r7
 8012906:	bd80      	pop	{r7, pc}

08012908 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012908:	b580      	push	{r7, lr}
 801290a:	b082      	sub	sp, #8
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012916:	4618      	mov	r0, r3
 8012918:	f7fb f8db 	bl	800dad2 <USBD_LL_DevDisconnected>
}
 801291c:	bf00      	nop
 801291e:	3708      	adds	r7, #8
 8012920:	46bd      	mov	sp, r7
 8012922:	bd80      	pop	{r7, pc}

08012924 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012924:	b580      	push	{r7, lr}
 8012926:	b082      	sub	sp, #8
 8012928:	af00      	add	r7, sp, #0
 801292a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	781b      	ldrb	r3, [r3, #0]
 8012930:	2b00      	cmp	r3, #0
 8012932:	d139      	bne.n	80129a8 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8012934:	4a1f      	ldr	r2, [pc, #124]	; (80129b4 <USBD_LL_Init+0x90>)
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	4a1d      	ldr	r2, [pc, #116]	; (80129b4 <USBD_LL_Init+0x90>)
 8012940:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8012944:	4b1b      	ldr	r3, [pc, #108]	; (80129b4 <USBD_LL_Init+0x90>)
 8012946:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801294a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801294c:	4b19      	ldr	r3, [pc, #100]	; (80129b4 <USBD_LL_Init+0x90>)
 801294e:	2206      	movs	r2, #6
 8012950:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8012952:	4b18      	ldr	r3, [pc, #96]	; (80129b4 <USBD_LL_Init+0x90>)
 8012954:	2202      	movs	r2, #2
 8012956:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8012958:	4b16      	ldr	r3, [pc, #88]	; (80129b4 <USBD_LL_Init+0x90>)
 801295a:	2200      	movs	r2, #0
 801295c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801295e:	4b15      	ldr	r3, [pc, #84]	; (80129b4 <USBD_LL_Init+0x90>)
 8012960:	2200      	movs	r2, #0
 8012962:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8012964:	4b13      	ldr	r3, [pc, #76]	; (80129b4 <USBD_LL_Init+0x90>)
 8012966:	2200      	movs	r2, #0
 8012968:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 801296a:	4b12      	ldr	r3, [pc, #72]	; (80129b4 <USBD_LL_Init+0x90>)
 801296c:	2201      	movs	r2, #1
 801296e:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8012970:	4b10      	ldr	r3, [pc, #64]	; (80129b4 <USBD_LL_Init+0x90>)
 8012972:	2200      	movs	r2, #0
 8012974:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8012976:	4b0f      	ldr	r3, [pc, #60]	; (80129b4 <USBD_LL_Init+0x90>)
 8012978:	2200      	movs	r2, #0
 801297a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801297c:	480d      	ldr	r0, [pc, #52]	; (80129b4 <USBD_LL_Init+0x90>)
 801297e:	f7f0 ffeb 	bl	8003958 <HAL_PCD_Init>
 8012982:	4603      	mov	r3, r0
 8012984:	2b00      	cmp	r3, #0
 8012986:	d001      	beq.n	801298c <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8012988:	f7ee fc44 	bl	8001214 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801298c:	2180      	movs	r1, #128	; 0x80
 801298e:	4809      	ldr	r0, [pc, #36]	; (80129b4 <USBD_LL_Init+0x90>)
 8012990:	f7f2 f84d 	bl	8004a2e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8012994:	2240      	movs	r2, #64	; 0x40
 8012996:	2100      	movs	r1, #0
 8012998:	4806      	ldr	r0, [pc, #24]	; (80129b4 <USBD_LL_Init+0x90>)
 801299a:	f7f2 f801 	bl	80049a0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801299e:	2280      	movs	r2, #128	; 0x80
 80129a0:	2101      	movs	r1, #1
 80129a2:	4804      	ldr	r0, [pc, #16]	; (80129b4 <USBD_LL_Init+0x90>)
 80129a4:	f7f1 fffc 	bl	80049a0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80129a8:	2300      	movs	r3, #0
}
 80129aa:	4618      	mov	r0, r3
 80129ac:	3708      	adds	r7, #8
 80129ae:	46bd      	mov	sp, r7
 80129b0:	bd80      	pop	{r7, pc}
 80129b2:	bf00      	nop
 80129b4:	20004314 	.word	0x20004314

080129b8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80129b8:	b580      	push	{r7, lr}
 80129ba:	b084      	sub	sp, #16
 80129bc:	af00      	add	r7, sp, #0
 80129be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80129c0:	2300      	movs	r3, #0
 80129c2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80129c4:	2300      	movs	r3, #0
 80129c6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80129ce:	4618      	mov	r0, r3
 80129d0:	f7f1 f8e6 	bl	8003ba0 <HAL_PCD_Start>
 80129d4:	4603      	mov	r3, r0
 80129d6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80129d8:	7bbb      	ldrb	r3, [r7, #14]
 80129da:	2b03      	cmp	r3, #3
 80129dc:	d816      	bhi.n	8012a0c <USBD_LL_Start+0x54>
 80129de:	a201      	add	r2, pc, #4	; (adr r2, 80129e4 <USBD_LL_Start+0x2c>)
 80129e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129e4:	080129f5 	.word	0x080129f5
 80129e8:	080129fb 	.word	0x080129fb
 80129ec:	08012a01 	.word	0x08012a01
 80129f0:	08012a07 	.word	0x08012a07
    case HAL_OK :
      usb_status = USBD_OK;
 80129f4:	2300      	movs	r3, #0
 80129f6:	73fb      	strb	r3, [r7, #15]
    break;
 80129f8:	e00b      	b.n	8012a12 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80129fa:	2303      	movs	r3, #3
 80129fc:	73fb      	strb	r3, [r7, #15]
    break;
 80129fe:	e008      	b.n	8012a12 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012a00:	2301      	movs	r3, #1
 8012a02:	73fb      	strb	r3, [r7, #15]
    break;
 8012a04:	e005      	b.n	8012a12 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012a06:	2303      	movs	r3, #3
 8012a08:	73fb      	strb	r3, [r7, #15]
    break;
 8012a0a:	e002      	b.n	8012a12 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8012a0c:	2303      	movs	r3, #3
 8012a0e:	73fb      	strb	r3, [r7, #15]
    break;
 8012a10:	bf00      	nop
  }
  return usb_status;
 8012a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a14:	4618      	mov	r0, r3
 8012a16:	3710      	adds	r7, #16
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	bd80      	pop	{r7, pc}

08012a1c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012a1c:	b580      	push	{r7, lr}
 8012a1e:	b084      	sub	sp, #16
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	6078      	str	r0, [r7, #4]
 8012a24:	4608      	mov	r0, r1
 8012a26:	4611      	mov	r1, r2
 8012a28:	461a      	mov	r2, r3
 8012a2a:	4603      	mov	r3, r0
 8012a2c:	70fb      	strb	r3, [r7, #3]
 8012a2e:	460b      	mov	r3, r1
 8012a30:	70bb      	strb	r3, [r7, #2]
 8012a32:	4613      	mov	r3, r2
 8012a34:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012a36:	2300      	movs	r3, #0
 8012a38:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012a3a:	2300      	movs	r3, #0
 8012a3c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012a44:	78bb      	ldrb	r3, [r7, #2]
 8012a46:	883a      	ldrh	r2, [r7, #0]
 8012a48:	78f9      	ldrb	r1, [r7, #3]
 8012a4a:	f7f1 fca1 	bl	8004390 <HAL_PCD_EP_Open>
 8012a4e:	4603      	mov	r3, r0
 8012a50:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012a52:	7bbb      	ldrb	r3, [r7, #14]
 8012a54:	2b03      	cmp	r3, #3
 8012a56:	d817      	bhi.n	8012a88 <USBD_LL_OpenEP+0x6c>
 8012a58:	a201      	add	r2, pc, #4	; (adr r2, 8012a60 <USBD_LL_OpenEP+0x44>)
 8012a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a5e:	bf00      	nop
 8012a60:	08012a71 	.word	0x08012a71
 8012a64:	08012a77 	.word	0x08012a77
 8012a68:	08012a7d 	.word	0x08012a7d
 8012a6c:	08012a83 	.word	0x08012a83
    case HAL_OK :
      usb_status = USBD_OK;
 8012a70:	2300      	movs	r3, #0
 8012a72:	73fb      	strb	r3, [r7, #15]
    break;
 8012a74:	e00b      	b.n	8012a8e <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012a76:	2303      	movs	r3, #3
 8012a78:	73fb      	strb	r3, [r7, #15]
    break;
 8012a7a:	e008      	b.n	8012a8e <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012a7c:	2301      	movs	r3, #1
 8012a7e:	73fb      	strb	r3, [r7, #15]
    break;
 8012a80:	e005      	b.n	8012a8e <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012a82:	2303      	movs	r3, #3
 8012a84:	73fb      	strb	r3, [r7, #15]
    break;
 8012a86:	e002      	b.n	8012a8e <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8012a88:	2303      	movs	r3, #3
 8012a8a:	73fb      	strb	r3, [r7, #15]
    break;
 8012a8c:	bf00      	nop
  }
  return usb_status;
 8012a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a90:	4618      	mov	r0, r3
 8012a92:	3710      	adds	r7, #16
 8012a94:	46bd      	mov	sp, r7
 8012a96:	bd80      	pop	{r7, pc}

08012a98 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012a98:	b580      	push	{r7, lr}
 8012a9a:	b084      	sub	sp, #16
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	6078      	str	r0, [r7, #4]
 8012aa0:	460b      	mov	r3, r1
 8012aa2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012aa4:	2300      	movs	r3, #0
 8012aa6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012aa8:	2300      	movs	r3, #0
 8012aaa:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012ab2:	78fa      	ldrb	r2, [r7, #3]
 8012ab4:	4611      	mov	r1, r2
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	f7f1 fcd2 	bl	8004460 <HAL_PCD_EP_Close>
 8012abc:	4603      	mov	r3, r0
 8012abe:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012ac0:	7bbb      	ldrb	r3, [r7, #14]
 8012ac2:	2b03      	cmp	r3, #3
 8012ac4:	d816      	bhi.n	8012af4 <USBD_LL_CloseEP+0x5c>
 8012ac6:	a201      	add	r2, pc, #4	; (adr r2, 8012acc <USBD_LL_CloseEP+0x34>)
 8012ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012acc:	08012add 	.word	0x08012add
 8012ad0:	08012ae3 	.word	0x08012ae3
 8012ad4:	08012ae9 	.word	0x08012ae9
 8012ad8:	08012aef 	.word	0x08012aef
    case HAL_OK :
      usb_status = USBD_OK;
 8012adc:	2300      	movs	r3, #0
 8012ade:	73fb      	strb	r3, [r7, #15]
    break;
 8012ae0:	e00b      	b.n	8012afa <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012ae2:	2303      	movs	r3, #3
 8012ae4:	73fb      	strb	r3, [r7, #15]
    break;
 8012ae6:	e008      	b.n	8012afa <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012ae8:	2301      	movs	r3, #1
 8012aea:	73fb      	strb	r3, [r7, #15]
    break;
 8012aec:	e005      	b.n	8012afa <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012aee:	2303      	movs	r3, #3
 8012af0:	73fb      	strb	r3, [r7, #15]
    break;
 8012af2:	e002      	b.n	8012afa <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8012af4:	2303      	movs	r3, #3
 8012af6:	73fb      	strb	r3, [r7, #15]
    break;
 8012af8:	bf00      	nop
  }
  return usb_status;
 8012afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8012afc:	4618      	mov	r0, r3
 8012afe:	3710      	adds	r7, #16
 8012b00:	46bd      	mov	sp, r7
 8012b02:	bd80      	pop	{r7, pc}

08012b04 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012b04:	b580      	push	{r7, lr}
 8012b06:	b084      	sub	sp, #16
 8012b08:	af00      	add	r7, sp, #0
 8012b0a:	6078      	str	r0, [r7, #4]
 8012b0c:	460b      	mov	r3, r1
 8012b0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012b10:	2300      	movs	r3, #0
 8012b12:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012b14:	2300      	movs	r3, #0
 8012b16:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012b1e:	78fa      	ldrb	r2, [r7, #3]
 8012b20:	4611      	mov	r1, r2
 8012b22:	4618      	mov	r0, r3
 8012b24:	f7f1 fd79 	bl	800461a <HAL_PCD_EP_SetStall>
 8012b28:	4603      	mov	r3, r0
 8012b2a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012b2c:	7bbb      	ldrb	r3, [r7, #14]
 8012b2e:	2b03      	cmp	r3, #3
 8012b30:	d816      	bhi.n	8012b60 <USBD_LL_StallEP+0x5c>
 8012b32:	a201      	add	r2, pc, #4	; (adr r2, 8012b38 <USBD_LL_StallEP+0x34>)
 8012b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b38:	08012b49 	.word	0x08012b49
 8012b3c:	08012b4f 	.word	0x08012b4f
 8012b40:	08012b55 	.word	0x08012b55
 8012b44:	08012b5b 	.word	0x08012b5b
    case HAL_OK :
      usb_status = USBD_OK;
 8012b48:	2300      	movs	r3, #0
 8012b4a:	73fb      	strb	r3, [r7, #15]
    break;
 8012b4c:	e00b      	b.n	8012b66 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012b4e:	2303      	movs	r3, #3
 8012b50:	73fb      	strb	r3, [r7, #15]
    break;
 8012b52:	e008      	b.n	8012b66 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012b54:	2301      	movs	r3, #1
 8012b56:	73fb      	strb	r3, [r7, #15]
    break;
 8012b58:	e005      	b.n	8012b66 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012b5a:	2303      	movs	r3, #3
 8012b5c:	73fb      	strb	r3, [r7, #15]
    break;
 8012b5e:	e002      	b.n	8012b66 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8012b60:	2303      	movs	r3, #3
 8012b62:	73fb      	strb	r3, [r7, #15]
    break;
 8012b64:	bf00      	nop
  }
  return usb_status;
 8012b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b68:	4618      	mov	r0, r3
 8012b6a:	3710      	adds	r7, #16
 8012b6c:	46bd      	mov	sp, r7
 8012b6e:	bd80      	pop	{r7, pc}

08012b70 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012b70:	b580      	push	{r7, lr}
 8012b72:	b084      	sub	sp, #16
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
 8012b78:	460b      	mov	r3, r1
 8012b7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012b7c:	2300      	movs	r3, #0
 8012b7e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012b80:	2300      	movs	r3, #0
 8012b82:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012b8a:	78fa      	ldrb	r2, [r7, #3]
 8012b8c:	4611      	mov	r1, r2
 8012b8e:	4618      	mov	r0, r3
 8012b90:	f7f1 fda5 	bl	80046de <HAL_PCD_EP_ClrStall>
 8012b94:	4603      	mov	r3, r0
 8012b96:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012b98:	7bbb      	ldrb	r3, [r7, #14]
 8012b9a:	2b03      	cmp	r3, #3
 8012b9c:	d816      	bhi.n	8012bcc <USBD_LL_ClearStallEP+0x5c>
 8012b9e:	a201      	add	r2, pc, #4	; (adr r2, 8012ba4 <USBD_LL_ClearStallEP+0x34>)
 8012ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ba4:	08012bb5 	.word	0x08012bb5
 8012ba8:	08012bbb 	.word	0x08012bbb
 8012bac:	08012bc1 	.word	0x08012bc1
 8012bb0:	08012bc7 	.word	0x08012bc7
    case HAL_OK :
      usb_status = USBD_OK;
 8012bb4:	2300      	movs	r3, #0
 8012bb6:	73fb      	strb	r3, [r7, #15]
    break;
 8012bb8:	e00b      	b.n	8012bd2 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012bba:	2303      	movs	r3, #3
 8012bbc:	73fb      	strb	r3, [r7, #15]
    break;
 8012bbe:	e008      	b.n	8012bd2 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012bc0:	2301      	movs	r3, #1
 8012bc2:	73fb      	strb	r3, [r7, #15]
    break;
 8012bc4:	e005      	b.n	8012bd2 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012bc6:	2303      	movs	r3, #3
 8012bc8:	73fb      	strb	r3, [r7, #15]
    break;
 8012bca:	e002      	b.n	8012bd2 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8012bcc:	2303      	movs	r3, #3
 8012bce:	73fb      	strb	r3, [r7, #15]
    break;
 8012bd0:	bf00      	nop
  }
  return usb_status;
 8012bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	3710      	adds	r7, #16
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	bd80      	pop	{r7, pc}

08012bdc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012bdc:	b480      	push	{r7}
 8012bde:	b085      	sub	sp, #20
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	6078      	str	r0, [r7, #4]
 8012be4:	460b      	mov	r3, r1
 8012be6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012bee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8012bf0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	da0b      	bge.n	8012c10 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8012bf8:	78fb      	ldrb	r3, [r7, #3]
 8012bfa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012bfe:	68f9      	ldr	r1, [r7, #12]
 8012c00:	4613      	mov	r3, r2
 8012c02:	00db      	lsls	r3, r3, #3
 8012c04:	1a9b      	subs	r3, r3, r2
 8012c06:	009b      	lsls	r3, r3, #2
 8012c08:	440b      	add	r3, r1
 8012c0a:	333e      	adds	r3, #62	; 0x3e
 8012c0c:	781b      	ldrb	r3, [r3, #0]
 8012c0e:	e00b      	b.n	8012c28 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012c10:	78fb      	ldrb	r3, [r7, #3]
 8012c12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012c16:	68f9      	ldr	r1, [r7, #12]
 8012c18:	4613      	mov	r3, r2
 8012c1a:	00db      	lsls	r3, r3, #3
 8012c1c:	1a9b      	subs	r3, r3, r2
 8012c1e:	009b      	lsls	r3, r3, #2
 8012c20:	440b      	add	r3, r1
 8012c22:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012c26:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012c28:	4618      	mov	r0, r3
 8012c2a:	3714      	adds	r7, #20
 8012c2c:	46bd      	mov	sp, r7
 8012c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c32:	4770      	bx	lr

08012c34 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b084      	sub	sp, #16
 8012c38:	af00      	add	r7, sp, #0
 8012c3a:	6078      	str	r0, [r7, #4]
 8012c3c:	460b      	mov	r3, r1
 8012c3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c40:	2300      	movs	r3, #0
 8012c42:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012c44:	2300      	movs	r3, #0
 8012c46:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012c4e:	78fa      	ldrb	r2, [r7, #3]
 8012c50:	4611      	mov	r1, r2
 8012c52:	4618      	mov	r0, r3
 8012c54:	f7f1 fb77 	bl	8004346 <HAL_PCD_SetAddress>
 8012c58:	4603      	mov	r3, r0
 8012c5a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012c5c:	7bbb      	ldrb	r3, [r7, #14]
 8012c5e:	2b03      	cmp	r3, #3
 8012c60:	d816      	bhi.n	8012c90 <USBD_LL_SetUSBAddress+0x5c>
 8012c62:	a201      	add	r2, pc, #4	; (adr r2, 8012c68 <USBD_LL_SetUSBAddress+0x34>)
 8012c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c68:	08012c79 	.word	0x08012c79
 8012c6c:	08012c7f 	.word	0x08012c7f
 8012c70:	08012c85 	.word	0x08012c85
 8012c74:	08012c8b 	.word	0x08012c8b
    case HAL_OK :
      usb_status = USBD_OK;
 8012c78:	2300      	movs	r3, #0
 8012c7a:	73fb      	strb	r3, [r7, #15]
    break;
 8012c7c:	e00b      	b.n	8012c96 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012c7e:	2303      	movs	r3, #3
 8012c80:	73fb      	strb	r3, [r7, #15]
    break;
 8012c82:	e008      	b.n	8012c96 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012c84:	2301      	movs	r3, #1
 8012c86:	73fb      	strb	r3, [r7, #15]
    break;
 8012c88:	e005      	b.n	8012c96 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012c8a:	2303      	movs	r3, #3
 8012c8c:	73fb      	strb	r3, [r7, #15]
    break;
 8012c8e:	e002      	b.n	8012c96 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8012c90:	2303      	movs	r3, #3
 8012c92:	73fb      	strb	r3, [r7, #15]
    break;
 8012c94:	bf00      	nop
  }
  return usb_status;
 8012c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c98:	4618      	mov	r0, r3
 8012c9a:	3710      	adds	r7, #16
 8012c9c:	46bd      	mov	sp, r7
 8012c9e:	bd80      	pop	{r7, pc}

08012ca0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012ca0:	b580      	push	{r7, lr}
 8012ca2:	b086      	sub	sp, #24
 8012ca4:	af00      	add	r7, sp, #0
 8012ca6:	60f8      	str	r0, [r7, #12]
 8012ca8:	607a      	str	r2, [r7, #4]
 8012caa:	603b      	str	r3, [r7, #0]
 8012cac:	460b      	mov	r3, r1
 8012cae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012cb0:	2300      	movs	r3, #0
 8012cb2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8012cb8:	68fb      	ldr	r3, [r7, #12]
 8012cba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012cbe:	7af9      	ldrb	r1, [r7, #11]
 8012cc0:	683b      	ldr	r3, [r7, #0]
 8012cc2:	687a      	ldr	r2, [r7, #4]
 8012cc4:	f7f1 fc6c 	bl	80045a0 <HAL_PCD_EP_Transmit>
 8012cc8:	4603      	mov	r3, r0
 8012cca:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8012ccc:	7dbb      	ldrb	r3, [r7, #22]
 8012cce:	2b03      	cmp	r3, #3
 8012cd0:	d816      	bhi.n	8012d00 <USBD_LL_Transmit+0x60>
 8012cd2:	a201      	add	r2, pc, #4	; (adr r2, 8012cd8 <USBD_LL_Transmit+0x38>)
 8012cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012cd8:	08012ce9 	.word	0x08012ce9
 8012cdc:	08012cef 	.word	0x08012cef
 8012ce0:	08012cf5 	.word	0x08012cf5
 8012ce4:	08012cfb 	.word	0x08012cfb
    case HAL_OK :
      usb_status = USBD_OK;
 8012ce8:	2300      	movs	r3, #0
 8012cea:	75fb      	strb	r3, [r7, #23]
    break;
 8012cec:	e00b      	b.n	8012d06 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012cee:	2303      	movs	r3, #3
 8012cf0:	75fb      	strb	r3, [r7, #23]
    break;
 8012cf2:	e008      	b.n	8012d06 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012cf4:	2301      	movs	r3, #1
 8012cf6:	75fb      	strb	r3, [r7, #23]
    break;
 8012cf8:	e005      	b.n	8012d06 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012cfa:	2303      	movs	r3, #3
 8012cfc:	75fb      	strb	r3, [r7, #23]
    break;
 8012cfe:	e002      	b.n	8012d06 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8012d00:	2303      	movs	r3, #3
 8012d02:	75fb      	strb	r3, [r7, #23]
    break;
 8012d04:	bf00      	nop
  }
  return usb_status;
 8012d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d08:	4618      	mov	r0, r3
 8012d0a:	3718      	adds	r7, #24
 8012d0c:	46bd      	mov	sp, r7
 8012d0e:	bd80      	pop	{r7, pc}

08012d10 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012d10:	b580      	push	{r7, lr}
 8012d12:	b086      	sub	sp, #24
 8012d14:	af00      	add	r7, sp, #0
 8012d16:	60f8      	str	r0, [r7, #12]
 8012d18:	607a      	str	r2, [r7, #4]
 8012d1a:	603b      	str	r3, [r7, #0]
 8012d1c:	460b      	mov	r3, r1
 8012d1e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012d20:	2300      	movs	r3, #0
 8012d22:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012d24:	2300      	movs	r3, #0
 8012d26:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012d28:	68fb      	ldr	r3, [r7, #12]
 8012d2a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012d2e:	7af9      	ldrb	r1, [r7, #11]
 8012d30:	683b      	ldr	r3, [r7, #0]
 8012d32:	687a      	ldr	r2, [r7, #4]
 8012d34:	f7f1 fbde 	bl	80044f4 <HAL_PCD_EP_Receive>
 8012d38:	4603      	mov	r3, r0
 8012d3a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8012d3c:	7dbb      	ldrb	r3, [r7, #22]
 8012d3e:	2b03      	cmp	r3, #3
 8012d40:	d816      	bhi.n	8012d70 <USBD_LL_PrepareReceive+0x60>
 8012d42:	a201      	add	r2, pc, #4	; (adr r2, 8012d48 <USBD_LL_PrepareReceive+0x38>)
 8012d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d48:	08012d59 	.word	0x08012d59
 8012d4c:	08012d5f 	.word	0x08012d5f
 8012d50:	08012d65 	.word	0x08012d65
 8012d54:	08012d6b 	.word	0x08012d6b
    case HAL_OK :
      usb_status = USBD_OK;
 8012d58:	2300      	movs	r3, #0
 8012d5a:	75fb      	strb	r3, [r7, #23]
    break;
 8012d5c:	e00b      	b.n	8012d76 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012d5e:	2303      	movs	r3, #3
 8012d60:	75fb      	strb	r3, [r7, #23]
    break;
 8012d62:	e008      	b.n	8012d76 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012d64:	2301      	movs	r3, #1
 8012d66:	75fb      	strb	r3, [r7, #23]
    break;
 8012d68:	e005      	b.n	8012d76 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012d6a:	2303      	movs	r3, #3
 8012d6c:	75fb      	strb	r3, [r7, #23]
    break;
 8012d6e:	e002      	b.n	8012d76 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8012d70:	2303      	movs	r3, #3
 8012d72:	75fb      	strb	r3, [r7, #23]
    break;
 8012d74:	bf00      	nop
  }
  return usb_status;
 8012d76:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d78:	4618      	mov	r0, r3
 8012d7a:	3718      	adds	r7, #24
 8012d7c:	46bd      	mov	sp, r7
 8012d7e:	bd80      	pop	{r7, pc}

08012d80 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012d80:	b580      	push	{r7, lr}
 8012d82:	b082      	sub	sp, #8
 8012d84:	af00      	add	r7, sp, #0
 8012d86:	6078      	str	r0, [r7, #4]
 8012d88:	460b      	mov	r3, r1
 8012d8a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012d92:	78fa      	ldrb	r2, [r7, #3]
 8012d94:	4611      	mov	r1, r2
 8012d96:	4618      	mov	r0, r3
 8012d98:	f7f1 fbea 	bl	8004570 <HAL_PCD_EP_GetRxCount>
 8012d9c:	4603      	mov	r3, r0
}
 8012d9e:	4618      	mov	r0, r3
 8012da0:	3708      	adds	r7, #8
 8012da2:	46bd      	mov	sp, r7
 8012da4:	bd80      	pop	{r7, pc}
	...

08012da8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8012da8:	b580      	push	{r7, lr}
 8012daa:	b082      	sub	sp, #8
 8012dac:	af00      	add	r7, sp, #0
 8012dae:	6078      	str	r0, [r7, #4]
 8012db0:	460b      	mov	r3, r1
 8012db2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8012db4:	78fb      	ldrb	r3, [r7, #3]
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d002      	beq.n	8012dc0 <HAL_PCDEx_LPM_Callback+0x18>
 8012dba:	2b01      	cmp	r3, #1
 8012dbc:	d01f      	beq.n	8012dfe <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8012dbe:	e03b      	b.n	8012e38 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	6a1b      	ldr	r3, [r3, #32]
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d007      	beq.n	8012dd8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8012dc8:	f000 f854 	bl	8012e74 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012dcc:	4b1c      	ldr	r3, [pc, #112]	; (8012e40 <HAL_PCDEx_LPM_Callback+0x98>)
 8012dce:	691b      	ldr	r3, [r3, #16]
 8012dd0:	4a1b      	ldr	r2, [pc, #108]	; (8012e40 <HAL_PCDEx_LPM_Callback+0x98>)
 8012dd2:	f023 0306 	bic.w	r3, r3, #6
 8012dd6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	687a      	ldr	r2, [r7, #4]
 8012de4:	6812      	ldr	r2, [r2, #0]
 8012de6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012dea:	f023 0301 	bic.w	r3, r3, #1
 8012dee:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012df6:	4618      	mov	r0, r3
 8012df8:	f7fa fdda 	bl	800d9b0 <USBD_LL_Resume>
    break;
 8012dfc:	e01c      	b.n	8012e38 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	681b      	ldr	r3, [r3, #0]
 8012e02:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	687a      	ldr	r2, [r7, #4]
 8012e0a:	6812      	ldr	r2, [r2, #0]
 8012e0c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012e10:	f043 0301 	orr.w	r3, r3, #1
 8012e14:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012e1c:	4618      	mov	r0, r3
 8012e1e:	f7fa fdb1 	bl	800d984 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	6a1b      	ldr	r3, [r3, #32]
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d005      	beq.n	8012e36 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012e2a:	4b05      	ldr	r3, [pc, #20]	; (8012e40 <HAL_PCDEx_LPM_Callback+0x98>)
 8012e2c:	691b      	ldr	r3, [r3, #16]
 8012e2e:	4a04      	ldr	r2, [pc, #16]	; (8012e40 <HAL_PCDEx_LPM_Callback+0x98>)
 8012e30:	f043 0306 	orr.w	r3, r3, #6
 8012e34:	6113      	str	r3, [r2, #16]
    break;
 8012e36:	bf00      	nop
}
 8012e38:	bf00      	nop
 8012e3a:	3708      	adds	r7, #8
 8012e3c:	46bd      	mov	sp, r7
 8012e3e:	bd80      	pop	{r7, pc}
 8012e40:	e000ed00 	.word	0xe000ed00

08012e44 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012e44:	b480      	push	{r7}
 8012e46:	b083      	sub	sp, #12
 8012e48:	af00      	add	r7, sp, #0
 8012e4a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012e4c:	4b03      	ldr	r3, [pc, #12]	; (8012e5c <USBD_static_malloc+0x18>)
}
 8012e4e:	4618      	mov	r0, r3
 8012e50:	370c      	adds	r7, #12
 8012e52:	46bd      	mov	sp, r7
 8012e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e58:	4770      	bx	lr
 8012e5a:	bf00      	nop
 8012e5c:	20001ac4 	.word	0x20001ac4

08012e60 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012e60:	b480      	push	{r7}
 8012e62:	b083      	sub	sp, #12
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	6078      	str	r0, [r7, #4]

}
 8012e68:	bf00      	nop
 8012e6a:	370c      	adds	r7, #12
 8012e6c:	46bd      	mov	sp, r7
 8012e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e72:	4770      	bx	lr

08012e74 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8012e74:	b580      	push	{r7, lr}
 8012e76:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8012e78:	f7ed fbba 	bl	80005f0 <SystemClock_Config>
}
 8012e7c:	bf00      	nop
 8012e7e:	bd80      	pop	{r7, pc}

08012e80 <__libc_init_array>:
 8012e80:	b570      	push	{r4, r5, r6, lr}
 8012e82:	4d0d      	ldr	r5, [pc, #52]	; (8012eb8 <__libc_init_array+0x38>)
 8012e84:	4c0d      	ldr	r4, [pc, #52]	; (8012ebc <__libc_init_array+0x3c>)
 8012e86:	1b64      	subs	r4, r4, r5
 8012e88:	10a4      	asrs	r4, r4, #2
 8012e8a:	2600      	movs	r6, #0
 8012e8c:	42a6      	cmp	r6, r4
 8012e8e:	d109      	bne.n	8012ea4 <__libc_init_array+0x24>
 8012e90:	4d0b      	ldr	r5, [pc, #44]	; (8012ec0 <__libc_init_array+0x40>)
 8012e92:	4c0c      	ldr	r4, [pc, #48]	; (8012ec4 <__libc_init_array+0x44>)
 8012e94:	f000 f82e 	bl	8012ef4 <_init>
 8012e98:	1b64      	subs	r4, r4, r5
 8012e9a:	10a4      	asrs	r4, r4, #2
 8012e9c:	2600      	movs	r6, #0
 8012e9e:	42a6      	cmp	r6, r4
 8012ea0:	d105      	bne.n	8012eae <__libc_init_array+0x2e>
 8012ea2:	bd70      	pop	{r4, r5, r6, pc}
 8012ea4:	f855 3b04 	ldr.w	r3, [r5], #4
 8012ea8:	4798      	blx	r3
 8012eaa:	3601      	adds	r6, #1
 8012eac:	e7ee      	b.n	8012e8c <__libc_init_array+0xc>
 8012eae:	f855 3b04 	ldr.w	r3, [r5], #4
 8012eb2:	4798      	blx	r3
 8012eb4:	3601      	adds	r6, #1
 8012eb6:	e7f2      	b.n	8012e9e <__libc_init_array+0x1e>
 8012eb8:	080130d4 	.word	0x080130d4
 8012ebc:	080130d4 	.word	0x080130d4
 8012ec0:	080130d4 	.word	0x080130d4
 8012ec4:	080130d8 	.word	0x080130d8

08012ec8 <memcpy>:
 8012ec8:	440a      	add	r2, r1
 8012eca:	4291      	cmp	r1, r2
 8012ecc:	f100 33ff 	add.w	r3, r0, #4294967295
 8012ed0:	d100      	bne.n	8012ed4 <memcpy+0xc>
 8012ed2:	4770      	bx	lr
 8012ed4:	b510      	push	{r4, lr}
 8012ed6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012eda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012ede:	4291      	cmp	r1, r2
 8012ee0:	d1f9      	bne.n	8012ed6 <memcpy+0xe>
 8012ee2:	bd10      	pop	{r4, pc}

08012ee4 <memset>:
 8012ee4:	4402      	add	r2, r0
 8012ee6:	4603      	mov	r3, r0
 8012ee8:	4293      	cmp	r3, r2
 8012eea:	d100      	bne.n	8012eee <memset+0xa>
 8012eec:	4770      	bx	lr
 8012eee:	f803 1b01 	strb.w	r1, [r3], #1
 8012ef2:	e7f9      	b.n	8012ee8 <memset+0x4>

08012ef4 <_init>:
 8012ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ef6:	bf00      	nop
 8012ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012efa:	bc08      	pop	{r3}
 8012efc:	469e      	mov	lr, r3
 8012efe:	4770      	bx	lr

08012f00 <_fini>:
 8012f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f02:	bf00      	nop
 8012f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f06:	bc08      	pop	{r3}
 8012f08:	469e      	mov	lr, r3
 8012f0a:	4770      	bx	lr
