Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Sep 12 16:53:22 2015
| Host         : NICOLSGEBAU149C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_timing_summary_routed.rpt -rpx Basys3_timing_summary_routed.rpx
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.192        0.000                      0                  121        0.103        0.000                      0                  121        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.192        0.000                      0                  121        0.103        0.000                      0                  121        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.828ns (15.904%)  route 4.378ns (84.096%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.629     5.150    inst_Led_Driver/CLK
    SLICE_X0Y17          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_Led_Driver/clock_divide_counter_reg[3]/Q
                         net (fo=2, routed)           1.177     6.784    inst_Led_Driver/clock_divide_counter_reg[3]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.908 r  inst_Led_Driver/clock_divide_counter[0]_i_5__0/O
                         net (fo=1, routed)           1.153     8.061    inst_Led_Driver/clock_divide_counter[0]_i_5__0_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.124     8.185 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=32, routed)          1.159     9.344    inst_Led_Driver/eqOp
    SLICE_X8Y17          LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  inst_Led_Driver/segment_var[3]_i_1/O
                         net (fo=4, routed)           0.889    10.357    inst_Led_Driver/segment_var[3]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.848    inst_Led_Driver/CLK
    SLICE_X6Y18          FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDRE (Setup_fdre_C_R)       -0.524    14.549    inst_Led_Driver/segment_var_reg[1]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 0.828ns (17.010%)  route 4.040ns (82.989%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.629     5.150    inst_Led_Driver/CLK
    SLICE_X0Y17          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_Led_Driver/clock_divide_counter_reg[3]/Q
                         net (fo=2, routed)           1.177     6.784    inst_Led_Driver/clock_divide_counter_reg[3]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.908 r  inst_Led_Driver/clock_divide_counter[0]_i_5__0/O
                         net (fo=1, routed)           1.153     8.061    inst_Led_Driver/clock_divide_counter[0]_i_5__0_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.124     8.185 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=32, routed)          1.159     9.344    inst_Led_Driver/eqOp
    SLICE_X8Y17          LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  inst_Led_Driver/segment_var[3]_i_1/O
                         net (fo=4, routed)           0.550    10.018    inst_Led_Driver/segment_var[3]_i_1_n_0
    SLICE_X8Y18          FDRE                                         r  inst_Led_Driver/segment_var_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.440    14.781    inst_Led_Driver/CLK
    SLICE_X8Y18          FDRE                                         r  inst_Led_Driver/segment_var_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDRE (Setup_fdre_C_R)       -0.524    14.482    inst_Led_Driver/segment_var_reg[0]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.828ns (17.042%)  route 4.031ns (82.958%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.629     5.150    inst_Led_Driver/CLK
    SLICE_X0Y17          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_Led_Driver/clock_divide_counter_reg[3]/Q
                         net (fo=2, routed)           1.177     6.784    inst_Led_Driver/clock_divide_counter_reg[3]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.908 r  inst_Led_Driver/clock_divide_counter[0]_i_5__0/O
                         net (fo=1, routed)           1.153     8.061    inst_Led_Driver/clock_divide_counter[0]_i_5__0_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.124     8.185 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=32, routed)          1.159     9.344    inst_Led_Driver/eqOp
    SLICE_X8Y17          LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  inst_Led_Driver/segment_var[3]_i_1/O
                         net (fo=4, routed)           0.541    10.009    inst_Led_Driver/segment_var[3]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  inst_Led_Driver/segment_var_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.442    14.783    inst_Led_Driver/CLK
    SLICE_X8Y17          FDRE                                         r  inst_Led_Driver/segment_var_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y17          FDRE (Setup_fdre_C_R)       -0.524    14.484    inst_Led_Driver/segment_var_reg[2]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.828ns (17.042%)  route 4.031ns (82.958%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.629     5.150    inst_Led_Driver/CLK
    SLICE_X0Y17          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_Led_Driver/clock_divide_counter_reg[3]/Q
                         net (fo=2, routed)           1.177     6.784    inst_Led_Driver/clock_divide_counter_reg[3]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.908 r  inst_Led_Driver/clock_divide_counter[0]_i_5__0/O
                         net (fo=1, routed)           1.153     8.061    inst_Led_Driver/clock_divide_counter[0]_i_5__0_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.124     8.185 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=32, routed)          1.159     9.344    inst_Led_Driver/eqOp
    SLICE_X8Y17          LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  inst_Led_Driver/segment_var[3]_i_1/O
                         net (fo=4, routed)           0.541    10.009    inst_Led_Driver/segment_var[3]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  inst_Led_Driver/segment_var_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.442    14.783    inst_Led_Driver/CLK
    SLICE_X8Y17          FDRE                                         r  inst_Led_Driver/segment_var_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y17          FDRE (Setup_fdre_C_R)       -0.524    14.484    inst_Led_Driver/segment_var_reg[3]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.704ns (17.181%)  route 3.393ns (82.819%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.629     5.150    inst_Led_Driver/CLK
    SLICE_X0Y17          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_Led_Driver/clock_divide_counter_reg[3]/Q
                         net (fo=2, routed)           1.177     6.784    inst_Led_Driver/clock_divide_counter_reg[3]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.908 r  inst_Led_Driver/clock_divide_counter[0]_i_5__0/O
                         net (fo=1, routed)           1.153     8.061    inst_Led_Driver/clock_divide_counter[0]_i_5__0_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.124     8.185 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=32, routed)          1.063     9.248    inst_Led_Driver/eqOp
    SLICE_X8Y17          FDRE                                         r  inst_Led_Driver/segment_var_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.442    14.783    inst_Led_Driver/CLK
    SLICE_X8Y17          FDRE                                         r  inst_Led_Driver/segment_var_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y17          FDRE (Setup_fdre_C_CE)      -0.169    14.839    inst_Led_Driver/segment_var_reg[2]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.704ns (17.181%)  route 3.393ns (82.819%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.629     5.150    inst_Led_Driver/CLK
    SLICE_X0Y17          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_Led_Driver/clock_divide_counter_reg[3]/Q
                         net (fo=2, routed)           1.177     6.784    inst_Led_Driver/clock_divide_counter_reg[3]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.908 r  inst_Led_Driver/clock_divide_counter[0]_i_5__0/O
                         net (fo=1, routed)           1.153     8.061    inst_Led_Driver/clock_divide_counter[0]_i_5__0_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.124     8.185 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=32, routed)          1.063     9.248    inst_Led_Driver/eqOp
    SLICE_X8Y17          FDRE                                         r  inst_Led_Driver/segment_var_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.442    14.783    inst_Led_Driver/CLK
    SLICE_X8Y17          FDRE                                         r  inst_Led_Driver/segment_var_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y17          FDRE (Setup_fdre_C_CE)      -0.169    14.839    inst_Led_Driver/segment_var_reg[3]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.515ns (41.319%)  route 2.152ns (58.681%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.565     5.086    inst_Clock_Divider/CLK
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  inst_Clock_Divider/clock_divide_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    inst_Clock_Divider/clock_divide_counter_reg[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.489    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.039 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.039    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.001     7.154    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.268    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.425 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.328     8.753    inst_Clock_Divider/clear
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.445    14.786    inst_Clock_Divider/CLK
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.634    14.417    inst_Clock_Divider/clock_divide_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.515ns (41.319%)  route 2.152ns (58.681%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.565     5.086    inst_Clock_Divider/CLK
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  inst_Clock_Divider/clock_divide_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    inst_Clock_Divider/clock_divide_counter_reg[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.489    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.039 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.039    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.001     7.154    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.268    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.425 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.328     8.753    inst_Clock_Divider/clear
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.445    14.786    inst_Clock_Divider/CLK
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.634    14.417    inst_Clock_Divider/clock_divide_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.515ns (41.319%)  route 2.152ns (58.681%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.565     5.086    inst_Clock_Divider/CLK
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  inst_Clock_Divider/clock_divide_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    inst_Clock_Divider/clock_divide_counter_reg[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.489    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.039 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.039    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.001     7.154    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.268    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.425 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.328     8.753    inst_Clock_Divider/clear
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.445    14.786    inst_Clock_Divider/CLK
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.634    14.417    inst_Clock_Divider/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.515ns (41.319%)  route 2.152ns (58.681%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.565     5.086    inst_Clock_Divider/CLK
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  inst_Clock_Divider/clock_divide_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    inst_Clock_Divider/clock_divide_counter_reg[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.489    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.039 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.039    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.001     7.154    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.268    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.425 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.328     8.753    inst_Clock_Divider/clear
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.445    14.786    inst_Clock_Divider/CLK
    SLICE_X37Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.634    14.417    inst_Clock_Divider/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  5.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_Clock_Divider/CLK
    SLICE_X37Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.922    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_7
    SLICE_X37Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_Clock_Divider/CLK
    SLICE_X37Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_Clock_Divider/CLK
    SLICE_X37Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.933    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_5
    SLICE_X37Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_Clock_Divider/CLK
    SLICE_X37Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_Clock_Divider/CLK
    SLICE_X37Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.958    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_6
    SLICE_X37Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_Clock_Divider/CLK
    SLICE_X37Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_Clock_Divider/CLK
    SLICE_X37Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.958    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_4
    SLICE_X37Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_Clock_Divider/CLK
    SLICE_X37Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_Clock_Divider/CLK
    SLICE_X37Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.961    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0_n_7
    SLICE_X37Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_Clock_Divider/CLK
    SLICE_X37Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_Clock_Divider/CLK
    SLICE_X37Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.972    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0_n_5
    SLICE_X37Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_Clock_Divider/CLK
    SLICE_X37Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_Clock_Divider/CLK
    SLICE_X37Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.997    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0_n_6
    SLICE_X37Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_Clock_Divider/CLK
    SLICE_X37Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_Clock_Divider/CLK
    SLICE_X37Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.997    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0_n_4
    SLICE_X37Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_Clock_Divider/CLK
    SLICE_X37Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.305%)  route 0.120ns (21.695%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_Clock_Divider/CLK
    SLICE_X37Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  inst_Clock_Divider/clock_divide_counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.000    inst_Clock_Divider/clock_divide_counter_reg[24]_i_1__0_n_7
    SLICE_X37Y52         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_Clock_Divider/CLK
    SLICE_X37Y52         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.444ns (78.728%)  route 0.120ns (21.272%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_Clock_Divider/CLK
    SLICE_X37Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.707    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    inst_Clock_Divider/clock_divide_counter_reg[16]_i_1__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1__0_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  inst_Clock_Divider/clock_divide_counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.011    inst_Clock_Divider/clock_divide_counter_reg[24]_i_1__0_n_5
    SLICE_X37Y52         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_Clock_Divider/CLK
    SLICE_X37Y52         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y50   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y50   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   inst_Clock_Divider/clock_divide_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   inst_Clock_Divider/clock_divide_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   inst_Clock_Divider/clock_divide_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   inst_Clock_Divider/internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    inst_Led_Driver/clock_divide_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    inst_Led_Driver/clock_divide_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    inst_Led_Driver/clock_divide_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   inst_Clock_Divider/clock_divide_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    inst_Led_Driver/clock_divide_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    inst_Led_Driver/clock_divide_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    inst_Led_Driver/clock_divide_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    inst_Led_Driver/clock_divide_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    inst_Led_Driver/clock_divide_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    inst_Led_Driver/clock_divide_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    inst_Led_Driver/clock_divide_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    inst_Led_Driver/clock_divide_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    inst_Led_Driver/clock_divide_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    inst_Led_Driver/clock_divide_counter_reg[23]/C



