<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Legion\Desktop\01_sopc\1C102\impl\gwsynthesis\1C102.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\constraints\102.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Apr 10 16:32:34 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>22909</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16492</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>113</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>175</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>69</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK50M_ibuf/I </td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>tck_ibuf/I </td>
</tr>
<tr>
<td>A_pwm/n101_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_pwm/n101_s2/F </td>
</tr>
<tr>
<td>A_timer/re</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_timer/re_s1/F </td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>CLK50M_ibuf/I</td>
<td>CLK50M</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK50M</td>
<td>50.000(MHz)</td>
<td>162.437(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>LJTAG_TCK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">58.192(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>43.400(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>8.000(MHz)</td>
<td>15.997(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of A_pwm/n101_6!</h4>
<h4>No timing paths to get frequency of A_timer/re!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Setup</td>
<td>-3.592</td>
<td>1</td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_pwm/n101_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_pwm/n101_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_timer/re</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_timer/re</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.027</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_3_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.333</td>
<td>11.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-8.933</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_20_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>11.499</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-8.916</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_12_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>11.483</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.839</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_1_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.326</td>
<td>11.415</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.701</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_10_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.324</td>
<td>11.279</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.619</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_13_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.333</td>
<td>11.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.590</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_11_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>11.156</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.585</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_26_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>11.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.526</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_2_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>11.092</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.455</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_6_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.287</td>
<td>11.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.441</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_8_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>11.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.437</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_14_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.333</td>
<td>11.005</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.311</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_28_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>10.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.265</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_25_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>10.831</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.237</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_9_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.333</td>
<td>10.805</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.126</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_4_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.296</td>
<td>10.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.112</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_27_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.333</td>
<td>10.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-8.028</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_22_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>10.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.024</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_29_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.324</td>
<td>10.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-8.022</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_15_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.333</td>
<td>10.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-8.005</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_16_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.324</td>
<td>10.582</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.974</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_7_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.324</td>
<td>10.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.903</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_19_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>10.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.589</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_17_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.305</td>
<td>10.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.536</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_0_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.296</td>
<td>10.141</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.100</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ecr2_2_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_proben_s0/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.685</td>
<td>0.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.970</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/decode/ljtagboot_s6/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.691</td>
<td>0.732</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.911</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pracc_out_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.685</td>
<td>0.785</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.894</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ljtagbrk_out_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagbrk_s0/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.684</td>
<td>0.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.883</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.700</td>
<td>0.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.881</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.705</td>
<td>0.860</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.836</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.692</td>
<td>0.892</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.830</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.692</td>
<td>0.899</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.828</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_6_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.698</td>
<td>0.906</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.826</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_16_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_16_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.702</td>
<td>0.912</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.822</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.687</td>
<td>0.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.810</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.687</td>
<td>0.914</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.797</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.715</td>
<td>0.954</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.780</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_14_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.703</td>
<td>0.960</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.772</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.703</td>
<td>0.968</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.770</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.687</td>
<td>0.954</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.770</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.705</td>
<td>0.971</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.763</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_17_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_17_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.702</td>
<td>0.975</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.763</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.702</td>
<td>0.975</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.757</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.695</td>
<td>0.974</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.757</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.687</td>
<td>0.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.750</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.693</td>
<td>0.980</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.731</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_see_by_tck_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_s1/CE</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.680</td>
<td>0.711</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.722</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.698</td>
<td>1.013</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.712</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.708</td>
<td>1.032</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.640</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_0_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.296</td>
<td>8.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.640</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_4_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.296</td>
<td>8.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.469</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_12_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>8.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.469</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_25_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>8.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.462</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_5_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.305</td>
<td>8.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.462</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_17_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.305</td>
<td>8.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.386</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_timer/rdata_0_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_timer/re:[F]</td>
<td>5.000</td>
<td>2.012</td>
<td>8.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.386</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_timer/rdata_1_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_timer/re:[F]</td>
<td>5.000</td>
<td>2.012</td>
<td>8.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.386</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_timer/rdata_2_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_timer/re:[F]</td>
<td>5.000</td>
<td>2.012</td>
<td>8.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.386</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_timer/rdata_8_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_timer/re:[F]</td>
<td>5.000</td>
<td>2.012</td>
<td>8.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.338</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_21_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.299</td>
<td>8.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.328</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_30_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.289</td>
<td>8.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.263</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_8_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>8.545</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.263</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_28_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>8.545</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.248</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_13_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.333</td>
<td>8.533</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.248</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_14_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.333</td>
<td>8.533</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.248</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_15_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.333</td>
<td>8.533</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.124</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_6_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.287</td>
<td>8.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.124</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_24_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.287</td>
<td>8.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.016</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_18_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.296</td>
<td>8.338</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.016</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_23_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.296</td>
<td>8.338</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.935</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_19_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>8.218</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.935</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_20_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.335</td>
<td>8.218</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.926</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_1_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.326</td>
<td>8.218</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.880</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_pwm/rdata_31_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_6:[F]</td>
<td>5.000</td>
<td>2.299</td>
<td>8.199</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.875</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_31_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.704</td>
</tr>
<tr>
<td>2</td>
<td>0.875</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_28_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.704</td>
</tr>
<tr>
<td>3</td>
<td>0.875</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_29_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.704</td>
</tr>
<tr>
<td>4</td>
<td>0.875</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_30_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.704</td>
</tr>
<tr>
<td>5</td>
<td>0.875</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_addr_30_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.704</td>
</tr>
<tr>
<td>6</td>
<td>1.209</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_0_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.045</td>
</tr>
<tr>
<td>7</td>
<td>1.209</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_1_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.045</td>
</tr>
<tr>
<td>8</td>
<td>1.209</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_2_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.045</td>
</tr>
<tr>
<td>9</td>
<td>1.209</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_3_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.045</td>
</tr>
<tr>
<td>10</td>
<td>1.209</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_4_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.045</td>
</tr>
<tr>
<td>11</td>
<td>1.209</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_5_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.045</td>
</tr>
<tr>
<td>12</td>
<td>1.215</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>1.045</td>
</tr>
<tr>
<td>13</td>
<td>1.215</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>1.045</td>
</tr>
<tr>
<td>14</td>
<td>1.215</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>1.045</td>
</tr>
<tr>
<td>15</td>
<td>1.215</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>1.045</td>
</tr>
<tr>
<td>16</td>
<td>1.215</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>1.045</td>
</tr>
<tr>
<td>17</td>
<td>1.215</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>1.045</td>
</tr>
<tr>
<td>18</td>
<td>1.215</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>1.045</td>
</tr>
<tr>
<td>19</td>
<td>1.347</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.173</td>
</tr>
<tr>
<td>20</td>
<td>1.347</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.173</td>
</tr>
<tr>
<td>21</td>
<td>1.347</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.173</td>
</tr>
<tr>
<td>22</td>
<td>1.347</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.173</td>
</tr>
<tr>
<td>23</td>
<td>1.347</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.173</td>
</tr>
<tr>
<td>24</td>
<td>1.347</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1/PRESET</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.173</td>
</tr>
<tr>
<td>25</td>
<td>1.347</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.173</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.791</td>
<td>3.041</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_26_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.791</td>
<td>3.041</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_25_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.791</td>
<td>3.041</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_23_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.791</td>
<td>3.041</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_18_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.792</td>
<td>3.042</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.792</td>
<td>3.042</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_25_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.792</td>
<td>3.042</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_24_s1</td>
</tr>
<tr>
<td>8</td>
<td>2.792</td>
<td>3.042</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_23_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.792</td>
<td>3.042</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_22_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.792</td>
<td>3.042</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>17.028</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td>A_pwm/n700_s8/I3</td>
</tr>
<tr>
<td>17.576</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n700_s8/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td>A_pwm/n700_s6/I1</td>
</tr>
<tr>
<td>18.808</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n700_s6/F</td>
</tr>
<tr>
<td>18.808</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>4.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td>A_pwm/rdata_3_s1/G</td>
</tr>
<tr>
<td>9.845</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_3_s1</td>
</tr>
<tr>
<td>9.781</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C48[1][A]</td>
<td>A_pwm/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.333</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.296, 28.428%; route: 7.916, 68.273%; tC2Q: 0.382, 3.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.880, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>17.121</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[2][A]</td>
<td>A_pwm/n683_s8/I3</td>
</tr>
<tr>
<td>17.688</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C43[2][A]</td>
<td style=" background: #97FFFF;">A_pwm/n683_s8/F</td>
</tr>
<tr>
<td>18.133</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td>A_pwm/n683_s6/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n683_s6/F</td>
</tr>
<tr>
<td>18.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td>A_pwm/rdata_20_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_20_s1</td>
</tr>
<tr>
<td>9.779</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C46[1][B]</td>
<td>A_pwm/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.316, 28.840%; route: 7.800, 67.833%; tC2Q: 0.382, 3.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>17.388</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C41[0][A]</td>
<td>A_pwm/n691_s8/I3</td>
</tr>
<tr>
<td>17.956</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C41[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n691_s8/F</td>
</tr>
<tr>
<td>18.128</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td>A_pwm/n691_s6/I1</td>
</tr>
<tr>
<td>18.696</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n691_s6/F</td>
</tr>
<tr>
<td>18.696</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td>A_pwm/rdata_12_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_12_s1</td>
</tr>
<tr>
<td>9.779</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C42[1][A]</td>
<td>A_pwm/rdata_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.305, 28.783%; route: 7.795, 67.886%; tC2Q: 0.382, 3.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][A]</td>
<td>A_pwm/n672_s10/I2</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s10/F</td>
</tr>
<tr>
<td>16.841</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[3][B]</td>
<td>A_pwm/n702_s7/I3</td>
</tr>
<tr>
<td>17.414</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C42[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n702_s7/F</td>
</tr>
<tr>
<td>18.121</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>A_pwm/n702_s6/I0</td>
</tr>
<tr>
<td>18.628</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n702_s6/F</td>
</tr>
<tr>
<td>18.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.887</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>A_pwm/rdata_1_s1/G</td>
</tr>
<tr>
<td>9.852</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_1_s1</td>
</tr>
<tr>
<td>9.789</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>A_pwm/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.326</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.251, 28.482%; route: 7.781, 68.167%; tC2Q: 0.382, 3.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.887, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>16.972</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[0][A]</td>
<td>A_pwm/n693_s8/I3</td>
</tr>
<tr>
<td>17.479</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n693_s8/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[1][A]</td>
<td>A_pwm/n693_s6/I1</td>
</tr>
<tr>
<td>18.492</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C47[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n693_s6/F</td>
</tr>
<tr>
<td>18.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.889</td>
<td>4.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[1][A]</td>
<td>A_pwm/rdata_10_s1/G</td>
</tr>
<tr>
<td>9.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_10_s1</td>
</tr>
<tr>
<td>9.791</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C47[1][A]</td>
<td>A_pwm/rdata_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.324</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 28.771%; route: 7.651, 67.838%; tC2Q: 0.382, 3.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.889, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[3][A]</td>
<td>A_pwm/n672_s13/I0</td>
</tr>
<tr>
<td>15.293</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s13/F</td>
</tr>
<tr>
<td>17.093</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[1][B]</td>
<td>A_pwm/n690_s8/I1</td>
</tr>
<tr>
<td>17.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C42[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n690_s8/F</td>
</tr>
<tr>
<td>17.833</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>A_pwm/n690_s6/I1</td>
</tr>
<tr>
<td>18.401</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n690_s6/F</td>
</tr>
<tr>
<td>18.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>4.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>A_pwm/rdata_13_s1/G</td>
</tr>
<tr>
<td>9.845</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_13_s1</td>
</tr>
<tr>
<td>9.781</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>A_pwm/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.333</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.311, 29.598%; route: 7.494, 66.983%; tC2Q: 0.382, 3.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.880, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[3][B]</td>
<td>A_pwm/n672_s14/I0</td>
</tr>
<tr>
<td>15.293</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s14/F</td>
</tr>
<tr>
<td>16.919</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[2][B]</td>
<td>A_pwm/n692_s7/I0</td>
</tr>
<tr>
<td>17.427</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C43[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n692_s7/F</td>
</tr>
<tr>
<td>18.081</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>A_pwm/n692_s6/I0</td>
</tr>
<tr>
<td>18.369</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n692_s6/F</td>
</tr>
<tr>
<td>18.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>A_pwm/rdata_11_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_11_s1</td>
</tr>
<tr>
<td>9.779</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>A_pwm/rdata_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.972, 26.644%; route: 7.801, 69.927%; tC2Q: 0.382, 3.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>16.884</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[3][A]</td>
<td>A_pwm/n677_s8/I3</td>
</tr>
<tr>
<td>17.341</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C45[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n677_s8/F</td>
</tr>
<tr>
<td>17.786</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>A_pwm/n677_s6/I1</td>
</tr>
<tr>
<td>18.364</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n677_s6/F</td>
</tr>
<tr>
<td>18.364</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>A_pwm/rdata_26_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_26_s1</td>
</tr>
<tr>
<td>9.779</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>A_pwm/rdata_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.205, 28.741%; route: 7.564, 67.829%; tC2Q: 0.382, 3.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>16.884</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[2][B]</td>
<td>A_pwm/n701_s8/I3</td>
</tr>
<tr>
<td>17.392</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C45[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n701_s8/F</td>
</tr>
<tr>
<td>17.798</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>A_pwm/n701_s6/I1</td>
</tr>
<tr>
<td>18.306</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n701_s6/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>A_pwm/rdata_2_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_2_s1</td>
</tr>
<tr>
<td>9.779</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>A_pwm/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.185, 28.713%; route: 7.525, 67.839%; tC2Q: 0.382, 3.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[3][A]</td>
<td>A_pwm/n672_s13/I0</td>
</tr>
<tr>
<td>15.293</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s13/F</td>
</tr>
<tr>
<td>16.666</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>A_pwm/n697_s8/I1</td>
</tr>
<tr>
<td>17.122</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n697_s8/F</td>
</tr>
<tr>
<td>17.716</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>A_pwm/n697_s6/I1</td>
</tr>
<tr>
<td>18.283</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n697_s6/F</td>
</tr>
<tr>
<td>18.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.927</td>
<td>4.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>A_pwm/rdata_6_s1/G</td>
</tr>
<tr>
<td>9.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_6_s1</td>
</tr>
<tr>
<td>9.828</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>A_pwm/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.287</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.200, 28.907%; route: 7.488, 67.638%; tC2Q: 0.382, 3.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.927, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>16.972</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>A_pwm/n695_s8/I3</td>
</tr>
<tr>
<td>17.261</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n695_s8/F</td>
</tr>
<tr>
<td>17.642</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[1][B]</td>
<td>A_pwm/n695_s6/I1</td>
</tr>
<tr>
<td>18.221</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C44[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n695_s6/F</td>
</tr>
<tr>
<td>18.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[1][B]</td>
<td>A_pwm/rdata_8_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_8_s1</td>
</tr>
<tr>
<td>9.779</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[1][B]</td>
<td>A_pwm/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.037, 27.595%; route: 7.588, 68.930%; tC2Q: 0.382, 3.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>17.031</td>
<td>1.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>A_pwm/n689_s7/I3</td>
</tr>
<tr>
<td>17.538</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n689_s7/F</td>
</tr>
<tr>
<td>17.711</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>A_pwm/n689_s6/I0</td>
</tr>
<tr>
<td>18.218</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n689_s6/F</td>
</tr>
<tr>
<td>18.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>4.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>A_pwm/rdata_14_s1/G</td>
</tr>
<tr>
<td>9.845</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_14_s1</td>
</tr>
<tr>
<td>9.781</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>A_pwm/rdata_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.333</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.185, 28.941%; route: 7.438, 67.583%; tC2Q: 0.382, 3.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.880, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][A]</td>
<td>A_pwm/n672_s10/I2</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s10/F</td>
</tr>
<tr>
<td>16.843</td>
<td>1.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[1][B]</td>
<td>A_pwm/n675_s7/I3</td>
</tr>
<tr>
<td>17.351</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C43[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n675_s7/F</td>
</tr>
<tr>
<td>17.523</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[1][A]</td>
<td>A_pwm/n675_s6/I0</td>
</tr>
<tr>
<td>18.091</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C44[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n675_s6/F</td>
</tr>
<tr>
<td>18.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[1][A]</td>
<td>A_pwm/rdata_28_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_28_s1</td>
</tr>
<tr>
<td>9.779</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[1][A]</td>
<td>A_pwm/rdata_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 29.832%; route: 7.250, 66.651%; tC2Q: 0.382, 3.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][A]</td>
<td>A_pwm/n672_s10/I2</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s10/F</td>
</tr>
<tr>
<td>16.139</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][B]</td>
<td>A_pwm/n678_s7/I3</td>
</tr>
<tr>
<td>16.713</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n678_s7/F</td>
</tr>
<tr>
<td>17.466</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>A_pwm/n678_s6/I0</td>
</tr>
<tr>
<td>18.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n678_s6/F</td>
</tr>
<tr>
<td>18.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>A_pwm/rdata_25_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_25_s1</td>
</tr>
<tr>
<td>9.779</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>A_pwm/rdata_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.323, 30.675%; route: 7.126, 65.793%; tC2Q: 0.382, 3.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[3][A]</td>
<td>A_pwm/n672_s13/I0</td>
</tr>
<tr>
<td>15.293</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s13/F</td>
</tr>
<tr>
<td>16.123</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[1][B]</td>
<td>A_pwm/n694_s7/I1</td>
</tr>
<tr>
<td>16.691</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C43[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n694_s7/F</td>
</tr>
<tr>
<td>17.729</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>A_pwm/n694_s6/I0</td>
</tr>
<tr>
<td>18.018</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n694_s6/F</td>
</tr>
<tr>
<td>18.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>4.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>A_pwm/rdata_9_s1/G</td>
</tr>
<tr>
<td>9.845</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_9_s1</td>
</tr>
<tr>
<td>9.781</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>A_pwm/rdata_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.333</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.033, 28.066%; route: 7.390, 68.394%; tC2Q: 0.382, 3.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.880, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>16.637</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[2][B]</td>
<td>A_pwm/n699_s8/I3</td>
</tr>
<tr>
<td>17.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C41[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n699_s8/F</td>
</tr>
<tr>
<td>17.377</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>A_pwm/n699_s6/I1</td>
</tr>
<tr>
<td>17.944</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n699_s6/F</td>
</tr>
<tr>
<td>17.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.917</td>
<td>4.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>A_pwm/rdata_4_s1/G</td>
</tr>
<tr>
<td>9.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_4_s1</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>A_pwm/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.296</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.305, 30.798%; route: 7.044, 65.638%; tC2Q: 0.382, 3.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.917, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[3][A]</td>
<td>A_pwm/n672_s13/I0</td>
</tr>
<tr>
<td>15.293</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s13/F</td>
</tr>
<tr>
<td>16.302</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td>A_pwm/n676_s8/I1</td>
</tr>
<tr>
<td>16.869</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td style=" background: #97FFFF;">A_pwm/n676_s8/F</td>
</tr>
<tr>
<td>17.314</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][B]</td>
<td>A_pwm/n676_s6/I1</td>
</tr>
<tr>
<td>17.893</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n676_s6/F</td>
</tr>
<tr>
<td>17.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>4.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[1][B]</td>
<td>A_pwm/rdata_27_s1/G</td>
</tr>
<tr>
<td>9.845</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_27_s1</td>
</tr>
<tr>
<td>9.781</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C48[1][B]</td>
<td>A_pwm/rdata_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.333</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.323, 31.110%; route: 6.975, 65.309%; tC2Q: 0.382, 3.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.880, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][A]</td>
<td>A_pwm/n672_s10/I2</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s10/F</td>
</tr>
<tr>
<td>15.868</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[3][B]</td>
<td>A_pwm/n681_s8/I3</td>
</tr>
<tr>
<td>16.324</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C45[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n681_s8/F</td>
</tr>
<tr>
<td>17.518</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td>A_pwm/n681_s6/I1</td>
</tr>
<tr>
<td>17.807</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n681_s6/F</td>
</tr>
<tr>
<td>17.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td>A_pwm/rdata_22_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_22_s1</td>
</tr>
<tr>
<td>9.779</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[1][B]</td>
<td>A_pwm/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 27.516%; route: 7.296, 68.873%; tC2Q: 0.382, 3.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>16.443</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td>A_pwm/n674_s8/I3</td>
</tr>
<tr>
<td>17.011</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n674_s8/F</td>
</tr>
<tr>
<td>17.247</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>A_pwm/n674_s6/I1</td>
</tr>
<tr>
<td>17.814</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n674_s6/F</td>
</tr>
<tr>
<td>17.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.889</td>
<td>4.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>A_pwm/rdata_29_s1/G</td>
</tr>
<tr>
<td>9.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_29_s1</td>
</tr>
<tr>
<td>9.791</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>A_pwm/rdata_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.324</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.305, 31.176%; route: 6.914, 65.216%; tC2Q: 0.382, 3.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.889, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>16.763</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][B]</td>
<td>A_pwm/n688_s8/I3</td>
</tr>
<tr>
<td>17.342</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n688_s8/F</td>
</tr>
<tr>
<td>17.514</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td>A_pwm/n688_s6/I1</td>
</tr>
<tr>
<td>17.803</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n688_s6/F</td>
</tr>
<tr>
<td>17.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>4.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td>A_pwm/rdata_15_s1/G</td>
</tr>
<tr>
<td>9.845</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_15_s1</td>
</tr>
<tr>
<td>9.781</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[0][B]</td>
<td>A_pwm/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.333</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.038, 28.683%; route: 7.170, 67.705%; tC2Q: 0.382, 3.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.880, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][A]</td>
<td>A_pwm/n672_s10/I2</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s10/F</td>
</tr>
<tr>
<td>16.483</td>
<td>1.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C44[2][B]</td>
<td>A_pwm/n687_s7/I3</td>
</tr>
<tr>
<td>17.062</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C44[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n687_s7/F</td>
</tr>
<tr>
<td>17.507</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][B]</td>
<td>A_pwm/n687_s6/I0</td>
</tr>
<tr>
<td>17.796</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n687_s6/F</td>
</tr>
<tr>
<td>17.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.889</td>
<td>4.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][B]</td>
<td>A_pwm/rdata_16_s1/G</td>
</tr>
<tr>
<td>9.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_16_s1</td>
</tr>
<tr>
<td>9.791</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C47[0][B]</td>
<td>A_pwm/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.324</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.038, 28.703%; route: 7.162, 67.682%; tC2Q: 0.382, 3.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.889, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][A]</td>
<td>A_pwm/n672_s10/I2</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s10/F</td>
</tr>
<tr>
<td>16.483</td>
<td>1.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C44[3][B]</td>
<td>A_pwm/n696_s7/I3</td>
</tr>
<tr>
<td>17.031</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C44[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n696_s7/F</td>
</tr>
<tr>
<td>17.476</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[1][B]</td>
<td>A_pwm/n696_s6/I0</td>
</tr>
<tr>
<td>17.764</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C47[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n696_s6/F</td>
</tr>
<tr>
<td>17.764</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.889</td>
<td>4.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[1][B]</td>
<td>A_pwm/rdata_7_s1/G</td>
</tr>
<tr>
<td>9.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_7_s1</td>
</tr>
<tr>
<td>9.791</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C47[1][B]</td>
<td>A_pwm/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.324</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.006, 28.492%; route: 7.162, 67.883%; tC2Q: 0.382, 3.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.889, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][A]</td>
<td>A_pwm/n672_s10/I2</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][A]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s10/F</td>
</tr>
<tr>
<td>16.624</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[3][A]</td>
<td>A_pwm/n684_s7/I3</td>
</tr>
<tr>
<td>17.172</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C46[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n684_s7/F</td>
</tr>
<tr>
<td>17.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>A_pwm/n684_s6/I0</td>
</tr>
<tr>
<td>17.682</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n684_s6/F</td>
</tr>
<tr>
<td>17.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>A_pwm/rdata_19_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_19_s1</td>
</tr>
<tr>
<td>9.779</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>A_pwm/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.225, 30.806%; route: 6.861, 65.540%; tC2Q: 0.382, 3.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>16.191</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[3][B]</td>
<td>A_pwm/n686_s8/I3</td>
</tr>
<tr>
<td>16.647</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C44[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n686_s8/F</td>
</tr>
<tr>
<td>16.819</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>A_pwm/n686_s6/I1</td>
</tr>
<tr>
<td>17.398</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n686_s6/F</td>
</tr>
<tr>
<td>17.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.908</td>
<td>4.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>A_pwm/rdata_17_s1/G</td>
</tr>
<tr>
<td>9.873</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_17_s1</td>
</tr>
<tr>
<td>9.809</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>A_pwm/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.305</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.205, 31.468%; route: 6.597, 64.777%; tC2Q: 0.382, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.908, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.719</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][B]</td>
<td>A_pwm/n672_s15/I0</td>
</tr>
<tr>
<td>15.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R38C48[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s15/F</td>
</tr>
<tr>
<td>16.277</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[1][B]</td>
<td>A_pwm/n703_s8/I3</td>
</tr>
<tr>
<td>16.784</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n703_s8/F</td>
</tr>
<tr>
<td>16.787</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][B]</td>
<td>A_pwm/n703_s6/I1</td>
</tr>
<tr>
<td>17.354</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n703_s6/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.917</td>
<td>4.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][B]</td>
<td>A_pwm/rdata_0_s1/G</td>
</tr>
<tr>
<td>9.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_0_s1</td>
</tr>
<tr>
<td>9.818</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C42[0][B]</td>
<td>A_pwm/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.296</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.245, 31.998%; route: 6.514, 64.230%; tC2Q: 0.382, 3.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.917, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ecr2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_proben_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.134</td>
<td>2.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C138[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ecr2_2_s1/CLK</td>
</tr>
<tr>
<td>253.314</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C138[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ecr2_2_s1/Q</td>
</tr>
<tr>
<td>253.730</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C136[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_proben_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.819</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C136[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_proben_s0/CLK</td>
</tr>
<tr>
<td>255.854</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_proben_s0</td>
</tr>
<tr>
<td>255.830</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C136[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_proben_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.685</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.552%; route: 2.459, 78.448%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.416, 69.811%; tC2Q: 0.180, 30.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/decode/ljtagboot_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.129</td>
<td>2.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C139[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/decode/ljtagboot_s6/CLK</td>
</tr>
<tr>
<td>253.309</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C139[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/decode/ljtagboot_s6/Q</td>
</tr>
<tr>
<td>253.862</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C141[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.820</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C141[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0/CLK</td>
</tr>
<tr>
<td>255.855</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0</td>
</tr>
<tr>
<td>255.832</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C141[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.691</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.587%; route: 2.454, 78.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.552, 75.427%; tC2Q: 0.180, 24.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pracc_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pracc_out_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C140[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pracc_out_s1/Q</td>
</tr>
<tr>
<td>253.888</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.788</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0/CLK</td>
</tr>
<tr>
<td>255.823</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0</td>
</tr>
<tr>
<td>255.799</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.685</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.605, 77.070%; tC2Q: 0.180, 22.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ljtagbrk_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagbrk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.134</td>
<td>2.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C138[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ljtagbrk_out_s1/CLK</td>
</tr>
<tr>
<td>253.314</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C138[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ljtagbrk_out_s1/Q</td>
</tr>
<tr>
<td>253.936</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C143[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagbrk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.818</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C143[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagbrk_s0/CLK</td>
</tr>
<tr>
<td>255.853</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagbrk_s0</td>
</tr>
<tr>
<td>255.829</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C143[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagbrk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.684</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.552%; route: 2.459, 78.448%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 77.535%; tC2Q: 0.180, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R66C137[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1/Q</td>
</tr>
<tr>
<td>253.764</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n211_s0/I1</td>
</tr>
<tr>
<td>253.956</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C134[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n211_s0/F</td>
</tr>
<tr>
<td>253.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C134[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1/CLK</td>
</tr>
<tr>
<td>255.838</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1</td>
</tr>
<tr>
<td>255.839</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.700</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 22.434%; route: 0.481, 56.452%; tC2Q: 0.180, 21.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R66C137[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/Q</td>
</tr>
<tr>
<td>253.653</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n206_s0/I1</td>
</tr>
<tr>
<td>253.963</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C135[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n206_s0/F</td>
</tr>
<tr>
<td>253.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C135[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.808</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1/CLK</td>
</tr>
<tr>
<td>255.843</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1</td>
</tr>
<tr>
<td>255.844</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.705</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 36.047%; route: 0.370, 43.023%; tC2Q: 0.180, 20.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.838</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1/CLK</td>
</tr>
<tr>
<td>253.289</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C136[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1/Q</td>
</tr>
<tr>
<td>253.744</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n192_s0/I1</td>
</tr>
<tr>
<td>254.002</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C135[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n192_s0/F</td>
</tr>
<tr>
<td>254.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C135[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.801</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1/CLK</td>
</tr>
<tr>
<td>255.836</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1</td>
</tr>
<tr>
<td>255.838</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.692</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 28.852%; route: 0.455, 50.980%; tC2Q: 0.180, 20.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.838</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1/CLK</td>
</tr>
<tr>
<td>253.289</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C136[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1/Q</td>
</tr>
<tr>
<td>253.750</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n191_s0/I1</td>
</tr>
<tr>
<td>254.008</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C135[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n191_s0/F</td>
</tr>
<tr>
<td>254.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C135[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.801</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1/CLK</td>
</tr>
<tr>
<td>255.836</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1</td>
</tr>
<tr>
<td>255.838</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.692</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 28.651%; route: 0.461, 51.321%; tC2Q: 0.180, 20.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_6_s1/CLK</td>
</tr>
<tr>
<td>253.284</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C135[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_6_s1/Q</td>
</tr>
<tr>
<td>253.753</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n212_s0/I1</td>
</tr>
<tr>
<td>254.011</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C134[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n212_s0/F</td>
</tr>
<tr>
<td>254.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C134[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1/CLK</td>
</tr>
<tr>
<td>255.838</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1</td>
</tr>
<tr>
<td>255.839</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.698</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 28.414%; route: 0.469, 51.724%; tC2Q: 0.180, 19.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_16_s1/CLK</td>
</tr>
<tr>
<td>253.284</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C135[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_16_s1/Q</td>
</tr>
<tr>
<td>253.759</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n202_s0/I1</td>
</tr>
<tr>
<td>254.017</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C136[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n202_s0/F</td>
</tr>
<tr>
<td>254.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C136[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.806</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_16_s1/CLK</td>
</tr>
<tr>
<td>255.841</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_16_s1</td>
</tr>
<tr>
<td>255.843</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C136[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.702</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 28.219%; route: 0.475, 52.055%; tC2Q: 0.180, 19.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/CLK</td>
</tr>
<tr>
<td>253.289</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C136[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/Q</td>
</tr>
<tr>
<td>253.753</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n195_s0/I1</td>
</tr>
<tr>
<td>254.011</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C134[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n195_s0/F</td>
</tr>
<tr>
<td>254.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.796</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/CLK</td>
</tr>
<tr>
<td>255.831</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
<tr>
<td>255.833</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.687</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 28.571%; route: 0.464, 51.456%; tC2Q: 0.180, 19.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.240, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.838</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.114</td>
<td>2.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/CLK</td>
</tr>
<tr>
<td>253.294</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C137[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/Q</td>
</tr>
<tr>
<td>253.771</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n188_s0/I1</td>
</tr>
<tr>
<td>254.028</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C135[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n188_s0/F</td>
</tr>
<tr>
<td>254.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C135[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.801</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/CLK</td>
</tr>
<tr>
<td>255.836</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
<tr>
<td>255.838</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.687</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.691%; route: 2.439, 78.309%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 28.181%; route: 0.476, 52.120%; tC2Q: 0.180, 19.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.093</td>
<td>2.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1/CLK</td>
</tr>
<tr>
<td>253.273</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R66C135[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1/Q</td>
</tr>
<tr>
<td>253.737</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n209_s0/I1</td>
</tr>
<tr>
<td>254.047</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n209_s0/F</td>
</tr>
<tr>
<td>254.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.808</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1/CLK</td>
</tr>
<tr>
<td>255.843</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1</td>
</tr>
<tr>
<td>255.844</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.840%; route: 2.418, 78.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 32.503%; route: 0.464, 48.624%; tC2Q: 0.180, 18.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_14_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R66C137[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_14_s1/Q</td>
</tr>
<tr>
<td>253.872</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n204_s0/I1</td>
</tr>
<tr>
<td>254.063</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C136[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n204_s0/F</td>
</tr>
<tr>
<td>254.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C136[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.806</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1/CLK</td>
</tr>
<tr>
<td>255.841</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1</td>
</tr>
<tr>
<td>255.843</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C136[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 19.922%; route: 0.589, 61.328%; tC2Q: 0.180, 18.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R66C137[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/Q</td>
</tr>
<tr>
<td>253.879</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n199_s0/I1</td>
</tr>
<tr>
<td>254.071</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C136[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n199_s0/F</td>
</tr>
<tr>
<td>254.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C136[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.806</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1/CLK</td>
</tr>
<tr>
<td>255.841</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1</td>
</tr>
<tr>
<td>255.843</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C136[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 19.767%; route: 0.596, 61.628%; tC2Q: 0.180, 18.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1/CLK</td>
</tr>
<tr>
<td>253.289</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C136[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1/Q</td>
</tr>
<tr>
<td>253.753</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n193_s0/I1</td>
</tr>
<tr>
<td>254.063</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C134[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n193_s0/F</td>
</tr>
<tr>
<td>254.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.796</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1/CLK</td>
</tr>
<tr>
<td>255.831</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1</td>
</tr>
<tr>
<td>255.833</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.687</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 32.503%; route: 0.464, 48.624%; tC2Q: 0.180, 18.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.240, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R66C137[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1/Q</td>
</tr>
<tr>
<td>253.764</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n210_s0/I1</td>
</tr>
<tr>
<td>254.074</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C135[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n210_s0/F</td>
</tr>
<tr>
<td>254.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C135[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.808</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1/CLK</td>
</tr>
<tr>
<td>255.843</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1</td>
</tr>
<tr>
<td>255.844</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.705</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 31.918%; route: 0.481, 49.550%; tC2Q: 0.180, 18.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_17_s1/CLK</td>
</tr>
<tr>
<td>253.284</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C135[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_17_s1/Q</td>
</tr>
<tr>
<td>253.761</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n201_s0/I1</td>
</tr>
<tr>
<td>254.079</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C136[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n201_s0/F</td>
</tr>
<tr>
<td>254.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C136[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.806</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_17_s1/CLK</td>
</tr>
<tr>
<td>255.841</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_17_s1</td>
</tr>
<tr>
<td>255.843</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C136[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.702</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 32.692%; route: 0.476, 48.846%; tC2Q: 0.180, 18.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1/CLK</td>
</tr>
<tr>
<td>253.284</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C135[3][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1/Q</td>
</tr>
<tr>
<td>253.761</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n200_s0/I1</td>
</tr>
<tr>
<td>254.079</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C136[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n200_s0/F</td>
</tr>
<tr>
<td>254.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C136[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.806</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1/CLK</td>
</tr>
<tr>
<td>255.841</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1</td>
</tr>
<tr>
<td>255.843</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C136[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.702</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 32.692%; route: 0.476, 48.846%; tC2Q: 0.180, 18.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R67C137[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1/Q</td>
</tr>
<tr>
<td>253.890</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n215_s0/I1</td>
</tr>
<tr>
<td>254.082</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C134[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n215_s0/F</td>
</tr>
<tr>
<td>254.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C134[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1/CLK</td>
</tr>
<tr>
<td>255.838</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1</td>
</tr>
<tr>
<td>255.839</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C134[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 19.641%; route: 0.602, 61.874%; tC2Q: 0.180, 18.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.838</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.114</td>
<td>2.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/CLK</td>
</tr>
<tr>
<td>253.294</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C137[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/Q</td>
</tr>
<tr>
<td>253.771</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n189_s0/I1</td>
</tr>
<tr>
<td>254.080</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C135[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n189_s0/F</td>
</tr>
<tr>
<td>254.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C135[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.801</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1/CLK</td>
</tr>
<tr>
<td>255.836</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1</td>
</tr>
<tr>
<td>255.838</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.687</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.691%; route: 2.439, 78.309%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 32.083%; route: 0.476, 49.288%; tC2Q: 0.180, 18.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.114</td>
<td>2.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1/CLK</td>
</tr>
<tr>
<td>253.294</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C137[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1/Q</td>
</tr>
<tr>
<td>253.775</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n205_s0/I1</td>
</tr>
<tr>
<td>254.094</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C135[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n205_s0/F</td>
</tr>
<tr>
<td>254.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C135[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.808</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1/CLK</td>
</tr>
<tr>
<td>255.843</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1</td>
</tr>
<tr>
<td>255.844</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C135[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.693</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.691%; route: 2.439, 78.309%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 32.526%; route: 0.481, 49.107%; tC2Q: 0.180, 18.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_see_by_tck_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.141</td>
<td>2.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C142[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_see_by_tck_s0/CLK</td>
</tr>
<tr>
<td>253.321</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C142[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/newpc_see_by_tck_s0/Q</td>
</tr>
<tr>
<td>253.437</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C141[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_s4/I0</td>
</tr>
<tr>
<td>253.755</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/newpc_s4/F</td>
</tr>
<tr>
<td>253.852</td>
<td>0.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C141[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/newpc_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.820</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C141[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_s1/CLK</td>
</tr>
<tr>
<td>255.855</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_s1</td>
</tr>
<tr>
<td>255.583</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C141[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.507%; route: 2.465, 78.493%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 44.640%; route: 0.214, 30.053%; tC2Q: 0.180, 25.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/CLK</td>
</tr>
<tr>
<td>253.289</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C136[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/Q</td>
</tr>
<tr>
<td>253.864</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n208_s0/I1</td>
</tr>
<tr>
<td>254.122</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C135[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n208_s0/F</td>
</tr>
<tr>
<td>254.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C135[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.808</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/CLK</td>
</tr>
<tr>
<td>255.843</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
<tr>
<td>255.844</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.698</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 25.432%; route: 0.575, 56.790%; tC2Q: 0.180, 17.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>254.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/CLK</td>
</tr>
<tr>
<td>253.284</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C135[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/Q</td>
</tr>
<tr>
<td>253.879</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n218_s0/I1</td>
</tr>
<tr>
<td>254.137</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C136[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n218_s0/F</td>
</tr>
<tr>
<td>254.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C136[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.813</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C136[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1/CLK</td>
</tr>
<tr>
<td>255.848</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1</td>
</tr>
<tr>
<td>255.849</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C136[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 24.939%; route: 0.595, 57.627%; tC2Q: 0.180, 17.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>16.174</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.917</td>
<td>4.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][B]</td>
<td>A_pwm/rdata_0_s1/G</td>
</tr>
<tr>
<td>9.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_0_s1</td>
</tr>
<tr>
<td>9.535</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C42[0][B]</td>
<td>A_pwm/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.296</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 23.197%; route: 6.500, 72.535%; tC2Q: 0.382, 4.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.917, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>16.174</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.917</td>
<td>4.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>A_pwm/rdata_4_s1/G</td>
</tr>
<tr>
<td>9.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_4_s1</td>
</tr>
<tr>
<td>9.535</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>A_pwm/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.296</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 23.197%; route: 6.500, 72.535%; tC2Q: 0.382, 4.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.917, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.964</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td>A_pwm/rdata_12_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_12_s1</td>
</tr>
<tr>
<td>9.496</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C42[1][A]</td>
<td>A_pwm/rdata_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 23.754%; route: 6.290, 71.875%; tC2Q: 0.382, 4.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.964</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_25_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>A_pwm/rdata_25_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_25_s1</td>
</tr>
<tr>
<td>9.496</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>A_pwm/rdata_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 23.754%; route: 6.290, 71.875%; tC2Q: 0.382, 4.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.987</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.908</td>
<td>4.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td>A_pwm/rdata_5_s1/G</td>
</tr>
<tr>
<td>9.873</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_5_s1</td>
</tr>
<tr>
<td>9.525</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[0][B]</td>
<td>A_pwm/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.305</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 23.693%; route: 6.313, 71.948%; tC2Q: 0.382, 4.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.908, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.987</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.908</td>
<td>4.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>A_pwm/rdata_17_s1/G</td>
</tr>
<tr>
<td>9.873</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_17_s1</td>
</tr>
<tr>
<td>9.525</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>A_pwm/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.305</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 23.693%; route: 6.313, 71.948%; tC2Q: 0.382, 4.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.908, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_timer/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.978</td>
<td>2.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C70[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s1/I2</td>
</tr>
<tr>
<td>12.526</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C70[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s1/F</td>
</tr>
<tr>
<td>14.033</td>
<td>1.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>14.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C49[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>14.998</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[0][B]</td>
<td>A_timer/n541_s0/I1</td>
</tr>
<tr>
<td>15.358</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C48[0][B]</td>
<td style=" background: #97FFFF;">A_timer/n541_s0/F</td>
</tr>
<tr>
<td>16.204</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" font-weight:bold;">A_timer/rdata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R35C48[3][B]</td>
<td>A_timer/re_s1/F</td>
</tr>
<tr>
<td>10.201</td>
<td>5.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>A_timer/rdata_0_s1/G</td>
</tr>
<tr>
<td>10.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_timer/rdata_0_s1</td>
</tr>
<tr>
<td>9.819</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>A_timer/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.541, 28.264%; route: 6.068, 67.482%; tC2Q: 0.382, 4.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.201, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_timer/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.978</td>
<td>2.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C70[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s1/I2</td>
</tr>
<tr>
<td>12.526</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C70[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s1/F</td>
</tr>
<tr>
<td>14.033</td>
<td>1.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>14.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C49[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>14.998</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[0][B]</td>
<td>A_timer/n541_s0/I1</td>
</tr>
<tr>
<td>15.358</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C48[0][B]</td>
<td style=" background: #97FFFF;">A_timer/n541_s0/F</td>
</tr>
<tr>
<td>16.204</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" font-weight:bold;">A_timer/rdata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R35C48[3][B]</td>
<td>A_timer/re_s1/F</td>
</tr>
<tr>
<td>10.201</td>
<td>5.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>A_timer/rdata_1_s1/G</td>
</tr>
<tr>
<td>10.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_timer/rdata_1_s1</td>
</tr>
<tr>
<td>9.819</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>A_timer/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.541, 28.264%; route: 6.068, 67.482%; tC2Q: 0.382, 4.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.201, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_timer/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.978</td>
<td>2.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C70[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s1/I2</td>
</tr>
<tr>
<td>12.526</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C70[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s1/F</td>
</tr>
<tr>
<td>14.033</td>
<td>1.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>14.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C49[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>14.998</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[0][B]</td>
<td>A_timer/n541_s0/I1</td>
</tr>
<tr>
<td>15.358</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C48[0][B]</td>
<td style=" background: #97FFFF;">A_timer/n541_s0/F</td>
</tr>
<tr>
<td>16.204</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td style=" font-weight:bold;">A_timer/rdata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R35C48[3][B]</td>
<td>A_timer/re_s1/F</td>
</tr>
<tr>
<td>10.201</td>
<td>5.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td>A_timer/rdata_2_s1/G</td>
</tr>
<tr>
<td>10.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_timer/rdata_2_s1</td>
</tr>
<tr>
<td>9.819</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C37[1][A]</td>
<td>A_timer/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.541, 28.264%; route: 6.068, 67.482%; tC2Q: 0.382, 4.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.201, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_timer/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.978</td>
<td>2.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C70[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s1/I2</td>
</tr>
<tr>
<td>12.526</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C70[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s1/F</td>
</tr>
<tr>
<td>14.033</td>
<td>1.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>14.612</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C49[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>14.998</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[0][B]</td>
<td>A_timer/n541_s0/I1</td>
</tr>
<tr>
<td>15.358</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C48[0][B]</td>
<td style=" background: #97FFFF;">A_timer/n541_s0/F</td>
</tr>
<tr>
<td>16.204</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" font-weight:bold;">A_timer/rdata_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R35C48[3][B]</td>
<td>A_timer/re_s1/F</td>
</tr>
<tr>
<td>10.201</td>
<td>5.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>A_timer/rdata_8_s1/G</td>
</tr>
<tr>
<td>10.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_timer/rdata_8_s1</td>
</tr>
<tr>
<td>9.819</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>A_timer/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.541, 28.264%; route: 6.068, 67.482%; tC2Q: 0.382, 4.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.201, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.869</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C46[2][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.914</td>
<td>4.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C46[2][B]</td>
<td>A_pwm/rdata_21_s1/G</td>
</tr>
<tr>
<td>9.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_21_s1</td>
</tr>
<tr>
<td>9.532</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C46[2][B]</td>
<td>A_pwm/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.014%; route: 6.195, 71.567%; tC2Q: 0.382, 4.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.914, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.869</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.924</td>
<td>4.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[1][A]</td>
<td>A_pwm/rdata_30_s1/G</td>
</tr>
<tr>
<td>9.889</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_30_s1</td>
</tr>
<tr>
<td>9.541</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C47[1][A]</td>
<td>A_pwm/rdata_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.014%; route: 6.195, 71.567%; tC2Q: 0.382, 4.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.924, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.758</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[1][B]</td>
<td>A_pwm/rdata_8_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_8_s1</td>
</tr>
<tr>
<td>9.496</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[1][B]</td>
<td>A_pwm/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.327%; route: 6.084, 71.197%; tC2Q: 0.382, 4.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.758</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[1][A]</td>
<td>A_pwm/rdata_28_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_28_s1</td>
</tr>
<tr>
<td>9.496</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[1][A]</td>
<td>A_pwm/rdata_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.327%; route: 6.084, 71.197%; tC2Q: 0.382, 4.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.498</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.746</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>4.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>A_pwm/rdata_13_s1/G</td>
</tr>
<tr>
<td>9.845</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_13_s1</td>
</tr>
<tr>
<td>9.498</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>A_pwm/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.333</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.363%; route: 6.071, 71.154%; tC2Q: 0.382, 4.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.880, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.498</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.746</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>4.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>A_pwm/rdata_14_s1/G</td>
</tr>
<tr>
<td>9.845</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_14_s1</td>
</tr>
<tr>
<td>9.498</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>A_pwm/rdata_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.333</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.363%; route: 6.071, 71.154%; tC2Q: 0.382, 4.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.880, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.498</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.746</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>4.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td>A_pwm/rdata_15_s1/G</td>
</tr>
<tr>
<td>9.845</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_15_s1</td>
</tr>
<tr>
<td>9.498</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[0][B]</td>
<td>A_pwm/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.333</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.363%; route: 6.071, 71.154%; tC2Q: 0.382, 4.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.880, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.668</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.927</td>
<td>4.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>A_pwm/rdata_6_s1/G</td>
</tr>
<tr>
<td>9.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_6_s1</td>
</tr>
<tr>
<td>9.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>A_pwm/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.287</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.586%; route: 5.994, 70.890%; tC2Q: 0.382, 4.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.927, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.668</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.927</td>
<td>4.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][A]</td>
<td>A_pwm/rdata_24_s1/G</td>
</tr>
<tr>
<td>9.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_24_s1</td>
</tr>
<tr>
<td>9.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C47[1][A]</td>
<td>A_pwm/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.287</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.586%; route: 5.994, 70.890%; tC2Q: 0.382, 4.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.927, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.551</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.917</td>
<td>4.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[0][A]</td>
<td>A_pwm/rdata_18_s1/G</td>
</tr>
<tr>
<td>9.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_18_s1</td>
</tr>
<tr>
<td>9.535</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C48[0][A]</td>
<td>A_pwm/rdata_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.296</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.933%; route: 5.876, 70.480%; tC2Q: 0.382, 4.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.917, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.551</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_23_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.917</td>
<td>4.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[0][B]</td>
<td>A_pwm/rdata_23_s1/G</td>
</tr>
<tr>
<td>9.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_23_s1</td>
</tr>
<tr>
<td>9.535</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C48[0][B]</td>
<td>A_pwm/rdata_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.296</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 24.933%; route: 5.876, 70.480%; tC2Q: 0.382, 4.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.917, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.431</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>A_pwm/rdata_19_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_19_s1</td>
</tr>
<tr>
<td>9.496</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>A_pwm/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 25.297%; route: 5.756, 70.049%; tC2Q: 0.382, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.431</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td>A_pwm/rdata_20_s1/G</td>
</tr>
<tr>
<td>9.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_20_s1</td>
</tr>
<tr>
<td>9.496</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C46[1][B]</td>
<td>A_pwm/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 25.297%; route: 5.756, 70.049%; tC2Q: 0.382, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.431</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.887</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>A_pwm/rdata_1_s1/G</td>
</tr>
<tr>
<td>9.852</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_1_s1</td>
</tr>
<tr>
<td>9.505</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>A_pwm/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.326</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 25.297%; route: 5.756, 70.049%; tC2Q: 0.382, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.887, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3612</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.213</td>
<td>2.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>7.596</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>8.287</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td>A_cpu/A_axi2apb/n882_s8/I1</td>
</tr>
<tr>
<td>8.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C96[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s8/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C94[3][B]</td>
<td>A_cpu/A_axi2apb/n882_s4/I2</td>
</tr>
<tr>
<td>9.553</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R38C94[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s4/F</td>
</tr>
<tr>
<td>11.981</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R36C67[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[3][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.801</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R36C48[3][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R35C49[2][A]</td>
<td>A_pwm/n101_s2/F</td>
</tr>
<tr>
<td>9.914</td>
<td>4.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>A_pwm/rdata_31_s1/G</td>
</tr>
<tr>
<td>9.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_31_s1</td>
</tr>
<tr>
<td>9.532</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>A_pwm/rdata_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.657, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 25.354%; route: 5.738, 69.980%; tC2Q: 0.382, 4.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.914, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.794</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_31_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C144[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 25.933%; route: 0.345, 49.023%; tC2Q: 0.176, 25.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.794</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_28_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C144[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 25.933%; route: 0.345, 49.023%; tC2Q: 0.176, 25.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.794</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_29_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C144[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 25.933%; route: 0.345, 49.023%; tC2Q: 0.176, 25.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.794</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_30_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C144[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ADDR/sr_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 25.933%; route: 0.345, 49.023%; tC2Q: 0.176, 25.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_addr_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>3.794</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_addr_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_addr_30_s0/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C144[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_addr_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 25.933%; route: 0.345, 49.023%; tC2Q: 0.176, 25.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.115</td>
<td>2.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_0_s1/CLK</td>
</tr>
<tr>
<td>2.927</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.682%; route: 2.440, 78.318%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.115</td>
<td>2.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_1_s1/CLK</td>
</tr>
<tr>
<td>2.927</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C146[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.682%; route: 2.440, 78.318%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.115</td>
<td>2.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_2_s1/CLK</td>
</tr>
<tr>
<td>2.927</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.682%; route: 2.440, 78.318%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.115</td>
<td>2.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_3_s1/CLK</td>
</tr>
<tr>
<td>2.927</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C146[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.682%; route: 2.440, 78.318%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.115</td>
<td>2.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_4_s1/CLK</td>
</tr>
<tr>
<td>2.927</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C146[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.682%; route: 2.440, 78.318%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.115</td>
<td>2.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C146[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_5_s1/CLK</td>
</tr>
<tr>
<td>2.927</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C146[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.682%; route: 2.440, 78.318%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1/CLK</td>
</tr>
<tr>
<td>2.920</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C146[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1/CLK</td>
</tr>
<tr>
<td>2.920</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C146[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1/CLK</td>
</tr>
<tr>
<td>2.920</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C146[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1/CLK</td>
</tr>
<tr>
<td>2.920</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C146[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1/CLK</td>
</tr>
<tr>
<td>2.920</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C146[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1/CLK</td>
</tr>
<tr>
<td>2.920</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C146[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.135</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.109</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C146[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1/CLK</td>
</tr>
<tr>
<td>2.920</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C146[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 17.464%; route: 0.686, 65.670%; tC2Q: 0.176, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.725%; route: 2.434, 78.275%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.263</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C147[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.565%; route: 0.814, 69.403%; tC2Q: 0.176, 15.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.263</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C147[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.565%; route: 0.814, 69.403%; tC2Q: 0.176, 15.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.263</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C147[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.565%; route: 0.814, 69.403%; tC2Q: 0.176, 15.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.263</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C147[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.565%; route: 0.814, 69.403%; tC2Q: 0.176, 15.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.263</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.565%; route: 0.814, 69.403%; tC2Q: 0.176, 15.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.263</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.565%; route: 0.814, 69.403%; tC2Q: 0.176, 15.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.267</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C147[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.532</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R68C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.263</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.104</td>
<td>2.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C147[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.565%; route: 0.814, 69.403%; tC2Q: 0.176, 15.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.760%; route: 2.429, 78.240%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.105</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.146</td>
<td>2.470</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_26_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.105</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.146</td>
<td>2.470</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_25_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.105</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.146</td>
<td>2.470</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_23_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.105</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.146</td>
<td>2.470</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_18_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.042</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.102</td>
<td>4.414</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.144</td>
<td>2.468</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.042</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_25_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.102</td>
<td>4.414</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_25_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.144</td>
<td>2.468</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_25_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.042</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_24_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.102</td>
<td>4.414</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_24_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.144</td>
<td>2.468</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_24_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.042</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_23_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.102</td>
<td>4.414</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_23_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.144</td>
<td>2.468</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_23_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.042</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_22_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.102</td>
<td>4.414</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_22_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.144</td>
<td>2.468</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/PCSAMPLE/sr_22_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.042</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.102</td>
<td>4.414</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.144</td>
<td>2.468</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3612</td>
<td>clk_ext8m</td>
<td>-9.027</td>
<td>2.740</td>
</tr>
<tr>
<td>705</td>
<td>reset_Z</td>
<td>-5.250</td>
<td>7.950</td>
</tr>
<tr>
<td>512</td>
<td>dff_q_4</td>
<td>104.019</td>
<td>5.186</td>
</tr>
<tr>
<td>482</td>
<td>ml_r1[0]</td>
<td>67.664</td>
<td>4.918</td>
</tr>
<tr>
<td>358</td>
<td>inst_0[6]</td>
<td>65.547</td>
<td>6.148</td>
</tr>
<tr>
<td>350</td>
<td>LJTAG_TCK_1</td>
<td>-3.592</td>
<td>4.840</td>
</tr>
<tr>
<td>346</td>
<td>inst_0[7]</td>
<td>62.487</td>
<td>8.517</td>
</tr>
<tr>
<td>335</td>
<td>n9_5</td>
<td>0.993</td>
<td>3.712</td>
</tr>
<tr>
<td>322</td>
<td>inst_0[5]</td>
<td>66.080</td>
<td>6.081</td>
</tr>
<tr>
<td>280</td>
<td>jbr_taken_r</td>
<td>96.968</td>
<td>4.601</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R45C82</td>
<td>77.78%</td>
</tr>
<tr>
<td>R48C74</td>
<td>75.00%</td>
</tr>
<tr>
<td>R53C52</td>
<td>75.00%</td>
</tr>
<tr>
<td>R40C74</td>
<td>73.61%</td>
</tr>
<tr>
<td>R43C80</td>
<td>73.61%</td>
</tr>
<tr>
<td>R44C61</td>
<td>72.22%</td>
</tr>
<tr>
<td>R58C60</td>
<td>72.22%</td>
</tr>
<tr>
<td>R52C53</td>
<td>72.22%</td>
</tr>
<tr>
<td>R42C80</td>
<td>72.22%</td>
</tr>
<tr>
<td>R47C68</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
