

================================================================
== Vivado HLS Report for 'Relu1D'
================================================================
* Date:           Wed Apr 26 21:03:25 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.518|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  65538|  65538|  65538|  65538|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+-------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- loop_dim  |  65536|  65536|         2|          1|          1|  65536|    yes   |
        +------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      83|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      81|
|Register         |        -|      -|      25|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      25|     164|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_102_p2                     |     +    |      0|  0|  24|          17|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_96_p2                      |   icmp   |      0|  0|  18|          17|          18|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_V_48_fu_120_p3                |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  83|          41|          26|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_85                 |   9|          2|   17|         34|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|   23|         49|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_85                 |  17|   0|   17|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_reg_133              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    Relu1D    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    Relu1D    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    Relu1D    | return value |
|start_full_n    |  in |    1| ap_ctrl_hs |    Relu1D    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    Relu1D    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    Relu1D    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    Relu1D    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    Relu1D    | return value |
|start_out       | out |    1| ap_ctrl_hs |    Relu1D    | return value |
|start_write     | out |    1| ap_ctrl_hs |    Relu1D    | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str571, i32 0, i32 0, [1 x i8]* @p_str572, [1 x i8]* @p_str573, [1 x i8]* @p_str574, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str575, [1 x i8]* @p_str576)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str564, i32 0, i32 0, [1 x i8]* @p_str565, [1 x i8]* @p_str566, [1 x i8]* @p_str567, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str568, [1 x i8]* @p_str569)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.30ns)   --->   "br label %1" [S1/conv1d.h:1114]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i17 [ 0, %0 ], [ %i_3, %._crit_edge ]"   --->   Operation 8 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.94ns)   --->   "%tmp = icmp eq i17 %i, -65536" [S1/conv1d.h:1114]   --->   Operation 9 'icmp' 'tmp' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.75ns)   --->   "%i_3 = add i17 %i, 1" [S1/conv1d.h:1114]   --->   Operation 11 'add' 'i_3' <Predicate = true> <Delay = 1.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %._crit_edge" [S1/conv1d.h:1114]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.51>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str55) nounwind" [S1/conv1d.h:1115]   --->   Operation 13 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str55)" [S1/conv1d.h:1115]   --->   Operation 14 'specregionbegin' 'tmp_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S1/conv1d.h:1116]   --->   Operation 15 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (3.40ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [S1/conv1d.h:1118]   --->   Operation 16 'read' 'tmp_V' <Predicate = (!tmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_373 = trunc i32 %tmp_V to i31" [S1/conv1d.h:1131]   --->   Operation 17 'trunc' 'tmp_373' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V, i32 31)" [S1/conv1d.h:1131]   --->   Operation 18 'bitselect' 'tmp_374' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.71ns)   --->   "%tmp_V_48 = select i1 %tmp_374, i31 0, i31 %tmp_373" [S1/conv1d.h:1131]   --->   Operation 19 'select' 'tmp_V_48' <Predicate = (!tmp)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V_3 = zext i31 %tmp_V_48 to i32" [S1/conv1d.h:1131]   --->   Operation 20 'zext' 'tmp_V_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_3)" [S1/conv1d.h:1144]   --->   Operation 21 'write' <Predicate = (!tmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str55, i32 %tmp_38)" [S1/conv1d.h:1145]   --->   Operation 22 'specregionend' 'empty_137' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [S1/conv1d.h:1114]   --->   Operation 23 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [S1/conv1d.h:1146]   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5  (specinterface    ) [ 00000]
StgValue_6  (specinterface    ) [ 00000]
StgValue_7  (br               ) [ 01110]
i           (phi              ) [ 00100]
tmp         (icmp             ) [ 00110]
empty       (speclooptripcount) [ 00000]
i_3         (add              ) [ 01110]
StgValue_12 (br               ) [ 00000]
StgValue_13 (specloopname     ) [ 00000]
tmp_38      (specregionbegin  ) [ 00000]
StgValue_15 (specpipeline     ) [ 00000]
tmp_V       (read             ) [ 00000]
tmp_373     (trunc            ) [ 00000]
tmp_374     (bitselect        ) [ 00000]
tmp_V_48    (select           ) [ 00000]
tmp_V_3     (zext             ) [ 00000]
StgValue_21 (write            ) [ 00000]
empty_137   (specregionend    ) [ 00000]
StgValue_23 (br               ) [ 01110]
StgValue_24 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str571"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str572"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str573"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str574"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str575"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str576"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str564"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str565"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str566"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str567"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str568"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str569"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_V_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_21_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="31" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="17" slack="1"/>
<pin id="87" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="17" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="17" slack="0"/>
<pin id="98" dir="0" index="1" bw="17" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="17" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_373_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_373/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_374_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_374/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_V_48_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="31" slack="0"/>
<pin id="123" dir="0" index="2" bw="31" slack="0"/>
<pin id="124" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_48/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_V_3_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="tmp_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_3_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="17" slack="0"/>
<pin id="139" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="60" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="68" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="89" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="89" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="72" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="62" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="72" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="66" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="108" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="136"><net_src comp="96" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="102" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="89" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {3 }
 - Input state : 
	Port: Relu1D : in_V_V | {3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_3 : 1
		StgValue_12 : 2
	State 3
		tmp_V_48 : 1
		tmp_V_3 : 2
		StgValue_21 : 3
		empty_137 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|  select  |     tmp_V_48_fu_120     |    0    |    31   |
|----------|-------------------------|---------|---------|
|    add   |        i_3_fu_102       |    0    |    24   |
|----------|-------------------------|---------|---------|
|   icmp   |        tmp_fu_96        |    0    |    18   |
|----------|-------------------------|---------|---------|
|   read   |     tmp_V_read_fu_72    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_21_write_fu_78 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |      tmp_373_fu_108     |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|      tmp_374_fu_112     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |      tmp_V_3_fu_128     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    73   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_3_reg_137|   17   |
|  i_reg_85 |   17   |
|tmp_reg_133|    1   |
+-----------+--------+
|   Total   |   35   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   73   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   35   |    -   |
+-----------+--------+--------+
|   Total   |   35   |   73   |
+-----------+--------+--------+
