///Register `VCTR28` reader
pub type R = crate::R<VCTR28rs>;
///Register `VCTR28` writer
pub type W = crate::W<VCTR28rs>;
///Field `B896` reader - B896
pub type B896_R = crate::BitReader;
///Field `B896` writer - B896
pub type B896_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B897` reader - B897
pub type B897_R = crate::BitReader;
///Field `B897` writer - B897
pub type B897_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B898` reader - B898
pub type B898_R = crate::BitReader;
///Field `B898` writer - B898
pub type B898_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B899` reader - B899
pub type B899_R = crate::BitReader;
///Field `B899` writer - B899
pub type B899_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B900` reader - B900
pub type B900_R = crate::BitReader;
///Field `B900` writer - B900
pub type B900_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B901` reader - B901
pub type B901_R = crate::BitReader;
///Field `B901` writer - B901
pub type B901_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B902` reader - B902
pub type B902_R = crate::BitReader;
///Field `B902` writer - B902
pub type B902_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B903` reader - B903
pub type B903_R = crate::BitReader;
///Field `B903` writer - B903
pub type B903_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B904` reader - B904
pub type B904_R = crate::BitReader;
///Field `B904` writer - B904
pub type B904_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B905` reader - B905
pub type B905_R = crate::BitReader;
///Field `B905` writer - B905
pub type B905_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B906` reader - B906
pub type B906_R = crate::BitReader;
///Field `B906` writer - B906
pub type B906_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B907` reader - B907
pub type B907_R = crate::BitReader;
///Field `B907` writer - B907
pub type B907_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B908` reader - B908
pub type B908_R = crate::BitReader;
///Field `B908` writer - B908
pub type B908_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B909` reader - B909
pub type B909_R = crate::BitReader;
///Field `B909` writer - B909
pub type B909_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B910` reader - B910
pub type B910_R = crate::BitReader;
///Field `B910` writer - B910
pub type B910_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B911` reader - B911
pub type B911_R = crate::BitReader;
///Field `B911` writer - B911
pub type B911_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B912` reader - B912
pub type B912_R = crate::BitReader;
///Field `B912` writer - B912
pub type B912_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B913` reader - B913
pub type B913_R = crate::BitReader;
///Field `B913` writer - B913
pub type B913_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B914` reader - B914
pub type B914_R = crate::BitReader;
///Field `B914` writer - B914
pub type B914_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B915` reader - B915
pub type B915_R = crate::BitReader;
///Field `B915` writer - B915
pub type B915_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B916` reader - B916
pub type B916_R = crate::BitReader;
///Field `B916` writer - B916
pub type B916_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B917` reader - B917
pub type B917_R = crate::BitReader;
///Field `B917` writer - B917
pub type B917_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B918` reader - B918
pub type B918_R = crate::BitReader;
///Field `B918` writer - B918
pub type B918_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B919` reader - B919
pub type B919_R = crate::BitReader;
///Field `B919` writer - B919
pub type B919_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B920` reader - B920
pub type B920_R = crate::BitReader;
///Field `B920` writer - B920
pub type B920_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B921` reader - B921
pub type B921_R = crate::BitReader;
///Field `B921` writer - B921
pub type B921_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B922` reader - B922
pub type B922_R = crate::BitReader;
///Field `B922` writer - B922
pub type B922_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B923` reader - B923
pub type B923_R = crate::BitReader;
///Field `B923` writer - B923
pub type B923_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B924` reader - B924
pub type B924_R = crate::BitReader;
///Field `B924` writer - B924
pub type B924_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B925` reader - B925
pub type B925_R = crate::BitReader;
///Field `B925` writer - B925
pub type B925_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B926` reader - B926
pub type B926_R = crate::BitReader;
///Field `B926` writer - B926
pub type B926_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B927` reader - B927
pub type B927_R = crate::BitReader;
///Field `B927` writer - B927
pub type B927_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B896
    #[inline(always)]
    pub fn b896(&self) -> B896_R {
        B896_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B897
    #[inline(always)]
    pub fn b897(&self) -> B897_R {
        B897_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B898
    #[inline(always)]
    pub fn b898(&self) -> B898_R {
        B898_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B899
    #[inline(always)]
    pub fn b899(&self) -> B899_R {
        B899_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B900
    #[inline(always)]
    pub fn b900(&self) -> B900_R {
        B900_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B901
    #[inline(always)]
    pub fn b901(&self) -> B901_R {
        B901_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B902
    #[inline(always)]
    pub fn b902(&self) -> B902_R {
        B902_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B903
    #[inline(always)]
    pub fn b903(&self) -> B903_R {
        B903_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B904
    #[inline(always)]
    pub fn b904(&self) -> B904_R {
        B904_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B905
    #[inline(always)]
    pub fn b905(&self) -> B905_R {
        B905_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B906
    #[inline(always)]
    pub fn b906(&self) -> B906_R {
        B906_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B907
    #[inline(always)]
    pub fn b907(&self) -> B907_R {
        B907_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B908
    #[inline(always)]
    pub fn b908(&self) -> B908_R {
        B908_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B909
    #[inline(always)]
    pub fn b909(&self) -> B909_R {
        B909_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B910
    #[inline(always)]
    pub fn b910(&self) -> B910_R {
        B910_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B911
    #[inline(always)]
    pub fn b911(&self) -> B911_R {
        B911_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B912
    #[inline(always)]
    pub fn b912(&self) -> B912_R {
        B912_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B913
    #[inline(always)]
    pub fn b913(&self) -> B913_R {
        B913_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B914
    #[inline(always)]
    pub fn b914(&self) -> B914_R {
        B914_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B915
    #[inline(always)]
    pub fn b915(&self) -> B915_R {
        B915_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B916
    #[inline(always)]
    pub fn b916(&self) -> B916_R {
        B916_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B917
    #[inline(always)]
    pub fn b917(&self) -> B917_R {
        B917_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B918
    #[inline(always)]
    pub fn b918(&self) -> B918_R {
        B918_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B919
    #[inline(always)]
    pub fn b919(&self) -> B919_R {
        B919_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B920
    #[inline(always)]
    pub fn b920(&self) -> B920_R {
        B920_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B921
    #[inline(always)]
    pub fn b921(&self) -> B921_R {
        B921_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B922
    #[inline(always)]
    pub fn b922(&self) -> B922_R {
        B922_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B923
    #[inline(always)]
    pub fn b923(&self) -> B923_R {
        B923_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B924
    #[inline(always)]
    pub fn b924(&self) -> B924_R {
        B924_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B925
    #[inline(always)]
    pub fn b925(&self) -> B925_R {
        B925_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B926
    #[inline(always)]
    pub fn b926(&self) -> B926_R {
        B926_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B927
    #[inline(always)]
    pub fn b927(&self) -> B927_R {
        B927_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR28")
            .field("b896", &self.b896())
            .field("b897", &self.b897())
            .field("b898", &self.b898())
            .field("b899", &self.b899())
            .field("b900", &self.b900())
            .field("b901", &self.b901())
            .field("b902", &self.b902())
            .field("b903", &self.b903())
            .field("b904", &self.b904())
            .field("b905", &self.b905())
            .field("b906", &self.b906())
            .field("b907", &self.b907())
            .field("b908", &self.b908())
            .field("b909", &self.b909())
            .field("b910", &self.b910())
            .field("b911", &self.b911())
            .field("b912", &self.b912())
            .field("b913", &self.b913())
            .field("b914", &self.b914())
            .field("b915", &self.b915())
            .field("b916", &self.b916())
            .field("b917", &self.b917())
            .field("b918", &self.b918())
            .field("b919", &self.b919())
            .field("b920", &self.b920())
            .field("b921", &self.b921())
            .field("b922", &self.b922())
            .field("b923", &self.b923())
            .field("b924", &self.b924())
            .field("b925", &self.b925())
            .field("b926", &self.b926())
            .field("b927", &self.b927())
            .finish()
    }
}
impl W {
    ///Bit 0 - B896
    #[inline(always)]
    pub fn b896(&mut self) -> B896_W<'_, VCTR28rs> {
        B896_W::new(self, 0)
    }
    ///Bit 1 - B897
    #[inline(always)]
    pub fn b897(&mut self) -> B897_W<'_, VCTR28rs> {
        B897_W::new(self, 1)
    }
    ///Bit 2 - B898
    #[inline(always)]
    pub fn b898(&mut self) -> B898_W<'_, VCTR28rs> {
        B898_W::new(self, 2)
    }
    ///Bit 3 - B899
    #[inline(always)]
    pub fn b899(&mut self) -> B899_W<'_, VCTR28rs> {
        B899_W::new(self, 3)
    }
    ///Bit 4 - B900
    #[inline(always)]
    pub fn b900(&mut self) -> B900_W<'_, VCTR28rs> {
        B900_W::new(self, 4)
    }
    ///Bit 5 - B901
    #[inline(always)]
    pub fn b901(&mut self) -> B901_W<'_, VCTR28rs> {
        B901_W::new(self, 5)
    }
    ///Bit 6 - B902
    #[inline(always)]
    pub fn b902(&mut self) -> B902_W<'_, VCTR28rs> {
        B902_W::new(self, 6)
    }
    ///Bit 7 - B903
    #[inline(always)]
    pub fn b903(&mut self) -> B903_W<'_, VCTR28rs> {
        B903_W::new(self, 7)
    }
    ///Bit 8 - B904
    #[inline(always)]
    pub fn b904(&mut self) -> B904_W<'_, VCTR28rs> {
        B904_W::new(self, 8)
    }
    ///Bit 9 - B905
    #[inline(always)]
    pub fn b905(&mut self) -> B905_W<'_, VCTR28rs> {
        B905_W::new(self, 9)
    }
    ///Bit 10 - B906
    #[inline(always)]
    pub fn b906(&mut self) -> B906_W<'_, VCTR28rs> {
        B906_W::new(self, 10)
    }
    ///Bit 11 - B907
    #[inline(always)]
    pub fn b907(&mut self) -> B907_W<'_, VCTR28rs> {
        B907_W::new(self, 11)
    }
    ///Bit 12 - B908
    #[inline(always)]
    pub fn b908(&mut self) -> B908_W<'_, VCTR28rs> {
        B908_W::new(self, 12)
    }
    ///Bit 13 - B909
    #[inline(always)]
    pub fn b909(&mut self) -> B909_W<'_, VCTR28rs> {
        B909_W::new(self, 13)
    }
    ///Bit 14 - B910
    #[inline(always)]
    pub fn b910(&mut self) -> B910_W<'_, VCTR28rs> {
        B910_W::new(self, 14)
    }
    ///Bit 15 - B911
    #[inline(always)]
    pub fn b911(&mut self) -> B911_W<'_, VCTR28rs> {
        B911_W::new(self, 15)
    }
    ///Bit 16 - B912
    #[inline(always)]
    pub fn b912(&mut self) -> B912_W<'_, VCTR28rs> {
        B912_W::new(self, 16)
    }
    ///Bit 17 - B913
    #[inline(always)]
    pub fn b913(&mut self) -> B913_W<'_, VCTR28rs> {
        B913_W::new(self, 17)
    }
    ///Bit 18 - B914
    #[inline(always)]
    pub fn b914(&mut self) -> B914_W<'_, VCTR28rs> {
        B914_W::new(self, 18)
    }
    ///Bit 19 - B915
    #[inline(always)]
    pub fn b915(&mut self) -> B915_W<'_, VCTR28rs> {
        B915_W::new(self, 19)
    }
    ///Bit 20 - B916
    #[inline(always)]
    pub fn b916(&mut self) -> B916_W<'_, VCTR28rs> {
        B916_W::new(self, 20)
    }
    ///Bit 21 - B917
    #[inline(always)]
    pub fn b917(&mut self) -> B917_W<'_, VCTR28rs> {
        B917_W::new(self, 21)
    }
    ///Bit 22 - B918
    #[inline(always)]
    pub fn b918(&mut self) -> B918_W<'_, VCTR28rs> {
        B918_W::new(self, 22)
    }
    ///Bit 23 - B919
    #[inline(always)]
    pub fn b919(&mut self) -> B919_W<'_, VCTR28rs> {
        B919_W::new(self, 23)
    }
    ///Bit 24 - B920
    #[inline(always)]
    pub fn b920(&mut self) -> B920_W<'_, VCTR28rs> {
        B920_W::new(self, 24)
    }
    ///Bit 25 - B921
    #[inline(always)]
    pub fn b921(&mut self) -> B921_W<'_, VCTR28rs> {
        B921_W::new(self, 25)
    }
    ///Bit 26 - B922
    #[inline(always)]
    pub fn b922(&mut self) -> B922_W<'_, VCTR28rs> {
        B922_W::new(self, 26)
    }
    ///Bit 27 - B923
    #[inline(always)]
    pub fn b923(&mut self) -> B923_W<'_, VCTR28rs> {
        B923_W::new(self, 27)
    }
    ///Bit 28 - B924
    #[inline(always)]
    pub fn b924(&mut self) -> B924_W<'_, VCTR28rs> {
        B924_W::new(self, 28)
    }
    ///Bit 29 - B925
    #[inline(always)]
    pub fn b925(&mut self) -> B925_W<'_, VCTR28rs> {
        B925_W::new(self, 29)
    }
    ///Bit 30 - B926
    #[inline(always)]
    pub fn b926(&mut self) -> B926_W<'_, VCTR28rs> {
        B926_W::new(self, 30)
    }
    ///Bit 31 - B927
    #[inline(always)]
    pub fn b927(&mut self) -> B927_W<'_, VCTR28rs> {
        B927_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr28::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr28::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR28)*/
pub struct VCTR28rs;
impl crate::RegisterSpec for VCTR28rs {
    type Ux = u32;
}
///`read()` method returns [`vctr28::R`](R) reader structure
impl crate::Readable for VCTR28rs {}
///`write(|w| ..)` method takes [`vctr28::W`](W) writer structure
impl crate::Writable for VCTR28rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR28 to value 0xffff_ffff
impl crate::Resettable for VCTR28rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
