// Seed: 1095465135
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output wor id_2,
    input tri id_3,
    input wand id_4,
    input supply1 id_5,
    input uwire id_6,
    output tri id_7,
    input tri0 id_8,
    input tri1 id_9
);
  assign id_7 = id_0;
  supply0 id_11;
  assign id_7  = 1;
  assign id_11 = id_6;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wor   id_3,
    output uwire id_4
);
  module_0(
      id_3, id_2, id_4, id_3, id_3, id_1, id_0, id_4, id_3, id_0
  );
  wire id_6;
  id_7 :
  assert property (@(posedge ~id_7) 1 - id_7)
  else if (1) id_7 <= 1;
  wire id_8;
endmodule
