Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,793
design__instance__area,10683.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00036576061393134296
power__switching__total,0.00012646907998714596
power__leakage__total,0.0000012124286286052666
power__total,0.0004934421158395708
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26097688637721894
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26097688637721894
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.18967533636150372
timing__setup__ws__corner:nom_fast_1p32V_m40C,9.825443847748895
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.189675
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.241169
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2685846343574734
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2685846343574734
timing__hold__ws__corner:nom_slow_1p08V_125C,0.8012452039751758
timing__setup__ws__corner:nom_slow_1p08V_125C,7.0798302557765185
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.801245
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.528925
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26380628983549714
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26380628983549714
timing__hold__ws__corner:nom_typ_1p20V_25C,0.40893728449876593
timing__setup__ws__corner:nom_typ_1p20V_25C,8.822061553208716
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.408937
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.987640
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26097688637721894
clock__skew__worst_setup,0.26097688637721894
timing__hold__ws,0.18967533636150372
timing__setup__ws,7.0798302557765185
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.189675
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.528925
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,793
design__instance__area__stdcell,10683.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.36913
design__instance__utilization__stdcell,0.36913
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,30
design__instance__area__class:inverter,165.11
design__instance__count__class:sequential_cell,64
design__instance__area__class:sequential_cell,3019.16
design__instance__count__class:multi_input_combinational_cell,540
design__instance__area__class:multi_input_combinational_cell,5517.59
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,134
design__instance__area__class:timing_repair_buffer,1769.04
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19966.1
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,64
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,876
route__net__special,2
route__drc_errors__iter:0,624
route__wirelength__iter:0,22935
route__drc_errors__iter:1,351
route__wirelength__iter:1,22804
route__drc_errors__iter:2,382
route__wirelength__iter:2,22742
route__drc_errors__iter:3,46
route__wirelength__iter:3,22522
route__drc_errors__iter:4,12
route__wirelength__iter:4,22524
route__drc_errors__iter:5,5
route__wirelength__iter:5,22518
route__drc_errors__iter:6,0
route__wirelength__iter:6,22507
route__drc_errors,0
route__wirelength,22507
route__vias,5470
route__vias__singlecut,5470
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,321.915
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,55
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,55
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,55
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,55
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000156182
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000193511
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000052152
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000193511
design_powergrid__voltage__worst,0.0000193511
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000193511
design_powergrid__drop__worst__net:VPWR,0.0000156182
design_powergrid__voltage__worst__net:VGND,0.0000193511
design_powergrid__drop__worst__net:VGND,0.0000193511
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000600000000000000015200514458246772164784488268196582794189453125
ir__drop__worst,0.0000155999999999999997175870181109758050297386944293975830078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
