INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Desktop/midsem/CLT_project/CLT_project.srcs/sources_1/new/CLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Desktop/midsem/CLT_project/CLT_project.srcs/sim_1/new/test_clt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Desktop/midsem/CLT_project/CLT_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
