do test_output.do
# G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/rtl
# G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/tb/output
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# ** Error: (vcom-7) Failed to open design unit file "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/rtl/spect_pkg0.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: G:/DSD/PortableApps/Quartus90sp2Portable/App/Quartus/altera/90sp2/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./test_output.do line 19
# G:/DSD/PortableApps/Quartus90sp2Portable/App/Quartus/altera/90sp2/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 $rtl_path/spect_pkg0.vhd"
do test_output.do
# G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/
# G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/tb/output
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package spect_pkg0
# -- Compiling package body spect_pkg0
# -- Loading package spect_pkg0
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Compiling package spect_pkg
# -- Compiling package body spect_pkg
# -- Loading package spect_pkg
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity output_buffer
# -- Compiling architecture rtl of output_buffer
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity tb_output_buffer
# -- Compiling architecture sim of tb_output_buffer
# -- Loading entity output_buffer
# vsim -voptargs=\"+acc\" work.tb_output_buffer 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.spect_pkg0(body)
# Loading work.spect_pkg(body)
# Loading work.tb_output_buffer(sim)
# Loading work.output_buffer(rtl)
# ** Failure: Simulation finished.
#    Time: 610 ns  Iteration: 0  Process: /tb_output_buffer/stim_proc File: G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/tb/output/tb_output_buffer.vhd
# Break in Process stim_proc at G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/tb/output/tb_output_buffer.vhd line 104
# Simulation Breakpoint: Break in Process stim_proc at G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/tb/output/tb_output_buffer.vhd line 104
# MACRO ./test_output.do PAUSED at line 34
do test_output.do
# G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/
# G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/tb/output
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package spect_pkg0
# -- Compiling package body spect_pkg0
# -- Loading package spect_pkg0
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Compiling package spect_pkg
# -- Compiling package body spect_pkg
# -- Loading package spect_pkg
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity output_buffer
# -- Compiling architecture rtl of output_buffer
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity tb_output_buffer
# -- Compiling architecture sim of tb_output_buffer
# -- Loading entity output_buffer
# vsim -voptargs=\"+acc\" work.tb_output_buffer 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.spect_pkg0(body)
# Loading work.spect_pkg(body)
# Loading work.tb_output_buffer(sim)
# Loading work.output_buffer(rtl)
# ** Note: Simulation reached observation point; manual stop when done.
#    Time: 610 ns  Iteration: 0  Instance: /tb_output_buffer
run -all
# Break key hit 
# Simulation stop requested.
do test_output.do
# G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/
# G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/tb/output
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package spect_pkg0
# -- Compiling package body spect_pkg0
# -- Loading package spect_pkg0
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Compiling package spect_pkg
# -- Compiling package body spect_pkg
# -- Loading package spect_pkg
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity output_buffer
# -- Compiling architecture rtl of output_buffer
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity tb_output_buffer
# -- Compiling architecture sim of tb_output_buffer
# -- Loading entity output_buffer
# vsim -voptargs=\"+acc\" work.tb_output_buffer 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.spect_pkg0(body)
# Loading work.spect_pkg(body)
# Loading work.tb_output_buffer(sim)
# Loading work.output_buffer(rtl)
# ** Note: Simulation reached observation point; manual stop when done.
#    Time: 610 ns  Iteration: 0  Instance: /tb_output_buffer
