-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "04/15/2020 13:24:18"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	calculadora IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(17 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	LEDG : OUT std_logic_vector(7 DOWNTO 0);
	enderecamento : OUT std_logic_vector(7 DOWNTO 0);
	programcounter : OUT std_logic_vector(13 DOWNTO 0);
	pontosdecontrole : OUT std_logic_vector(11 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	bancoR3 : OUT std_logic_vector(2 DOWNTO 0);
	banco001 : OUT std_logic_vector(7 DOWNTO 0);
	saidaA : OUT std_logic_vector(7 DOWNTO 0);
	saidaB : OUT std_logic_vector(7 DOWNTO 0);
	entradaA_ULA : OUT std_logic_vector(7 DOWNTO 0);
	entradaB_ULA : OUT std_logic_vector(7 DOWNTO 0);
	saida_ULA : OUT std_logic_vector(7 DOWNTO 0)
	);
END calculadora;

ARCHITECTURE structure OF calculadora IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_enderecamento : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_programcounter : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_pontosdecontrole : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_bancoR3 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_banco001 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saidaA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saidaB : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entradaA_ULA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entradaB_ULA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida_ULA : std_logic_vector(7 DOWNTO 0);
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[0]~14_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[4]~23\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[5]~24_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~5_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~13_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[5]~25\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[6]~26_combout\ : std_logic;
SIGNAL \Processador|UC|Equal2~0_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[6]~27\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[7]~28_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[8]~31\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[9]~32_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[9]~33\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[10]~34_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[10]~35\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[11]~36_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~1_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[11]~37\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[12]~38_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[12]~39\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[13]~40_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~6_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~7_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[7]~29\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[8]~30_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~10_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~11_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~12_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[0]~15\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[1]~16_combout\ : std_logic;
SIGNAL \Processador|UC|Equal2~1_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[1]~17\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[2]~18_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[2]~19\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[3]~20_combout\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[3]~21\ : std_logic;
SIGNAL \Processador|FD|PC|DOUT[4]~22_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~0_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~2_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~3_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~4_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~8_combout\ : std_logic;
SIGNAL \Processador|FD|ROM|memROM~9_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaB[7]~0_combout\ : std_logic;
SIGNAL \Processador|FD|Mux2|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaA[0]~0_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[0]~0_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|saida[3]~0_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|Add0~0_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaB[1]~2_combout\ : std_logic;
SIGNAL \RAM|ram~705_q\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaB[2]~3_combout\ : std_logic;
SIGNAL \RAM|ram~706_q\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaB[4]~5_combout\ : std_logic;
SIGNAL \RAM|ram~708_q\ : std_logic;
SIGNAL \RAM|ram~740_q\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaB[3]~4_combout\ : std_logic;
SIGNAL \RAM|ram~707_q\ : std_logic;
SIGNAL \RAM|ram~739_q\ : std_logic;
SIGNAL \RAM|ram~1734_combout\ : std_logic;
SIGNAL \RAM|ram~1735_combout\ : std_logic;
SIGNAL \RAM|ram~675_q\ : std_logic;
SIGNAL \RAM|ram~1299_combout\ : std_logic;
SIGNAL \RAM|ram~1736_combout\ : std_logic;
SIGNAL \RAM|ram~1737_combout\ : std_logic;
SIGNAL \RAM|ram~771_q\ : std_logic;
SIGNAL \RAM|ram~1300_combout\ : std_logic;
SIGNAL \RAM|ram~1738_combout\ : std_logic;
SIGNAL \RAM|ram~1739_combout\ : std_logic;
SIGNAL \RAM|ram~731_q\ : std_logic;
SIGNAL \RAM|ram~1740_combout\ : std_logic;
SIGNAL \RAM|ram~1741_combout\ : std_logic;
SIGNAL \RAM|ram~699_q\ : std_logic;
SIGNAL \RAM|ram~1742_combout\ : std_logic;
SIGNAL \RAM|ram~1743_combout\ : std_logic;
SIGNAL \RAM|ram~667_q\ : std_logic;
SIGNAL \RAM|ram~1301_combout\ : std_logic;
SIGNAL \RAM|ram~1744_combout\ : std_logic;
SIGNAL \RAM|ram~1745_combout\ : std_logic;
SIGNAL \RAM|ram~763_q\ : std_logic;
SIGNAL \RAM|ram~1302_combout\ : std_logic;
SIGNAL \RAM|ram~1746_combout\ : std_logic;
SIGNAL \RAM|ram~1747_combout\ : std_logic;
SIGNAL \RAM|ram~691_q\ : std_logic;
SIGNAL \RAM|ram~1748_combout\ : std_logic;
SIGNAL \RAM|ram~1749_combout\ : std_logic;
SIGNAL \RAM|ram~723_q\ : std_logic;
SIGNAL \RAM|ram~1750_combout\ : std_logic;
SIGNAL \RAM|ram~1751_combout\ : std_logic;
SIGNAL \RAM|ram~659_q\ : std_logic;
SIGNAL \RAM|ram~1303_combout\ : std_logic;
SIGNAL \RAM|ram~1752_combout\ : std_logic;
SIGNAL \RAM|ram~1753_combout\ : std_logic;
SIGNAL \RAM|ram~755_q\ : std_logic;
SIGNAL \RAM|ram~1304_combout\ : std_logic;
SIGNAL \RAM|ram~1305_combout\ : std_logic;
SIGNAL \RAM|ram~1754_combout\ : std_logic;
SIGNAL \RAM|ram~1755_combout\ : std_logic;
SIGNAL \RAM|ram~747_q\ : std_logic;
SIGNAL \RAM|ram~1756_combout\ : std_logic;
SIGNAL \RAM|ram~1757_combout\ : std_logic;
SIGNAL \RAM|ram~715_q\ : std_logic;
SIGNAL \RAM|ram~1758_combout\ : std_logic;
SIGNAL \RAM|ram~1759_combout\ : std_logic;
SIGNAL \RAM|ram~683_q\ : std_logic;
SIGNAL \RAM|ram~1306_combout\ : std_logic;
SIGNAL \RAM|ram~1760_combout\ : std_logic;
SIGNAL \RAM|ram~1761_combout\ : std_logic;
SIGNAL \RAM|ram~779_q\ : std_logic;
SIGNAL \RAM|ram~1307_combout\ : std_logic;
SIGNAL \RAM|ram~1308_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaB[5]~6_combout\ : std_logic;
SIGNAL \RAM|ram~709_q\ : std_logic;
SIGNAL \RAM|ram~741_q\ : std_logic;
SIGNAL \RAM|ram~677_q\ : std_logic;
SIGNAL \RAM|ram~1470_combout\ : std_logic;
SIGNAL \RAM|ram~773_q\ : std_logic;
SIGNAL \RAM|ram~1471_combout\ : std_logic;
SIGNAL \RAM|ram~733_q\ : std_logic;
SIGNAL \RAM|ram~701_q\ : std_logic;
SIGNAL \RAM|ram~669_q\ : std_logic;
SIGNAL \RAM|ram~1472_combout\ : std_logic;
SIGNAL \RAM|ram~765_q\ : std_logic;
SIGNAL \RAM|ram~1473_combout\ : std_logic;
SIGNAL \RAM|ram~693_q\ : std_logic;
SIGNAL \RAM|ram~725_q\ : std_logic;
SIGNAL \RAM|ram~661_q\ : std_logic;
SIGNAL \RAM|ram~1474_combout\ : std_logic;
SIGNAL \RAM|ram~757_q\ : std_logic;
SIGNAL \RAM|ram~1475_combout\ : std_logic;
SIGNAL \RAM|ram~1476_combout\ : std_logic;
SIGNAL \RAM|ram~749_q\ : std_logic;
SIGNAL \RAM|ram~717_q\ : std_logic;
SIGNAL \RAM|ram~685_q\ : std_logic;
SIGNAL \RAM|ram~1477_combout\ : std_logic;
SIGNAL \RAM|ram~781_q\ : std_logic;
SIGNAL \RAM|ram~1478_combout\ : std_logic;
SIGNAL \RAM|ram~1479_combout\ : std_logic;
SIGNAL \RAM|ram~837_q\ : std_logic;
SIGNAL \RAM|ram~1764_combout\ : std_logic;
SIGNAL \RAM|ram~829_q\ : std_logic;
SIGNAL \RAM|ram~1765_combout\ : std_logic;
SIGNAL \RAM|ram~821_q\ : std_logic;
SIGNAL \RAM|ram~1480_combout\ : std_logic;
SIGNAL \RAM|ram~1766_combout\ : std_logic;
SIGNAL \RAM|ram~845_q\ : std_logic;
SIGNAL \RAM|ram~1481_combout\ : std_logic;
SIGNAL \RAM|ram~1767_combout\ : std_logic;
SIGNAL \RAM|ram~861_q\ : std_logic;
SIGNAL \RAM|ram~1732_combout\ : std_logic;
SIGNAL \RAM|ram~1768_combout\ : std_logic;
SIGNAL \RAM|ram~869_q\ : std_logic;
SIGNAL \RAM|ram~1769_combout\ : std_logic;
SIGNAL \RAM|ram~853_q\ : std_logic;
SIGNAL \RAM|ram~1482_combout\ : std_logic;
SIGNAL \RAM|ram~1770_combout\ : std_logic;
SIGNAL \RAM|ram~877_q\ : std_logic;
SIGNAL \RAM|ram~1483_combout\ : std_logic;
SIGNAL \RAM|ram~1771_combout\ : std_logic;
SIGNAL \RAM|ram~797_q\ : std_logic;
SIGNAL \RAM|ram~1772_combout\ : std_logic;
SIGNAL \RAM|ram~805_q\ : std_logic;
SIGNAL \RAM|ram~1773_combout\ : std_logic;
SIGNAL \RAM|ram~789_q\ : std_logic;
SIGNAL \RAM|ram~1484_combout\ : std_logic;
SIGNAL \RAM|ram~1774_combout\ : std_logic;
SIGNAL \RAM|ram~813_q\ : std_logic;
SIGNAL \RAM|ram~1485_combout\ : std_logic;
SIGNAL \RAM|ram~1486_combout\ : std_logic;
SIGNAL \RAM|ram~1775_combout\ : std_logic;
SIGNAL \RAM|ram~901_q\ : std_logic;
SIGNAL \RAM|ram~1776_combout\ : std_logic;
SIGNAL \RAM|ram~893_q\ : std_logic;
SIGNAL \RAM|ram~1777_combout\ : std_logic;
SIGNAL \RAM|ram~885_q\ : std_logic;
SIGNAL \RAM|ram~1487_combout\ : std_logic;
SIGNAL \RAM|ram~1778_combout\ : std_logic;
SIGNAL \RAM|ram~909_q\ : std_logic;
SIGNAL \RAM|ram~1488_combout\ : std_logic;
SIGNAL \RAM|ram~1489_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaB[6]~7_combout\ : std_logic;
SIGNAL \RAM|ram~710_q\ : std_logic;
SIGNAL \RAM|ram~742_q\ : std_logic;
SIGNAL \RAM|ram~678_q\ : std_logic;
SIGNAL \RAM|ram~1555_combout\ : std_logic;
SIGNAL \RAM|ram~774_q\ : std_logic;
SIGNAL \RAM|ram~1556_combout\ : std_logic;
SIGNAL \RAM|ram~734_q\ : std_logic;
SIGNAL \RAM|ram~702_q\ : std_logic;
SIGNAL \RAM|ram~670_q\ : std_logic;
SIGNAL \RAM|ram~1557_combout\ : std_logic;
SIGNAL \RAM|ram~766_q\ : std_logic;
SIGNAL \RAM|ram~1558_combout\ : std_logic;
SIGNAL \RAM|ram~694_q\ : std_logic;
SIGNAL \RAM|ram~726_q\ : std_logic;
SIGNAL \RAM|ram~662_q\ : std_logic;
SIGNAL \RAM|ram~1559_combout\ : std_logic;
SIGNAL \RAM|ram~758_q\ : std_logic;
SIGNAL \RAM|ram~1560_combout\ : std_logic;
SIGNAL \RAM|ram~1561_combout\ : std_logic;
SIGNAL \RAM|ram~750_q\ : std_logic;
SIGNAL \RAM|ram~718_q\ : std_logic;
SIGNAL \RAM|ram~686_q\ : std_logic;
SIGNAL \RAM|ram~1562_combout\ : std_logic;
SIGNAL \RAM|ram~782_q\ : std_logic;
SIGNAL \RAM|ram~1563_combout\ : std_logic;
SIGNAL \RAM|ram~1564_combout\ : std_logic;
SIGNAL \RAM|ram~838_q\ : std_logic;
SIGNAL \RAM|ram~830_q\ : std_logic;
SIGNAL \RAM|ram~822_q\ : std_logic;
SIGNAL \RAM|ram~1565_combout\ : std_logic;
SIGNAL \RAM|ram~846_q\ : std_logic;
SIGNAL \RAM|ram~1566_combout\ : std_logic;
SIGNAL \RAM|ram~862_q\ : std_logic;
SIGNAL \RAM|ram~870_q\ : std_logic;
SIGNAL \RAM|ram~854_q\ : std_logic;
SIGNAL \RAM|ram~1567_combout\ : std_logic;
SIGNAL \RAM|ram~878_q\ : std_logic;
SIGNAL \RAM|ram~1568_combout\ : std_logic;
SIGNAL \RAM|ram~798_q\ : std_logic;
SIGNAL \RAM|ram~806_q\ : std_logic;
SIGNAL \RAM|ram~790_q\ : std_logic;
SIGNAL \RAM|ram~1569_combout\ : std_logic;
SIGNAL \RAM|ram~814_q\ : std_logic;
SIGNAL \RAM|ram~1570_combout\ : std_logic;
SIGNAL \RAM|ram~1571_combout\ : std_logic;
SIGNAL \RAM|ram~902_q\ : std_logic;
SIGNAL \RAM|ram~894_q\ : std_logic;
SIGNAL \RAM|ram~886_q\ : std_logic;
SIGNAL \RAM|ram~1572_combout\ : std_logic;
SIGNAL \RAM|ram~910_q\ : std_logic;
SIGNAL \RAM|ram~1573_combout\ : std_logic;
SIGNAL \RAM|ram~1574_combout\ : std_logic;
SIGNAL \RAM|ram~614_q\ : std_logic;
SIGNAL \RAM|ram~1781_combout\ : std_logic;
SIGNAL \RAM|ram~606_q\ : std_logic;
SIGNAL \RAM|ram~1782_combout\ : std_logic;
SIGNAL \RAM|ram~598_q\ : std_logic;
SIGNAL \RAM|ram~1575_combout\ : std_logic;
SIGNAL \RAM|ram~1783_combout\ : std_logic;
SIGNAL \RAM|ram~622_q\ : std_logic;
SIGNAL \RAM|ram~1576_combout\ : std_logic;
SIGNAL \RAM|ram~1784_combout\ : std_logic;
SIGNAL \RAM|ram~574_q\ : std_logic;
SIGNAL \RAM|ram~1785_combout\ : std_logic;
SIGNAL \RAM|ram~582_q\ : std_logic;
SIGNAL \RAM|ram~1786_combout\ : std_logic;
SIGNAL \RAM|ram~566_q\ : std_logic;
SIGNAL \RAM|ram~1577_combout\ : std_logic;
SIGNAL \RAM|ram~1787_combout\ : std_logic;
SIGNAL \RAM|ram~590_q\ : std_logic;
SIGNAL \RAM|ram~1578_combout\ : std_logic;
SIGNAL \RAM|ram~1788_combout\ : std_logic;
SIGNAL \RAM|ram~550_q\ : std_logic;
SIGNAL \RAM|ram~1789_combout\ : std_logic;
SIGNAL \RAM|ram~542_q\ : std_logic;
SIGNAL \RAM|ram~1790_combout\ : std_logic;
SIGNAL \RAM|ram~534_q\ : std_logic;
SIGNAL \RAM|ram~1579_combout\ : std_logic;
SIGNAL \RAM|ram~1791_combout\ : std_logic;
SIGNAL \RAM|ram~558_q\ : std_logic;
SIGNAL \RAM|ram~1580_combout\ : std_logic;
SIGNAL \RAM|ram~1581_combout\ : std_logic;
SIGNAL \RAM|ram~1792_combout\ : std_logic;
SIGNAL \RAM|ram~638_q\ : std_logic;
SIGNAL \RAM|ram~1793_combout\ : std_logic;
SIGNAL \RAM|ram~646_q\ : std_logic;
SIGNAL \RAM|ram~1794_combout\ : std_logic;
SIGNAL \RAM|ram~630_q\ : std_logic;
SIGNAL \RAM|ram~1582_combout\ : std_logic;
SIGNAL \RAM|ram~1795_combout\ : std_logic;
SIGNAL \RAM|ram~654_q\ : std_logic;
SIGNAL \RAM|ram~1583_combout\ : std_logic;
SIGNAL \RAM|ram~1584_combout\ : std_logic;
SIGNAL \RAM|ram~1585_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaB[7]~8_combout\ : std_logic;
SIGNAL \RAM|ram~711_q\ : std_logic;
SIGNAL \RAM|ram~743_q\ : std_logic;
SIGNAL \RAM|ram~679_q\ : std_logic;
SIGNAL \RAM|ram~1644_combout\ : std_logic;
SIGNAL \RAM|ram~775_q\ : std_logic;
SIGNAL \RAM|ram~1645_combout\ : std_logic;
SIGNAL \RAM|ram~735_q\ : std_logic;
SIGNAL \RAM|ram~703_q\ : std_logic;
SIGNAL \RAM|ram~671_q\ : std_logic;
SIGNAL \RAM|ram~1646_combout\ : std_logic;
SIGNAL \RAM|ram~767_q\ : std_logic;
SIGNAL \RAM|ram~1647_combout\ : std_logic;
SIGNAL \RAM|ram~695_q\ : std_logic;
SIGNAL \RAM|ram~727_q\ : std_logic;
SIGNAL \RAM|ram~663_q\ : std_logic;
SIGNAL \RAM|ram~1648_combout\ : std_logic;
SIGNAL \RAM|ram~759_q\ : std_logic;
SIGNAL \RAM|ram~1649_combout\ : std_logic;
SIGNAL \RAM|ram~1650_combout\ : std_logic;
SIGNAL \RAM|ram~751_q\ : std_logic;
SIGNAL \RAM|ram~719_q\ : std_logic;
SIGNAL \RAM|ram~687_q\ : std_logic;
SIGNAL \RAM|ram~1651_combout\ : std_logic;
SIGNAL \RAM|ram~783_q\ : std_logic;
SIGNAL \RAM|ram~1652_combout\ : std_logic;
SIGNAL \RAM|ram~1653_combout\ : std_logic;
SIGNAL \RAM|ram~839_q\ : std_logic;
SIGNAL \RAM|ram~831_q\ : std_logic;
SIGNAL \RAM|ram~823_q\ : std_logic;
SIGNAL \RAM|ram~1654_combout\ : std_logic;
SIGNAL \RAM|ram~847_q\ : std_logic;
SIGNAL \RAM|ram~1655_combout\ : std_logic;
SIGNAL \RAM|ram~863_q\ : std_logic;
SIGNAL \RAM|ram~871_q\ : std_logic;
SIGNAL \RAM|ram~855_q\ : std_logic;
SIGNAL \RAM|ram~1656_combout\ : std_logic;
SIGNAL \RAM|ram~879_q\ : std_logic;
SIGNAL \RAM|ram~1657_combout\ : std_logic;
SIGNAL \RAM|ram~799_q\ : std_logic;
SIGNAL \RAM|ram~807_q\ : std_logic;
SIGNAL \RAM|ram~791_q\ : std_logic;
SIGNAL \RAM|ram~1658_combout\ : std_logic;
SIGNAL \RAM|ram~815_q\ : std_logic;
SIGNAL \RAM|ram~1659_combout\ : std_logic;
SIGNAL \RAM|ram~1660_combout\ : std_logic;
SIGNAL \RAM|ram~903_q\ : std_logic;
SIGNAL \RAM|ram~895_q\ : std_logic;
SIGNAL \RAM|ram~887_q\ : std_logic;
SIGNAL \RAM|ram~1661_combout\ : std_logic;
SIGNAL \RAM|ram~911_q\ : std_logic;
SIGNAL \RAM|ram~1662_combout\ : std_logic;
SIGNAL \RAM|ram~1663_combout\ : std_logic;
SIGNAL \RAM|ram~615_q\ : std_logic;
SIGNAL \RAM|ram~607_q\ : std_logic;
SIGNAL \RAM|ram~599_q\ : std_logic;
SIGNAL \RAM|ram~1664_combout\ : std_logic;
SIGNAL \RAM|ram~623_q\ : std_logic;
SIGNAL \RAM|ram~1665_combout\ : std_logic;
SIGNAL \RAM|ram~575_q\ : std_logic;
SIGNAL \RAM|ram~583_q\ : std_logic;
SIGNAL \RAM|ram~567_q\ : std_logic;
SIGNAL \RAM|ram~1666_combout\ : std_logic;
SIGNAL \RAM|ram~591_q\ : std_logic;
SIGNAL \RAM|ram~1667_combout\ : std_logic;
SIGNAL \RAM|ram~551_q\ : std_logic;
SIGNAL \RAM|ram~543_q\ : std_logic;
SIGNAL \RAM|ram~535_q\ : std_logic;
SIGNAL \RAM|ram~1668_combout\ : std_logic;
SIGNAL \RAM|ram~559_q\ : std_logic;
SIGNAL \RAM|ram~1669_combout\ : std_logic;
SIGNAL \RAM|ram~1670_combout\ : std_logic;
SIGNAL \RAM|ram~639_q\ : std_logic;
SIGNAL \RAM|ram~647_q\ : std_logic;
SIGNAL \RAM|ram~631_q\ : std_logic;
SIGNAL \RAM|ram~1671_combout\ : std_logic;
SIGNAL \RAM|ram~655_q\ : std_logic;
SIGNAL \RAM|ram~1672_combout\ : std_logic;
SIGNAL \RAM|ram~1673_combout\ : std_logic;
SIGNAL \RAM|ram~1674_combout\ : std_logic;
SIGNAL \RAM|ram~959_q\ : std_logic;
SIGNAL \RAM|ram~1798_combout\ : std_logic;
SIGNAL \RAM|ram~991_q\ : std_logic;
SIGNAL \RAM|ram~1799_combout\ : std_logic;
SIGNAL \RAM|ram~927_q\ : std_logic;
SIGNAL \RAM|ram~1675_combout\ : std_logic;
SIGNAL \RAM|ram~1800_combout\ : std_logic;
SIGNAL \RAM|ram~1023_q\ : std_logic;
SIGNAL \RAM|ram~1676_combout\ : std_logic;
SIGNAL \RAM|ram~1801_combout\ : std_logic;
SIGNAL \RAM|ram~999_q\ : std_logic;
SIGNAL \RAM|ram~1802_combout\ : std_logic;
SIGNAL \RAM|ram~967_q\ : std_logic;
SIGNAL \RAM|ram~1803_combout\ : std_logic;
SIGNAL \RAM|ram~935_q\ : std_logic;
SIGNAL \RAM|ram~1677_combout\ : std_logic;
SIGNAL \RAM|ram~1804_combout\ : std_logic;
SIGNAL \RAM|ram~1031_q\ : std_logic;
SIGNAL \RAM|ram~1678_combout\ : std_logic;
SIGNAL \RAM|ram~1805_combout\ : std_logic;
SIGNAL \RAM|ram~983_q\ : std_logic;
SIGNAL \RAM|ram~1806_combout\ : std_logic;
SIGNAL \RAM|ram~951_q\ : std_logic;
SIGNAL \RAM|ram~1807_combout\ : std_logic;
SIGNAL \RAM|ram~919_q\ : std_logic;
SIGNAL \RAM|ram~1679_combout\ : std_logic;
SIGNAL \RAM|ram~1808_combout\ : std_logic;
SIGNAL \RAM|ram~1015_q\ : std_logic;
SIGNAL \RAM|ram~1680_combout\ : std_logic;
SIGNAL \RAM|ram~1681_combout\ : std_logic;
SIGNAL \RAM|ram~1809_combout\ : std_logic;
SIGNAL \RAM|ram~975_q\ : std_logic;
SIGNAL \RAM|ram~1810_combout\ : std_logic;
SIGNAL \RAM|ram~1007_q\ : std_logic;
SIGNAL \RAM|ram~1811_combout\ : std_logic;
SIGNAL \RAM|ram~943_q\ : std_logic;
SIGNAL \RAM|ram~1682_combout\ : std_logic;
SIGNAL \RAM|ram~1812_combout\ : std_logic;
SIGNAL \RAM|ram~1039_q\ : std_logic;
SIGNAL \RAM|ram~1683_combout\ : std_logic;
SIGNAL \RAM|ram~1684_combout\ : std_logic;
SIGNAL \RAM|ram~1685_combout\ : std_logic;
SIGNAL \RAM|ram~1813_combout\ : std_logic;
SIGNAL \RAM|ram~1814_combout\ : std_logic;
SIGNAL \RAM|ram~327_q\ : std_logic;
SIGNAL \RAM|ram~1815_combout\ : std_logic;
SIGNAL \RAM|ram~319_q\ : std_logic;
SIGNAL \RAM|ram~1816_combout\ : std_logic;
SIGNAL \RAM|ram~311_q\ : std_logic;
SIGNAL \RAM|ram~1686_combout\ : std_logic;
SIGNAL \RAM|ram~1817_combout\ : std_logic;
SIGNAL \RAM|ram~335_q\ : std_logic;
SIGNAL \RAM|ram~1687_combout\ : std_logic;
SIGNAL \RAM|ram~1818_combout\ : std_logic;
SIGNAL \RAM|ram~351_q\ : std_logic;
SIGNAL \RAM|ram~1819_combout\ : std_logic;
SIGNAL \RAM|ram~359_q\ : std_logic;
SIGNAL \RAM|ram~1820_combout\ : std_logic;
SIGNAL \RAM|ram~343_q\ : std_logic;
SIGNAL \RAM|ram~1688_combout\ : std_logic;
SIGNAL \RAM|ram~1821_combout\ : std_logic;
SIGNAL \RAM|ram~367_q\ : std_logic;
SIGNAL \RAM|ram~1689_combout\ : std_logic;
SIGNAL \RAM|ram~1822_combout\ : std_logic;
SIGNAL \RAM|ram~287_q\ : std_logic;
SIGNAL \RAM|ram~1823_combout\ : std_logic;
SIGNAL \RAM|ram~295_q\ : std_logic;
SIGNAL \RAM|ram~1824_combout\ : std_logic;
SIGNAL \RAM|ram~279_q\ : std_logic;
SIGNAL \RAM|ram~1690_combout\ : std_logic;
SIGNAL \RAM|ram~1825_combout\ : std_logic;
SIGNAL \RAM|ram~303_q\ : std_logic;
SIGNAL \RAM|ram~1691_combout\ : std_logic;
SIGNAL \RAM|ram~1692_combout\ : std_logic;
SIGNAL \RAM|ram~1826_combout\ : std_logic;
SIGNAL \RAM|ram~391_q\ : std_logic;
SIGNAL \RAM|ram~1827_combout\ : std_logic;
SIGNAL \RAM|ram~383_q\ : std_logic;
SIGNAL \RAM|ram~1828_combout\ : std_logic;
SIGNAL \RAM|ram~375_q\ : std_logic;
SIGNAL \RAM|ram~1693_combout\ : std_logic;
SIGNAL \RAM|ram~1829_combout\ : std_logic;
SIGNAL \RAM|ram~399_q\ : std_logic;
SIGNAL \RAM|ram~1694_combout\ : std_logic;
SIGNAL \RAM|ram~1695_combout\ : std_logic;
SIGNAL \RAM|ram~1830_combout\ : std_logic;
SIGNAL \RAM|ram~1831_combout\ : std_logic;
SIGNAL \RAM|ram~199_q\ : std_logic;
SIGNAL \RAM|ram~1832_combout\ : std_logic;
SIGNAL \RAM|ram~231_q\ : std_logic;
SIGNAL \RAM|ram~1833_combout\ : std_logic;
SIGNAL \RAM|ram~167_q\ : std_logic;
SIGNAL \RAM|ram~1696_combout\ : std_logic;
SIGNAL \RAM|ram~1834_combout\ : std_logic;
SIGNAL \RAM|ram~263_q\ : std_logic;
SIGNAL \RAM|ram~1697_combout\ : std_logic;
SIGNAL \RAM|ram~1841_combout\ : std_logic;
SIGNAL \RAM|ram~223_q\ : std_logic;
SIGNAL \RAM|ram~1840_combout\ : std_logic;
SIGNAL \RAM|ram~159_q\ : std_logic;
SIGNAL \RAM|ram~1842_combout\ : std_logic;
SIGNAL \RAM|ram~255_q\ : std_logic;
SIGNAL \RAM|ram~1839_combout\ : std_logic;
SIGNAL \RAM|ram~191_q\ : std_logic;
SIGNAL \RAM|ram~1698_combout\ : std_logic;
SIGNAL \RAM|ram~1699_combout\ : std_logic;
SIGNAL \RAM|ram~1835_combout\ : std_logic;
SIGNAL \RAM|ram~183_q\ : std_logic;
SIGNAL \RAM|ram~1838_combout\ : std_logic;
SIGNAL \RAM|ram~215_q\ : std_logic;
SIGNAL \RAM|ram~1836_combout\ : std_logic;
SIGNAL \RAM|ram~151_q\ : std_logic;
SIGNAL \RAM|ram~1700_combout\ : std_logic;
SIGNAL \RAM|ram~1837_combout\ : std_logic;
SIGNAL \RAM|ram~247_q\ : std_logic;
SIGNAL \RAM|ram~1701_combout\ : std_logic;
SIGNAL \RAM|ram~1702_combout\ : std_logic;
SIGNAL \RAM|ram~1843_combout\ : std_logic;
SIGNAL \RAM|ram~239_q\ : std_logic;
SIGNAL \RAM|ram~1844_combout\ : std_logic;
SIGNAL \RAM|ram~207_q\ : std_logic;
SIGNAL \RAM|ram~1845_combout\ : std_logic;
SIGNAL \RAM|ram~175_q\ : std_logic;
SIGNAL \RAM|ram~1703_combout\ : std_logic;
SIGNAL \RAM|ram~1846_combout\ : std_logic;
SIGNAL \RAM|ram~271_q\ : std_logic;
SIGNAL \RAM|ram~1704_combout\ : std_logic;
SIGNAL \RAM|ram~1705_combout\ : std_logic;
SIGNAL \RAM|ram~1847_combout\ : std_logic;
SIGNAL \RAM|ram~103_q\ : std_logic;
SIGNAL \RAM|ram~1848_combout\ : std_logic;
SIGNAL \RAM|ram~95_q\ : std_logic;
SIGNAL \RAM|ram~1849_combout\ : std_logic;
SIGNAL \RAM|ram~87_q\ : std_logic;
SIGNAL \RAM|ram~1706_combout\ : std_logic;
SIGNAL \RAM|ram~1850_combout\ : std_logic;
SIGNAL \RAM|ram~111_q\ : std_logic;
SIGNAL \RAM|ram~1707_combout\ : std_logic;
SIGNAL \RAM|ram~1851_combout\ : std_logic;
SIGNAL \RAM|ram~63_q\ : std_logic;
SIGNAL \RAM|ram~1852_combout\ : std_logic;
SIGNAL \RAM|ram~71_q\ : std_logic;
SIGNAL \RAM|ram~1853_combout\ : std_logic;
SIGNAL \RAM|ram~55_q\ : std_logic;
SIGNAL \RAM|ram~1708_combout\ : std_logic;
SIGNAL \RAM|ram~1854_combout\ : std_logic;
SIGNAL \RAM|ram~79_q\ : std_logic;
SIGNAL \RAM|ram~1709_combout\ : std_logic;
SIGNAL \RAM|ram~1855_combout\ : std_logic;
SIGNAL \RAM|ram~39_q\ : std_logic;
SIGNAL \RAM|ram~1856_combout\ : std_logic;
SIGNAL \RAM|ram~31_q\ : std_logic;
SIGNAL \RAM|ram~1857_combout\ : std_logic;
SIGNAL \RAM|ram~23_q\ : std_logic;
SIGNAL \RAM|ram~1710_combout\ : std_logic;
SIGNAL \RAM|ram~1858_combout\ : std_logic;
SIGNAL \RAM|ram~47_q\ : std_logic;
SIGNAL \RAM|ram~1711_combout\ : std_logic;
SIGNAL \RAM|ram~1712_combout\ : std_logic;
SIGNAL \RAM|ram~1859_combout\ : std_logic;
SIGNAL \RAM|ram~127_q\ : std_logic;
SIGNAL \RAM|ram~1860_combout\ : std_logic;
SIGNAL \RAM|ram~135_q\ : std_logic;
SIGNAL \RAM|ram~1861_combout\ : std_logic;
SIGNAL \RAM|ram~119_q\ : std_logic;
SIGNAL \RAM|ram~1713_combout\ : std_logic;
SIGNAL \RAM|ram~1862_combout\ : std_logic;
SIGNAL \RAM|ram~143_q\ : std_logic;
SIGNAL \RAM|ram~1714_combout\ : std_logic;
SIGNAL \RAM|ram~1715_combout\ : std_logic;
SIGNAL \RAM|ram~1716_combout\ : std_logic;
SIGNAL \RAM|ram~1863_combout\ : std_logic;
SIGNAL \RAM|ram~447_q\ : std_logic;
SIGNAL \RAM|ram~1864_combout\ : std_logic;
SIGNAL \RAM|ram~479_q\ : std_logic;
SIGNAL \RAM|ram~1865_combout\ : std_logic;
SIGNAL \RAM|ram~415_q\ : std_logic;
SIGNAL \RAM|ram~1717_combout\ : std_logic;
SIGNAL \RAM|ram~1866_combout\ : std_logic;
SIGNAL \RAM|ram~511_q\ : std_logic;
SIGNAL \RAM|ram~1718_combout\ : std_logic;
SIGNAL \RAM|ram~1867_combout\ : std_logic;
SIGNAL \RAM|ram~487_q\ : std_logic;
SIGNAL \RAM|ram~1868_combout\ : std_logic;
SIGNAL \RAM|ram~455_q\ : std_logic;
SIGNAL \RAM|ram~1869_combout\ : std_logic;
SIGNAL \RAM|ram~423_q\ : std_logic;
SIGNAL \RAM|ram~1719_combout\ : std_logic;
SIGNAL \RAM|ram~1870_combout\ : std_logic;
SIGNAL \RAM|ram~519_q\ : std_logic;
SIGNAL \RAM|ram~1720_combout\ : std_logic;
SIGNAL \RAM|ram~1871_combout\ : std_logic;
SIGNAL \RAM|ram~471_q\ : std_logic;
SIGNAL \RAM|ram~1872_combout\ : std_logic;
SIGNAL \RAM|ram~439_q\ : std_logic;
SIGNAL \RAM|ram~1873_combout\ : std_logic;
SIGNAL \RAM|ram~407_q\ : std_logic;
SIGNAL \RAM|ram~1721_combout\ : std_logic;
SIGNAL \RAM|ram~1874_combout\ : std_logic;
SIGNAL \RAM|ram~503_q\ : std_logic;
SIGNAL \RAM|ram~1722_combout\ : std_logic;
SIGNAL \RAM|ram~1723_combout\ : std_logic;
SIGNAL \RAM|ram~1875_combout\ : std_logic;
SIGNAL \RAM|ram~463_q\ : std_logic;
SIGNAL \RAM|ram~1876_combout\ : std_logic;
SIGNAL \RAM|ram~495_q\ : std_logic;
SIGNAL \RAM|ram~1877_combout\ : std_logic;
SIGNAL \RAM|ram~431_q\ : std_logic;
SIGNAL \RAM|ram~1724_combout\ : std_logic;
SIGNAL \RAM|ram~1878_combout\ : std_logic;
SIGNAL \RAM|ram~527_q\ : std_logic;
SIGNAL \RAM|ram~1725_combout\ : std_logic;
SIGNAL \RAM|ram~1726_combout\ : std_logic;
SIGNAL \RAM|ram~1727_combout\ : std_logic;
SIGNAL \RAM|ram~1728_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \decodificador|habilita[1]~5_combout\ : std_logic;
SIGNAL \Processador|FD|Mux2|saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \Processador|FD|Mux2|saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \Processador|FD|Mux2|saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaA[4]~4_combout\ : std_logic;
SIGNAL \Processador|FD|Mux2|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaA[2]~2_combout\ : std_logic;
SIGNAL \Processador|FD|Mux2|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[0]~1\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[1]~3\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[2]~5\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[3]~7\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[4]~9\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[5]~11\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[6]~13\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[7]~14_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|Add0~7_combout\ : std_logic;
SIGNAL \decodificador|habilita[1]~6_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][7]~7_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][7]~q\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaA[7]~7_combout\ : std_logic;
SIGNAL \RAM|process_0~0_combout\ : std_logic;
SIGNAL \RAM|ram~1796_combout\ : std_logic;
SIGNAL \RAM|ram~1797_combout\ : std_logic;
SIGNAL \RAM|ram~958_q\ : std_logic;
SIGNAL \RAM|ram~990_q\ : std_logic;
SIGNAL \RAM|ram~926_q\ : std_logic;
SIGNAL \RAM|ram~1586_combout\ : std_logic;
SIGNAL \RAM|ram~1022_q\ : std_logic;
SIGNAL \RAM|ram~1587_combout\ : std_logic;
SIGNAL \RAM|ram~998_q\ : std_logic;
SIGNAL \RAM|ram~966_q\ : std_logic;
SIGNAL \RAM|ram~934_q\ : std_logic;
SIGNAL \RAM|ram~1588_combout\ : std_logic;
SIGNAL \RAM|ram~1030_q\ : std_logic;
SIGNAL \RAM|ram~1589_combout\ : std_logic;
SIGNAL \RAM|ram~982_q\ : std_logic;
SIGNAL \RAM|ram~950_q\ : std_logic;
SIGNAL \RAM|ram~918_q\ : std_logic;
SIGNAL \RAM|ram~1590_combout\ : std_logic;
SIGNAL \RAM|ram~1014_q\ : std_logic;
SIGNAL \RAM|ram~1591_combout\ : std_logic;
SIGNAL \RAM|ram~1592_combout\ : std_logic;
SIGNAL \RAM|ram~974_q\ : std_logic;
SIGNAL \RAM|ram~1006_q\ : std_logic;
SIGNAL \RAM|ram~942_q\ : std_logic;
SIGNAL \RAM|ram~1593_combout\ : std_logic;
SIGNAL \RAM|ram~1038_q\ : std_logic;
SIGNAL \RAM|ram~1594_combout\ : std_logic;
SIGNAL \RAM|ram~1595_combout\ : std_logic;
SIGNAL \RAM|ram~1596_combout\ : std_logic;
SIGNAL \RAM|ram~326_q\ : std_logic;
SIGNAL \RAM|ram~318_q\ : std_logic;
SIGNAL \RAM|ram~310_q\ : std_logic;
SIGNAL \RAM|ram~1597_combout\ : std_logic;
SIGNAL \RAM|ram~334_q\ : std_logic;
SIGNAL \RAM|ram~1598_combout\ : std_logic;
SIGNAL \RAM|ram~350_q\ : std_logic;
SIGNAL \RAM|ram~358_q\ : std_logic;
SIGNAL \RAM|ram~342_q\ : std_logic;
SIGNAL \RAM|ram~1599_combout\ : std_logic;
SIGNAL \RAM|ram~366_q\ : std_logic;
SIGNAL \RAM|ram~1600_combout\ : std_logic;
SIGNAL \RAM|ram~286_q\ : std_logic;
SIGNAL \RAM|ram~294_q\ : std_logic;
SIGNAL \RAM|ram~278_q\ : std_logic;
SIGNAL \RAM|ram~1601_combout\ : std_logic;
SIGNAL \RAM|ram~302_q\ : std_logic;
SIGNAL \RAM|ram~1602_combout\ : std_logic;
SIGNAL \RAM|ram~1603_combout\ : std_logic;
SIGNAL \RAM|ram~390_q\ : std_logic;
SIGNAL \RAM|ram~382_q\ : std_logic;
SIGNAL \RAM|ram~374_q\ : std_logic;
SIGNAL \RAM|ram~1604_combout\ : std_logic;
SIGNAL \RAM|ram~398_q\ : std_logic;
SIGNAL \RAM|ram~1605_combout\ : std_logic;
SIGNAL \RAM|ram~1606_combout\ : std_logic;
SIGNAL \RAM|ram~198_q\ : std_logic;
SIGNAL \RAM|ram~230_q\ : std_logic;
SIGNAL \RAM|ram~166_q\ : std_logic;
SIGNAL \RAM|ram~1607_combout\ : std_logic;
SIGNAL \RAM|ram~262_q\ : std_logic;
SIGNAL \RAM|ram~1608_combout\ : std_logic;
SIGNAL \RAM|ram~222_q\ : std_logic;
SIGNAL \RAM|ram~158_q\ : std_logic;
SIGNAL \RAM|ram~254_q\ : std_logic;
SIGNAL \RAM|ram~190_q\ : std_logic;
SIGNAL \RAM|ram~1609_combout\ : std_logic;
SIGNAL \RAM|ram~1610_combout\ : std_logic;
SIGNAL \RAM|ram~182_q\ : std_logic;
SIGNAL \RAM|ram~214_q\ : std_logic;
SIGNAL \RAM|ram~150_q\ : std_logic;
SIGNAL \RAM|ram~1611_combout\ : std_logic;
SIGNAL \RAM|ram~1612_combout\ : std_logic;
SIGNAL \RAM|ram~1613_combout\ : std_logic;
SIGNAL \RAM|ram~1614_combout\ : std_logic;
SIGNAL \RAM|ram~1615_combout\ : std_logic;
SIGNAL \RAM|ram~246_q\ : std_logic;
SIGNAL \RAM|ram~1616_combout\ : std_logic;
SIGNAL \RAM|ram~1617_combout\ : std_logic;
SIGNAL \RAM|ram~238_q\ : std_logic;
SIGNAL \RAM|ram~206_q\ : std_logic;
SIGNAL \RAM|ram~174_q\ : std_logic;
SIGNAL \RAM|ram~1618_combout\ : std_logic;
SIGNAL \RAM|ram~270_q\ : std_logic;
SIGNAL \RAM|ram~1619_combout\ : std_logic;
SIGNAL \RAM|ram~1620_combout\ : std_logic;
SIGNAL \RAM|ram~102_q\ : std_logic;
SIGNAL \RAM|ram~94_q\ : std_logic;
SIGNAL \RAM|ram~86_q\ : std_logic;
SIGNAL \RAM|ram~1621_combout\ : std_logic;
SIGNAL \RAM|ram~110_q\ : std_logic;
SIGNAL \RAM|ram~1622_combout\ : std_logic;
SIGNAL \RAM|ram~62_q\ : std_logic;
SIGNAL \RAM|ram~70_q\ : std_logic;
SIGNAL \RAM|ram~54_q\ : std_logic;
SIGNAL \RAM|ram~1623_combout\ : std_logic;
SIGNAL \RAM|ram~78_q\ : std_logic;
SIGNAL \RAM|ram~1624_combout\ : std_logic;
SIGNAL \RAM|ram~38_q\ : std_logic;
SIGNAL \RAM|ram~30_q\ : std_logic;
SIGNAL \RAM|ram~22_q\ : std_logic;
SIGNAL \RAM|ram~1625_combout\ : std_logic;
SIGNAL \RAM|ram~46_q\ : std_logic;
SIGNAL \RAM|ram~1626_combout\ : std_logic;
SIGNAL \RAM|ram~1627_combout\ : std_logic;
SIGNAL \RAM|ram~126_q\ : std_logic;
SIGNAL \RAM|ram~134_q\ : std_logic;
SIGNAL \RAM|ram~118_q\ : std_logic;
SIGNAL \RAM|ram~1628_combout\ : std_logic;
SIGNAL \RAM|ram~142_q\ : std_logic;
SIGNAL \RAM|ram~1629_combout\ : std_logic;
SIGNAL \RAM|ram~1630_combout\ : std_logic;
SIGNAL \RAM|ram~1631_combout\ : std_logic;
SIGNAL \RAM|ram~446_q\ : std_logic;
SIGNAL \RAM|ram~478_q\ : std_logic;
SIGNAL \RAM|ram~414_q\ : std_logic;
SIGNAL \RAM|ram~1632_combout\ : std_logic;
SIGNAL \RAM|ram~510_q\ : std_logic;
SIGNAL \RAM|ram~1633_combout\ : std_logic;
SIGNAL \RAM|ram~486_q\ : std_logic;
SIGNAL \RAM|ram~454_q\ : std_logic;
SIGNAL \RAM|ram~422_q\ : std_logic;
SIGNAL \RAM|ram~1634_combout\ : std_logic;
SIGNAL \RAM|ram~518_q\ : std_logic;
SIGNAL \RAM|ram~1635_combout\ : std_logic;
SIGNAL \RAM|ram~470_q\ : std_logic;
SIGNAL \RAM|ram~438_q\ : std_logic;
SIGNAL \RAM|ram~406_q\ : std_logic;
SIGNAL \RAM|ram~1636_combout\ : std_logic;
SIGNAL \RAM|ram~502_q\ : std_logic;
SIGNAL \RAM|ram~1637_combout\ : std_logic;
SIGNAL \RAM|ram~1638_combout\ : std_logic;
SIGNAL \RAM|ram~462_q\ : std_logic;
SIGNAL \RAM|ram~494_q\ : std_logic;
SIGNAL \RAM|ram~430_q\ : std_logic;
SIGNAL \RAM|ram~1639_combout\ : std_logic;
SIGNAL \RAM|ram~526_q\ : std_logic;
SIGNAL \RAM|ram~1640_combout\ : std_logic;
SIGNAL \RAM|ram~1641_combout\ : std_logic;
SIGNAL \RAM|ram~1642_combout\ : std_logic;
SIGNAL \RAM|ram~1643_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][6]~6_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][6]~q\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaA[6]~6_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[6]~12_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|Add0~6_combout\ : std_logic;
SIGNAL \RAM|ram~1779_combout\ : std_logic;
SIGNAL \RAM|ram~1780_combout\ : std_logic;
SIGNAL \RAM|ram~613_q\ : std_logic;
SIGNAL \RAM|ram~605_q\ : std_logic;
SIGNAL \RAM|ram~597_q\ : std_logic;
SIGNAL \RAM|ram~1490_combout\ : std_logic;
SIGNAL \RAM|ram~621_q\ : std_logic;
SIGNAL \RAM|ram~1491_combout\ : std_logic;
SIGNAL \RAM|ram~573_q\ : std_logic;
SIGNAL \RAM|ram~581_q\ : std_logic;
SIGNAL \RAM|ram~565_q\ : std_logic;
SIGNAL \RAM|ram~1492_combout\ : std_logic;
SIGNAL \RAM|ram~589_q\ : std_logic;
SIGNAL \RAM|ram~1493_combout\ : std_logic;
SIGNAL \RAM|ram~549_q\ : std_logic;
SIGNAL \RAM|ram~541_q\ : std_logic;
SIGNAL \RAM|ram~533_q\ : std_logic;
SIGNAL \RAM|ram~1494_combout\ : std_logic;
SIGNAL \RAM|ram~557_q\ : std_logic;
SIGNAL \RAM|ram~1495_combout\ : std_logic;
SIGNAL \RAM|ram~1496_combout\ : std_logic;
SIGNAL \RAM|ram~637_q\ : std_logic;
SIGNAL \RAM|ram~645_q\ : std_logic;
SIGNAL \RAM|ram~629_q\ : std_logic;
SIGNAL \RAM|ram~1497_combout\ : std_logic;
SIGNAL \RAM|ram~653_q\ : std_logic;
SIGNAL \RAM|ram~1498_combout\ : std_logic;
SIGNAL \RAM|ram~1499_combout\ : std_logic;
SIGNAL \RAM|ram~1500_combout\ : std_logic;
SIGNAL \RAM|ram~957_q\ : std_logic;
SIGNAL \RAM|ram~989_q\ : std_logic;
SIGNAL \RAM|ram~925_q\ : std_logic;
SIGNAL \RAM|ram~1501_combout\ : std_logic;
SIGNAL \RAM|ram~1021_q\ : std_logic;
SIGNAL \RAM|ram~1502_combout\ : std_logic;
SIGNAL \RAM|ram~997_q\ : std_logic;
SIGNAL \RAM|ram~965_q\ : std_logic;
SIGNAL \RAM|ram~933_q\ : std_logic;
SIGNAL \RAM|ram~1503_combout\ : std_logic;
SIGNAL \RAM|ram~1029_q\ : std_logic;
SIGNAL \RAM|ram~1504_combout\ : std_logic;
SIGNAL \RAM|ram~981_q\ : std_logic;
SIGNAL \RAM|ram~949_q\ : std_logic;
SIGNAL \RAM|ram~917_q\ : std_logic;
SIGNAL \RAM|ram~1505_combout\ : std_logic;
SIGNAL \RAM|ram~1013_q\ : std_logic;
SIGNAL \RAM|ram~1506_combout\ : std_logic;
SIGNAL \RAM|ram~1507_combout\ : std_logic;
SIGNAL \RAM|ram~973_q\ : std_logic;
SIGNAL \RAM|ram~1005_q\ : std_logic;
SIGNAL \RAM|ram~941_q\ : std_logic;
SIGNAL \RAM|ram~1508_combout\ : std_logic;
SIGNAL \RAM|ram~1037_q\ : std_logic;
SIGNAL \RAM|ram~1509_combout\ : std_logic;
SIGNAL \RAM|ram~1510_combout\ : std_logic;
SIGNAL \RAM|ram~1511_combout\ : std_logic;
SIGNAL \RAM|ram~325_q\ : std_logic;
SIGNAL \RAM|ram~317_q\ : std_logic;
SIGNAL \RAM|ram~309_q\ : std_logic;
SIGNAL \RAM|ram~1512_combout\ : std_logic;
SIGNAL \RAM|ram~333_q\ : std_logic;
SIGNAL \RAM|ram~1513_combout\ : std_logic;
SIGNAL \RAM|ram~349_q\ : std_logic;
SIGNAL \RAM|ram~357_q\ : std_logic;
SIGNAL \RAM|ram~341_q\ : std_logic;
SIGNAL \RAM|ram~1514_combout\ : std_logic;
SIGNAL \RAM|ram~365_q\ : std_logic;
SIGNAL \RAM|ram~1515_combout\ : std_logic;
SIGNAL \RAM|ram~285_q\ : std_logic;
SIGNAL \RAM|ram~293_q\ : std_logic;
SIGNAL \RAM|ram~277_q\ : std_logic;
SIGNAL \RAM|ram~1516_combout\ : std_logic;
SIGNAL \RAM|ram~301_q\ : std_logic;
SIGNAL \RAM|ram~1517_combout\ : std_logic;
SIGNAL \RAM|ram~1518_combout\ : std_logic;
SIGNAL \RAM|ram~389_q\ : std_logic;
SIGNAL \RAM|ram~381_q\ : std_logic;
SIGNAL \RAM|ram~373_q\ : std_logic;
SIGNAL \RAM|ram~1519_combout\ : std_logic;
SIGNAL \RAM|ram~397_q\ : std_logic;
SIGNAL \RAM|ram~1520_combout\ : std_logic;
SIGNAL \RAM|ram~1521_combout\ : std_logic;
SIGNAL \RAM|ram~197_q\ : std_logic;
SIGNAL \RAM|ram~229_q\ : std_logic;
SIGNAL \RAM|ram~165_q\ : std_logic;
SIGNAL \RAM|ram~1522_combout\ : std_logic;
SIGNAL \RAM|ram~261_q\ : std_logic;
SIGNAL \RAM|ram~1523_combout\ : std_logic;
SIGNAL \RAM|ram~221_q\ : std_logic;
SIGNAL \RAM|ram~189_q\ : std_logic;
SIGNAL \RAM|ram~157_q\ : std_logic;
SIGNAL \RAM|ram~1524_combout\ : std_logic;
SIGNAL \RAM|ram~253_q\ : std_logic;
SIGNAL \RAM|ram~1525_combout\ : std_logic;
SIGNAL \RAM|ram~181_q\ : std_logic;
SIGNAL \RAM|ram~213_q\ : std_logic;
SIGNAL \RAM|ram~149_q\ : std_logic;
SIGNAL \RAM|ram~1526_combout\ : std_logic;
SIGNAL \RAM|ram~245_q\ : std_logic;
SIGNAL \RAM|ram~1527_combout\ : std_logic;
SIGNAL \RAM|ram~1528_combout\ : std_logic;
SIGNAL \RAM|ram~237_q\ : std_logic;
SIGNAL \RAM|ram~205_q\ : std_logic;
SIGNAL \RAM|ram~173_q\ : std_logic;
SIGNAL \RAM|ram~1529_combout\ : std_logic;
SIGNAL \RAM|ram~269_q\ : std_logic;
SIGNAL \RAM|ram~1530_combout\ : std_logic;
SIGNAL \RAM|ram~1531_combout\ : std_logic;
SIGNAL \RAM|ram~101_q\ : std_logic;
SIGNAL \RAM|ram~93_q\ : std_logic;
SIGNAL \RAM|ram~85_q\ : std_logic;
SIGNAL \RAM|ram~1532_combout\ : std_logic;
SIGNAL \RAM|ram~109_q\ : std_logic;
SIGNAL \RAM|ram~1533_combout\ : std_logic;
SIGNAL \RAM|ram~61_q\ : std_logic;
SIGNAL \RAM|ram~69_q\ : std_logic;
SIGNAL \RAM|ram~53_q\ : std_logic;
SIGNAL \RAM|ram~1534_combout\ : std_logic;
SIGNAL \RAM|ram~77_q\ : std_logic;
SIGNAL \RAM|ram~1535_combout\ : std_logic;
SIGNAL \RAM|ram~37_q\ : std_logic;
SIGNAL \RAM|ram~29_q\ : std_logic;
SIGNAL \RAM|ram~21_q\ : std_logic;
SIGNAL \RAM|ram~1536_combout\ : std_logic;
SIGNAL \RAM|ram~45_q\ : std_logic;
SIGNAL \RAM|ram~1537_combout\ : std_logic;
SIGNAL \RAM|ram~1538_combout\ : std_logic;
SIGNAL \RAM|ram~125_q\ : std_logic;
SIGNAL \RAM|ram~133_q\ : std_logic;
SIGNAL \RAM|ram~117_q\ : std_logic;
SIGNAL \RAM|ram~1539_combout\ : std_logic;
SIGNAL \RAM|ram~141_q\ : std_logic;
SIGNAL \RAM|ram~1540_combout\ : std_logic;
SIGNAL \RAM|ram~1541_combout\ : std_logic;
SIGNAL \RAM|ram~1542_combout\ : std_logic;
SIGNAL \RAM|ram~445_q\ : std_logic;
SIGNAL \RAM|ram~477_q\ : std_logic;
SIGNAL \RAM|ram~413_q\ : std_logic;
SIGNAL \RAM|ram~1543_combout\ : std_logic;
SIGNAL \RAM|ram~509_q\ : std_logic;
SIGNAL \RAM|ram~1544_combout\ : std_logic;
SIGNAL \RAM|ram~485_q\ : std_logic;
SIGNAL \RAM|ram~453_q\ : std_logic;
SIGNAL \RAM|ram~421_q\ : std_logic;
SIGNAL \RAM|ram~1545_combout\ : std_logic;
SIGNAL \RAM|ram~517_q\ : std_logic;
SIGNAL \RAM|ram~1546_combout\ : std_logic;
SIGNAL \RAM|ram~469_q\ : std_logic;
SIGNAL \RAM|ram~437_q\ : std_logic;
SIGNAL \RAM|ram~405_q\ : std_logic;
SIGNAL \RAM|ram~1547_combout\ : std_logic;
SIGNAL \RAM|ram~501_q\ : std_logic;
SIGNAL \RAM|ram~1548_combout\ : std_logic;
SIGNAL \RAM|ram~1549_combout\ : std_logic;
SIGNAL \RAM|ram~461_q\ : std_logic;
SIGNAL \RAM|ram~493_q\ : std_logic;
SIGNAL \RAM|ram~429_q\ : std_logic;
SIGNAL \RAM|ram~1550_combout\ : std_logic;
SIGNAL \RAM|ram~525_q\ : std_logic;
SIGNAL \RAM|ram~1551_combout\ : std_logic;
SIGNAL \RAM|ram~1552_combout\ : std_logic;
SIGNAL \RAM|ram~1553_combout\ : std_logic;
SIGNAL \RAM|ram~1554_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][5]~5_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][5]~q\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaA[5]~5_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[5]~10_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|Add0~5_combout\ : std_logic;
SIGNAL \RAM|ram~1762_combout\ : std_logic;
SIGNAL \RAM|ram~1763_combout\ : std_logic;
SIGNAL \RAM|ram~835_q\ : std_logic;
SIGNAL \RAM|ram~827_q\ : std_logic;
SIGNAL \RAM|ram~819_q\ : std_logic;
SIGNAL \RAM|ram~1309_combout\ : std_logic;
SIGNAL \RAM|ram~843_q\ : std_logic;
SIGNAL \RAM|ram~1310_combout\ : std_logic;
SIGNAL \RAM|ram~859_q\ : std_logic;
SIGNAL \RAM|ram~867_q\ : std_logic;
SIGNAL \RAM|ram~851_q\ : std_logic;
SIGNAL \RAM|ram~1311_combout\ : std_logic;
SIGNAL \RAM|ram~875_q\ : std_logic;
SIGNAL \RAM|ram~1312_combout\ : std_logic;
SIGNAL \RAM|ram~795_q\ : std_logic;
SIGNAL \RAM|ram~803_q\ : std_logic;
SIGNAL \RAM|ram~787_q\ : std_logic;
SIGNAL \RAM|ram~1313_combout\ : std_logic;
SIGNAL \RAM|ram~811_q\ : std_logic;
SIGNAL \RAM|ram~1314_combout\ : std_logic;
SIGNAL \RAM|ram~1315_combout\ : std_logic;
SIGNAL \RAM|ram~899_q\ : std_logic;
SIGNAL \RAM|ram~891_q\ : std_logic;
SIGNAL \RAM|ram~883_q\ : std_logic;
SIGNAL \RAM|ram~1316_combout\ : std_logic;
SIGNAL \RAM|ram~907_q\ : std_logic;
SIGNAL \RAM|ram~1317_combout\ : std_logic;
SIGNAL \RAM|ram~1318_combout\ : std_logic;
SIGNAL \RAM|ram~611_q\ : std_logic;
SIGNAL \RAM|ram~603_q\ : std_logic;
SIGNAL \RAM|ram~595_q\ : std_logic;
SIGNAL \RAM|ram~1319_combout\ : std_logic;
SIGNAL \RAM|ram~619_q\ : std_logic;
SIGNAL \RAM|ram~1320_combout\ : std_logic;
SIGNAL \RAM|ram~571_q\ : std_logic;
SIGNAL \RAM|ram~579_q\ : std_logic;
SIGNAL \RAM|ram~563_q\ : std_logic;
SIGNAL \RAM|ram~1321_combout\ : std_logic;
SIGNAL \RAM|ram~587_q\ : std_logic;
SIGNAL \RAM|ram~1322_combout\ : std_logic;
SIGNAL \RAM|ram~547_q\ : std_logic;
SIGNAL \RAM|ram~539_q\ : std_logic;
SIGNAL \RAM|ram~531_q\ : std_logic;
SIGNAL \RAM|ram~1323_combout\ : std_logic;
SIGNAL \RAM|ram~555_q\ : std_logic;
SIGNAL \RAM|ram~1324_combout\ : std_logic;
SIGNAL \RAM|ram~1325_combout\ : std_logic;
SIGNAL \RAM|ram~635_q\ : std_logic;
SIGNAL \RAM|ram~643_q\ : std_logic;
SIGNAL \RAM|ram~627_q\ : std_logic;
SIGNAL \RAM|ram~1326_combout\ : std_logic;
SIGNAL \RAM|ram~651_q\ : std_logic;
SIGNAL \RAM|ram~1327_combout\ : std_logic;
SIGNAL \RAM|ram~1328_combout\ : std_logic;
SIGNAL \RAM|ram~1329_combout\ : std_logic;
SIGNAL \RAM|ram~955_q\ : std_logic;
SIGNAL \RAM|ram~987_q\ : std_logic;
SIGNAL \RAM|ram~923_q\ : std_logic;
SIGNAL \RAM|ram~1330_combout\ : std_logic;
SIGNAL \RAM|ram~1019_q\ : std_logic;
SIGNAL \RAM|ram~1331_combout\ : std_logic;
SIGNAL \RAM|ram~995_q\ : std_logic;
SIGNAL \RAM|ram~963_q\ : std_logic;
SIGNAL \RAM|ram~931_q\ : std_logic;
SIGNAL \RAM|ram~1332_combout\ : std_logic;
SIGNAL \RAM|ram~1027_q\ : std_logic;
SIGNAL \RAM|ram~1333_combout\ : std_logic;
SIGNAL \RAM|ram~979_q\ : std_logic;
SIGNAL \RAM|ram~947_q\ : std_logic;
SIGNAL \RAM|ram~915_q\ : std_logic;
SIGNAL \RAM|ram~1334_combout\ : std_logic;
SIGNAL \RAM|ram~1011_q\ : std_logic;
SIGNAL \RAM|ram~1335_combout\ : std_logic;
SIGNAL \RAM|ram~1336_combout\ : std_logic;
SIGNAL \RAM|ram~971_q\ : std_logic;
SIGNAL \RAM|ram~1003_q\ : std_logic;
SIGNAL \RAM|ram~939_q\ : std_logic;
SIGNAL \RAM|ram~1337_combout\ : std_logic;
SIGNAL \RAM|ram~1035_q\ : std_logic;
SIGNAL \RAM|ram~1338_combout\ : std_logic;
SIGNAL \RAM|ram~1339_combout\ : std_logic;
SIGNAL \RAM|ram~1340_combout\ : std_logic;
SIGNAL \RAM|ram~323_q\ : std_logic;
SIGNAL \RAM|ram~315_q\ : std_logic;
SIGNAL \RAM|ram~307_q\ : std_logic;
SIGNAL \RAM|ram~1341_combout\ : std_logic;
SIGNAL \RAM|ram~331_q\ : std_logic;
SIGNAL \RAM|ram~1342_combout\ : std_logic;
SIGNAL \RAM|ram~347_q\ : std_logic;
SIGNAL \RAM|ram~355_q\ : std_logic;
SIGNAL \RAM|ram~339_q\ : std_logic;
SIGNAL \RAM|ram~1343_combout\ : std_logic;
SIGNAL \RAM|ram~363_q\ : std_logic;
SIGNAL \RAM|ram~1344_combout\ : std_logic;
SIGNAL \RAM|ram~283_q\ : std_logic;
SIGNAL \RAM|ram~291_q\ : std_logic;
SIGNAL \RAM|ram~275_q\ : std_logic;
SIGNAL \RAM|ram~1345_combout\ : std_logic;
SIGNAL \RAM|ram~299_q\ : std_logic;
SIGNAL \RAM|ram~1346_combout\ : std_logic;
SIGNAL \RAM|ram~1347_combout\ : std_logic;
SIGNAL \RAM|ram~387_q\ : std_logic;
SIGNAL \RAM|ram~379_q\ : std_logic;
SIGNAL \RAM|ram~371_q\ : std_logic;
SIGNAL \RAM|ram~1348_combout\ : std_logic;
SIGNAL \RAM|ram~395_q\ : std_logic;
SIGNAL \RAM|ram~1349_combout\ : std_logic;
SIGNAL \RAM|ram~1350_combout\ : std_logic;
SIGNAL \RAM|ram~99_q\ : std_logic;
SIGNAL \RAM|ram~91_q\ : std_logic;
SIGNAL \RAM|ram~83_q\ : std_logic;
SIGNAL \RAM|ram~1351_combout\ : std_logic;
SIGNAL \RAM|ram~107_q\ : std_logic;
SIGNAL \RAM|ram~1352_combout\ : std_logic;
SIGNAL \RAM|ram~59_q\ : std_logic;
SIGNAL \RAM|ram~67_q\ : std_logic;
SIGNAL \RAM|ram~51_q\ : std_logic;
SIGNAL \RAM|ram~1353_combout\ : std_logic;
SIGNAL \RAM|ram~75_q\ : std_logic;
SIGNAL \RAM|ram~1354_combout\ : std_logic;
SIGNAL \RAM|ram~35_q\ : std_logic;
SIGNAL \RAM|ram~27_q\ : std_logic;
SIGNAL \RAM|ram~19_q\ : std_logic;
SIGNAL \RAM|ram~1355_combout\ : std_logic;
SIGNAL \RAM|ram~43_q\ : std_logic;
SIGNAL \RAM|ram~1356_combout\ : std_logic;
SIGNAL \RAM|ram~1357_combout\ : std_logic;
SIGNAL \RAM|ram~123_q\ : std_logic;
SIGNAL \RAM|ram~131_q\ : std_logic;
SIGNAL \RAM|ram~115_q\ : std_logic;
SIGNAL \RAM|ram~1358_combout\ : std_logic;
SIGNAL \RAM|ram~139_q\ : std_logic;
SIGNAL \RAM|ram~1359_combout\ : std_logic;
SIGNAL \RAM|ram~1360_combout\ : std_logic;
SIGNAL \RAM|ram~235_q\ : std_logic;
SIGNAL \RAM|ram~203_q\ : std_logic;
SIGNAL \RAM|ram~171_q\ : std_logic;
SIGNAL \RAM|ram~1361_combout\ : std_logic;
SIGNAL \RAM|ram~267_q\ : std_logic;
SIGNAL \RAM|ram~1362_combout\ : std_logic;
SIGNAL \RAM|ram~211_q\ : std_logic;
SIGNAL \RAM|ram~147_q\ : std_logic;
SIGNAL \RAM|ram~1363_combout\ : std_logic;
SIGNAL \RAM|ram~243_q\ : std_logic;
SIGNAL \RAM|ram~179_q\ : std_logic;
SIGNAL \RAM|ram~1364_combout\ : std_logic;
SIGNAL \RAM|ram~1365_combout\ : std_logic;
SIGNAL \RAM|ram~195_q\ : std_logic;
SIGNAL \RAM|ram~227_q\ : std_logic;
SIGNAL \RAM|ram~163_q\ : std_logic;
SIGNAL \RAM|ram~1366_combout\ : std_logic;
SIGNAL \RAM|ram~259_q\ : std_logic;
SIGNAL \RAM|ram~1367_combout\ : std_logic;
SIGNAL \RAM|ram~219_q\ : std_logic;
SIGNAL \RAM|ram~155_q\ : std_logic;
SIGNAL \RAM|ram~251_q\ : std_logic;
SIGNAL \RAM|ram~187_q\ : std_logic;
SIGNAL \RAM|ram~1368_combout\ : std_logic;
SIGNAL \RAM|ram~1369_combout\ : std_logic;
SIGNAL \RAM|ram~1370_combout\ : std_logic;
SIGNAL \RAM|ram~1371_combout\ : std_logic;
SIGNAL \RAM|ram~1372_combout\ : std_logic;
SIGNAL \RAM|ram~443_q\ : std_logic;
SIGNAL \RAM|ram~475_q\ : std_logic;
SIGNAL \RAM|ram~411_q\ : std_logic;
SIGNAL \RAM|ram~1373_combout\ : std_logic;
SIGNAL \RAM|ram~507_q\ : std_logic;
SIGNAL \RAM|ram~1374_combout\ : std_logic;
SIGNAL \RAM|ram~483_q\ : std_logic;
SIGNAL \RAM|ram~451_q\ : std_logic;
SIGNAL \RAM|ram~419_q\ : std_logic;
SIGNAL \RAM|ram~1375_combout\ : std_logic;
SIGNAL \RAM|ram~515_q\ : std_logic;
SIGNAL \RAM|ram~1376_combout\ : std_logic;
SIGNAL \RAM|ram~467_q\ : std_logic;
SIGNAL \RAM|ram~435_q\ : std_logic;
SIGNAL \RAM|ram~403_q\ : std_logic;
SIGNAL \RAM|ram~1377_combout\ : std_logic;
SIGNAL \RAM|ram~499_q\ : std_logic;
SIGNAL \RAM|ram~1378_combout\ : std_logic;
SIGNAL \RAM|ram~1379_combout\ : std_logic;
SIGNAL \RAM|ram~459_q\ : std_logic;
SIGNAL \RAM|ram~491_q\ : std_logic;
SIGNAL \RAM|ram~427_q\ : std_logic;
SIGNAL \RAM|ram~1380_combout\ : std_logic;
SIGNAL \RAM|ram~523_q\ : std_logic;
SIGNAL \RAM|ram~1381_combout\ : std_logic;
SIGNAL \RAM|ram~1382_combout\ : std_logic;
SIGNAL \RAM|ram~1383_combout\ : std_logic;
SIGNAL \RAM|ram~1384_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][3]~3_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][3]~q\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaA[3]~3_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[3]~6_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|Add0~3_combout\ : std_logic;
SIGNAL \RAM|ram~676_q\ : std_logic;
SIGNAL \RAM|ram~1385_combout\ : std_logic;
SIGNAL \RAM|ram~772_q\ : std_logic;
SIGNAL \RAM|ram~1386_combout\ : std_logic;
SIGNAL \RAM|ram~732_q\ : std_logic;
SIGNAL \RAM|ram~700_q\ : std_logic;
SIGNAL \RAM|ram~668_q\ : std_logic;
SIGNAL \RAM|ram~1387_combout\ : std_logic;
SIGNAL \RAM|ram~764_q\ : std_logic;
SIGNAL \RAM|ram~1388_combout\ : std_logic;
SIGNAL \RAM|ram~692_q\ : std_logic;
SIGNAL \RAM|ram~724_q\ : std_logic;
SIGNAL \RAM|ram~660_q\ : std_logic;
SIGNAL \RAM|ram~1389_combout\ : std_logic;
SIGNAL \RAM|ram~756_q\ : std_logic;
SIGNAL \RAM|ram~1390_combout\ : std_logic;
SIGNAL \RAM|ram~1391_combout\ : std_logic;
SIGNAL \RAM|ram~748_q\ : std_logic;
SIGNAL \RAM|ram~716_q\ : std_logic;
SIGNAL \RAM|ram~684_q\ : std_logic;
SIGNAL \RAM|ram~1392_combout\ : std_logic;
SIGNAL \RAM|ram~780_q\ : std_logic;
SIGNAL \RAM|ram~1393_combout\ : std_logic;
SIGNAL \RAM|ram~1394_combout\ : std_logic;
SIGNAL \RAM|ram~836_q\ : std_logic;
SIGNAL \RAM|ram~828_q\ : std_logic;
SIGNAL \RAM|ram~820_q\ : std_logic;
SIGNAL \RAM|ram~1395_combout\ : std_logic;
SIGNAL \RAM|ram~844_q\ : std_logic;
SIGNAL \RAM|ram~1396_combout\ : std_logic;
SIGNAL \RAM|ram~860_q\ : std_logic;
SIGNAL \RAM|ram~868_q\ : std_logic;
SIGNAL \RAM|ram~852_q\ : std_logic;
SIGNAL \RAM|ram~1397_combout\ : std_logic;
SIGNAL \RAM|ram~876_q\ : std_logic;
SIGNAL \RAM|ram~1398_combout\ : std_logic;
SIGNAL \RAM|ram~796_q\ : std_logic;
SIGNAL \RAM|ram~804_q\ : std_logic;
SIGNAL \RAM|ram~788_q\ : std_logic;
SIGNAL \RAM|ram~1399_combout\ : std_logic;
SIGNAL \RAM|ram~812_q\ : std_logic;
SIGNAL \RAM|ram~1400_combout\ : std_logic;
SIGNAL \RAM|ram~1401_combout\ : std_logic;
SIGNAL \RAM|ram~900_q\ : std_logic;
SIGNAL \RAM|ram~892_q\ : std_logic;
SIGNAL \RAM|ram~884_q\ : std_logic;
SIGNAL \RAM|ram~1402_combout\ : std_logic;
SIGNAL \RAM|ram~908_q\ : std_logic;
SIGNAL \RAM|ram~1403_combout\ : std_logic;
SIGNAL \RAM|ram~1404_combout\ : std_logic;
SIGNAL \RAM|ram~612_q\ : std_logic;
SIGNAL \RAM|ram~604_q\ : std_logic;
SIGNAL \RAM|ram~596_q\ : std_logic;
SIGNAL \RAM|ram~1405_combout\ : std_logic;
SIGNAL \RAM|ram~620_q\ : std_logic;
SIGNAL \RAM|ram~1406_combout\ : std_logic;
SIGNAL \RAM|ram~572_q\ : std_logic;
SIGNAL \RAM|ram~580_q\ : std_logic;
SIGNAL \RAM|ram~564_q\ : std_logic;
SIGNAL \RAM|ram~1407_combout\ : std_logic;
SIGNAL \RAM|ram~588_q\ : std_logic;
SIGNAL \RAM|ram~1408_combout\ : std_logic;
SIGNAL \RAM|ram~548_q\ : std_logic;
SIGNAL \RAM|ram~540_q\ : std_logic;
SIGNAL \RAM|ram~532_q\ : std_logic;
SIGNAL \RAM|ram~1409_combout\ : std_logic;
SIGNAL \RAM|ram~556_q\ : std_logic;
SIGNAL \RAM|ram~1410_combout\ : std_logic;
SIGNAL \RAM|ram~1411_combout\ : std_logic;
SIGNAL \RAM|ram~636_q\ : std_logic;
SIGNAL \RAM|ram~644_q\ : std_logic;
SIGNAL \RAM|ram~628_q\ : std_logic;
SIGNAL \RAM|ram~1412_combout\ : std_logic;
SIGNAL \RAM|ram~652_q\ : std_logic;
SIGNAL \RAM|ram~1413_combout\ : std_logic;
SIGNAL \RAM|ram~1414_combout\ : std_logic;
SIGNAL \RAM|ram~1415_combout\ : std_logic;
SIGNAL \RAM|ram~956_q\ : std_logic;
SIGNAL \RAM|ram~988_q\ : std_logic;
SIGNAL \RAM|ram~924_q\ : std_logic;
SIGNAL \RAM|ram~1416_combout\ : std_logic;
SIGNAL \RAM|ram~1020_q\ : std_logic;
SIGNAL \RAM|ram~1417_combout\ : std_logic;
SIGNAL \RAM|ram~996_q\ : std_logic;
SIGNAL \RAM|ram~964_q\ : std_logic;
SIGNAL \RAM|ram~932_q\ : std_logic;
SIGNAL \RAM|ram~1418_combout\ : std_logic;
SIGNAL \RAM|ram~1028_q\ : std_logic;
SIGNAL \RAM|ram~1419_combout\ : std_logic;
SIGNAL \RAM|ram~980_q\ : std_logic;
SIGNAL \RAM|ram~948_q\ : std_logic;
SIGNAL \RAM|ram~916_q\ : std_logic;
SIGNAL \RAM|ram~1420_combout\ : std_logic;
SIGNAL \RAM|ram~1012_q\ : std_logic;
SIGNAL \RAM|ram~1421_combout\ : std_logic;
SIGNAL \RAM|ram~1422_combout\ : std_logic;
SIGNAL \RAM|ram~972_q\ : std_logic;
SIGNAL \RAM|ram~1004_q\ : std_logic;
SIGNAL \RAM|ram~940_q\ : std_logic;
SIGNAL \RAM|ram~1423_combout\ : std_logic;
SIGNAL \RAM|ram~1036_q\ : std_logic;
SIGNAL \RAM|ram~1424_combout\ : std_logic;
SIGNAL \RAM|ram~1425_combout\ : std_logic;
SIGNAL \RAM|ram~1426_combout\ : std_logic;
SIGNAL \RAM|ram~324_q\ : std_logic;
SIGNAL \RAM|ram~316_q\ : std_logic;
SIGNAL \RAM|ram~308_q\ : std_logic;
SIGNAL \RAM|ram~1427_combout\ : std_logic;
SIGNAL \RAM|ram~332_q\ : std_logic;
SIGNAL \RAM|ram~1428_combout\ : std_logic;
SIGNAL \RAM|ram~348_q\ : std_logic;
SIGNAL \RAM|ram~356_q\ : std_logic;
SIGNAL \RAM|ram~340_q\ : std_logic;
SIGNAL \RAM|ram~1429_combout\ : std_logic;
SIGNAL \RAM|ram~364_q\ : std_logic;
SIGNAL \RAM|ram~1430_combout\ : std_logic;
SIGNAL \RAM|ram~284_q\ : std_logic;
SIGNAL \RAM|ram~292_q\ : std_logic;
SIGNAL \RAM|ram~276_q\ : std_logic;
SIGNAL \RAM|ram~1431_combout\ : std_logic;
SIGNAL \RAM|ram~300_q\ : std_logic;
SIGNAL \RAM|ram~1432_combout\ : std_logic;
SIGNAL \RAM|ram~1433_combout\ : std_logic;
SIGNAL \RAM|ram~388_q\ : std_logic;
SIGNAL \RAM|ram~380_q\ : std_logic;
SIGNAL \RAM|ram~372_q\ : std_logic;
SIGNAL \RAM|ram~1434_combout\ : std_logic;
SIGNAL \RAM|ram~396_q\ : std_logic;
SIGNAL \RAM|ram~1435_combout\ : std_logic;
SIGNAL \RAM|ram~1436_combout\ : std_logic;
SIGNAL \RAM|ram~196_q\ : std_logic;
SIGNAL \RAM|ram~228_q\ : std_logic;
SIGNAL \RAM|ram~164_q\ : std_logic;
SIGNAL \RAM|ram~1437_combout\ : std_logic;
SIGNAL \RAM|ram~260_q\ : std_logic;
SIGNAL \RAM|ram~1438_combout\ : std_logic;
SIGNAL \RAM|ram~220_q\ : std_logic;
SIGNAL \RAM|ram~156_q\ : std_logic;
SIGNAL \RAM|ram~252_q\ : std_logic;
SIGNAL \RAM|ram~188_q\ : std_logic;
SIGNAL \RAM|ram~1439_combout\ : std_logic;
SIGNAL \RAM|ram~1440_combout\ : std_logic;
SIGNAL \RAM|ram~180_q\ : std_logic;
SIGNAL \RAM|ram~212_q\ : std_logic;
SIGNAL \RAM|ram~148_q\ : std_logic;
SIGNAL \RAM|ram~1441_combout\ : std_logic;
SIGNAL \RAM|ram~244_q\ : std_logic;
SIGNAL \RAM|ram~1442_combout\ : std_logic;
SIGNAL \RAM|ram~1443_combout\ : std_logic;
SIGNAL \RAM|ram~236_q\ : std_logic;
SIGNAL \RAM|ram~204_q\ : std_logic;
SIGNAL \RAM|ram~172_q\ : std_logic;
SIGNAL \RAM|ram~1444_combout\ : std_logic;
SIGNAL \RAM|ram~268_q\ : std_logic;
SIGNAL \RAM|ram~1445_combout\ : std_logic;
SIGNAL \RAM|ram~1446_combout\ : std_logic;
SIGNAL \RAM|ram~100_q\ : std_logic;
SIGNAL \RAM|ram~92_q\ : std_logic;
SIGNAL \RAM|ram~84_q\ : std_logic;
SIGNAL \RAM|ram~1447_combout\ : std_logic;
SIGNAL \RAM|ram~108_q\ : std_logic;
SIGNAL \RAM|ram~1448_combout\ : std_logic;
SIGNAL \RAM|ram~60_q\ : std_logic;
SIGNAL \RAM|ram~68_q\ : std_logic;
SIGNAL \RAM|ram~52_q\ : std_logic;
SIGNAL \RAM|ram~1449_combout\ : std_logic;
SIGNAL \RAM|ram~76_q\ : std_logic;
SIGNAL \RAM|ram~1450_combout\ : std_logic;
SIGNAL \RAM|ram~36_q\ : std_logic;
SIGNAL \RAM|ram~28_q\ : std_logic;
SIGNAL \RAM|ram~20_q\ : std_logic;
SIGNAL \RAM|ram~1451_combout\ : std_logic;
SIGNAL \RAM|ram~44_q\ : std_logic;
SIGNAL \RAM|ram~1452_combout\ : std_logic;
SIGNAL \RAM|ram~1453_combout\ : std_logic;
SIGNAL \RAM|ram~124_q\ : std_logic;
SIGNAL \RAM|ram~132_q\ : std_logic;
SIGNAL \RAM|ram~116_q\ : std_logic;
SIGNAL \RAM|ram~1454_combout\ : std_logic;
SIGNAL \RAM|ram~140_q\ : std_logic;
SIGNAL \RAM|ram~1455_combout\ : std_logic;
SIGNAL \RAM|ram~1456_combout\ : std_logic;
SIGNAL \RAM|ram~1457_combout\ : std_logic;
SIGNAL \RAM|ram~444_q\ : std_logic;
SIGNAL \RAM|ram~476_q\ : std_logic;
SIGNAL \RAM|ram~412_q\ : std_logic;
SIGNAL \RAM|ram~1458_combout\ : std_logic;
SIGNAL \RAM|ram~508_q\ : std_logic;
SIGNAL \RAM|ram~1459_combout\ : std_logic;
SIGNAL \RAM|ram~484_q\ : std_logic;
SIGNAL \RAM|ram~452_q\ : std_logic;
SIGNAL \RAM|ram~420_q\ : std_logic;
SIGNAL \RAM|ram~1460_combout\ : std_logic;
SIGNAL \RAM|ram~516_q\ : std_logic;
SIGNAL \RAM|ram~1461_combout\ : std_logic;
SIGNAL \RAM|ram~468_q\ : std_logic;
SIGNAL \RAM|ram~436_q\ : std_logic;
SIGNAL \RAM|ram~404_q\ : std_logic;
SIGNAL \RAM|ram~1462_combout\ : std_logic;
SIGNAL \RAM|ram~500_q\ : std_logic;
SIGNAL \RAM|ram~1463_combout\ : std_logic;
SIGNAL \RAM|ram~1464_combout\ : std_logic;
SIGNAL \RAM|ram~460_q\ : std_logic;
SIGNAL \RAM|ram~492_q\ : std_logic;
SIGNAL \RAM|ram~428_q\ : std_logic;
SIGNAL \RAM|ram~1465_combout\ : std_logic;
SIGNAL \RAM|ram~524_q\ : std_logic;
SIGNAL \RAM|ram~1466_combout\ : std_logic;
SIGNAL \RAM|ram~1467_combout\ : std_logic;
SIGNAL \RAM|ram~1468_combout\ : std_logic;
SIGNAL \RAM|ram~1469_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][4]~4_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][4]~q\ : std_logic;
SIGNAL \Processador|FD|Mux2|saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[4]~8_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|Add0~4_combout\ : std_logic;
SIGNAL \RAM|ram~1730_combout\ : std_logic;
SIGNAL \RAM|ram~1733_combout\ : std_logic;
SIGNAL \RAM|ram~738_q\ : std_logic;
SIGNAL \RAM|ram~674_q\ : std_logic;
SIGNAL \RAM|ram~1214_combout\ : std_logic;
SIGNAL \RAM|ram~770_q\ : std_logic;
SIGNAL \RAM|ram~1215_combout\ : std_logic;
SIGNAL \RAM|ram~730_q\ : std_logic;
SIGNAL \RAM|ram~698_q\ : std_logic;
SIGNAL \RAM|ram~666_q\ : std_logic;
SIGNAL \RAM|ram~1216_combout\ : std_logic;
SIGNAL \RAM|ram~762_q\ : std_logic;
SIGNAL \RAM|ram~1217_combout\ : std_logic;
SIGNAL \RAM|ram~690_q\ : std_logic;
SIGNAL \RAM|ram~722_q\ : std_logic;
SIGNAL \RAM|ram~658_q\ : std_logic;
SIGNAL \RAM|ram~1218_combout\ : std_logic;
SIGNAL \RAM|ram~754_q\ : std_logic;
SIGNAL \RAM|ram~1219_combout\ : std_logic;
SIGNAL \RAM|ram~1220_combout\ : std_logic;
SIGNAL \RAM|ram~746_q\ : std_logic;
SIGNAL \RAM|ram~714_q\ : std_logic;
SIGNAL \RAM|ram~682_q\ : std_logic;
SIGNAL \RAM|ram~1221_combout\ : std_logic;
SIGNAL \RAM|ram~778_q\ : std_logic;
SIGNAL \RAM|ram~1222_combout\ : std_logic;
SIGNAL \RAM|ram~1223_combout\ : std_logic;
SIGNAL \RAM|ram~834_q\ : std_logic;
SIGNAL \RAM|ram~826_q\ : std_logic;
SIGNAL \RAM|ram~818_q\ : std_logic;
SIGNAL \RAM|ram~1224_combout\ : std_logic;
SIGNAL \RAM|ram~842_q\ : std_logic;
SIGNAL \RAM|ram~1225_combout\ : std_logic;
SIGNAL \RAM|ram~858_q\ : std_logic;
SIGNAL \RAM|ram~866_q\ : std_logic;
SIGNAL \RAM|ram~850_q\ : std_logic;
SIGNAL \RAM|ram~1226_combout\ : std_logic;
SIGNAL \RAM|ram~874_q\ : std_logic;
SIGNAL \RAM|ram~1227_combout\ : std_logic;
SIGNAL \RAM|ram~794_q\ : std_logic;
SIGNAL \RAM|ram~802_q\ : std_logic;
SIGNAL \RAM|ram~786_q\ : std_logic;
SIGNAL \RAM|ram~1228_combout\ : std_logic;
SIGNAL \RAM|ram~810_q\ : std_logic;
SIGNAL \RAM|ram~1229_combout\ : std_logic;
SIGNAL \RAM|ram~1230_combout\ : std_logic;
SIGNAL \RAM|ram~898_q\ : std_logic;
SIGNAL \RAM|ram~890_q\ : std_logic;
SIGNAL \RAM|ram~882_q\ : std_logic;
SIGNAL \RAM|ram~1231_combout\ : std_logic;
SIGNAL \RAM|ram~906_q\ : std_logic;
SIGNAL \RAM|ram~1232_combout\ : std_logic;
SIGNAL \RAM|ram~1233_combout\ : std_logic;
SIGNAL \RAM|ram~610_q\ : std_logic;
SIGNAL \RAM|ram~602_q\ : std_logic;
SIGNAL \RAM|ram~594_q\ : std_logic;
SIGNAL \RAM|ram~1234_combout\ : std_logic;
SIGNAL \RAM|ram~618_q\ : std_logic;
SIGNAL \RAM|ram~1235_combout\ : std_logic;
SIGNAL \RAM|ram~570_q\ : std_logic;
SIGNAL \RAM|ram~578_q\ : std_logic;
SIGNAL \RAM|ram~562_q\ : std_logic;
SIGNAL \RAM|ram~1236_combout\ : std_logic;
SIGNAL \RAM|ram~586_q\ : std_logic;
SIGNAL \RAM|ram~1237_combout\ : std_logic;
SIGNAL \RAM|ram~546_q\ : std_logic;
SIGNAL \RAM|ram~538_q\ : std_logic;
SIGNAL \RAM|ram~530_q\ : std_logic;
SIGNAL \RAM|ram~1238_combout\ : std_logic;
SIGNAL \RAM|ram~554_q\ : std_logic;
SIGNAL \RAM|ram~1239_combout\ : std_logic;
SIGNAL \RAM|ram~1240_combout\ : std_logic;
SIGNAL \RAM|ram~634_q\ : std_logic;
SIGNAL \RAM|ram~642_q\ : std_logic;
SIGNAL \RAM|ram~626_q\ : std_logic;
SIGNAL \RAM|ram~1241_combout\ : std_logic;
SIGNAL \RAM|ram~650_q\ : std_logic;
SIGNAL \RAM|ram~1242_combout\ : std_logic;
SIGNAL \RAM|ram~1243_combout\ : std_logic;
SIGNAL \RAM|ram~1244_combout\ : std_logic;
SIGNAL \RAM|ram~954_q\ : std_logic;
SIGNAL \RAM|ram~986_q\ : std_logic;
SIGNAL \RAM|ram~922_q\ : std_logic;
SIGNAL \RAM|ram~1245_combout\ : std_logic;
SIGNAL \RAM|ram~1018_q\ : std_logic;
SIGNAL \RAM|ram~1246_combout\ : std_logic;
SIGNAL \RAM|ram~994_q\ : std_logic;
SIGNAL \RAM|ram~962_q\ : std_logic;
SIGNAL \RAM|ram~930_q\ : std_logic;
SIGNAL \RAM|ram~1247_combout\ : std_logic;
SIGNAL \RAM|ram~1026_q\ : std_logic;
SIGNAL \RAM|ram~1248_combout\ : std_logic;
SIGNAL \RAM|ram~978_q\ : std_logic;
SIGNAL \RAM|ram~946_q\ : std_logic;
SIGNAL \RAM|ram~914_q\ : std_logic;
SIGNAL \RAM|ram~1249_combout\ : std_logic;
SIGNAL \RAM|ram~1010_q\ : std_logic;
SIGNAL \RAM|ram~1250_combout\ : std_logic;
SIGNAL \RAM|ram~1251_combout\ : std_logic;
SIGNAL \RAM|ram~970_q\ : std_logic;
SIGNAL \RAM|ram~1002_q\ : std_logic;
SIGNAL \RAM|ram~938_q\ : std_logic;
SIGNAL \RAM|ram~1252_combout\ : std_logic;
SIGNAL \RAM|ram~1034_q\ : std_logic;
SIGNAL \RAM|ram~1253_combout\ : std_logic;
SIGNAL \RAM|ram~1254_combout\ : std_logic;
SIGNAL \RAM|ram~1255_combout\ : std_logic;
SIGNAL \RAM|ram~322_q\ : std_logic;
SIGNAL \RAM|ram~314_q\ : std_logic;
SIGNAL \RAM|ram~306_q\ : std_logic;
SIGNAL \RAM|ram~1256_combout\ : std_logic;
SIGNAL \RAM|ram~330_q\ : std_logic;
SIGNAL \RAM|ram~1257_combout\ : std_logic;
SIGNAL \RAM|ram~346_q\ : std_logic;
SIGNAL \RAM|ram~354_q\ : std_logic;
SIGNAL \RAM|ram~338_q\ : std_logic;
SIGNAL \RAM|ram~1258_combout\ : std_logic;
SIGNAL \RAM|ram~362_q\ : std_logic;
SIGNAL \RAM|ram~1259_combout\ : std_logic;
SIGNAL \RAM|ram~282_q\ : std_logic;
SIGNAL \RAM|ram~290_q\ : std_logic;
SIGNAL \RAM|ram~274_q\ : std_logic;
SIGNAL \RAM|ram~1260_combout\ : std_logic;
SIGNAL \RAM|ram~298_q\ : std_logic;
SIGNAL \RAM|ram~1261_combout\ : std_logic;
SIGNAL \RAM|ram~1262_combout\ : std_logic;
SIGNAL \RAM|ram~386_q\ : std_logic;
SIGNAL \RAM|ram~378_q\ : std_logic;
SIGNAL \RAM|ram~370_q\ : std_logic;
SIGNAL \RAM|ram~1263_combout\ : std_logic;
SIGNAL \RAM|ram~394_q\ : std_logic;
SIGNAL \RAM|ram~1264_combout\ : std_logic;
SIGNAL \RAM|ram~1265_combout\ : std_logic;
SIGNAL \RAM|ram~194_q\ : std_logic;
SIGNAL \RAM|ram~226_q\ : std_logic;
SIGNAL \RAM|ram~162_q\ : std_logic;
SIGNAL \RAM|ram~1266_combout\ : std_logic;
SIGNAL \RAM|ram~258_q\ : std_logic;
SIGNAL \RAM|ram~1267_combout\ : std_logic;
SIGNAL \RAM|ram~218_q\ : std_logic;
SIGNAL \RAM|ram~154_q\ : std_logic;
SIGNAL \RAM|ram~250_q\ : std_logic;
SIGNAL \RAM|ram~186_q\ : std_logic;
SIGNAL \RAM|ram~1268_combout\ : std_logic;
SIGNAL \RAM|ram~1269_combout\ : std_logic;
SIGNAL \RAM|ram~178_q\ : std_logic;
SIGNAL \RAM|ram~210_q\ : std_logic;
SIGNAL \RAM|ram~146_q\ : std_logic;
SIGNAL \RAM|ram~1270_combout\ : std_logic;
SIGNAL \RAM|ram~242_q\ : std_logic;
SIGNAL \RAM|ram~1271_combout\ : std_logic;
SIGNAL \RAM|ram~1272_combout\ : std_logic;
SIGNAL \RAM|ram~234_q\ : std_logic;
SIGNAL \RAM|ram~202_q\ : std_logic;
SIGNAL \RAM|ram~170_q\ : std_logic;
SIGNAL \RAM|ram~1273_combout\ : std_logic;
SIGNAL \RAM|ram~266_q\ : std_logic;
SIGNAL \RAM|ram~1274_combout\ : std_logic;
SIGNAL \RAM|ram~1275_combout\ : std_logic;
SIGNAL \RAM|ram~98_q\ : std_logic;
SIGNAL \RAM|ram~90_q\ : std_logic;
SIGNAL \RAM|ram~82_q\ : std_logic;
SIGNAL \RAM|ram~1276_combout\ : std_logic;
SIGNAL \RAM|ram~106_q\ : std_logic;
SIGNAL \RAM|ram~1277_combout\ : std_logic;
SIGNAL \RAM|ram~58_q\ : std_logic;
SIGNAL \RAM|ram~66_q\ : std_logic;
SIGNAL \RAM|ram~50_q\ : std_logic;
SIGNAL \RAM|ram~1278_combout\ : std_logic;
SIGNAL \RAM|ram~74_q\ : std_logic;
SIGNAL \RAM|ram~1279_combout\ : std_logic;
SIGNAL \RAM|ram~34_q\ : std_logic;
SIGNAL \RAM|ram~26_q\ : std_logic;
SIGNAL \RAM|ram~18_q\ : std_logic;
SIGNAL \RAM|ram~1280_combout\ : std_logic;
SIGNAL \RAM|ram~42_q\ : std_logic;
SIGNAL \RAM|ram~1281_combout\ : std_logic;
SIGNAL \RAM|ram~1282_combout\ : std_logic;
SIGNAL \RAM|ram~122_q\ : std_logic;
SIGNAL \RAM|ram~130_q\ : std_logic;
SIGNAL \RAM|ram~114_q\ : std_logic;
SIGNAL \RAM|ram~1283_combout\ : std_logic;
SIGNAL \RAM|ram~138_q\ : std_logic;
SIGNAL \RAM|ram~1284_combout\ : std_logic;
SIGNAL \RAM|ram~1285_combout\ : std_logic;
SIGNAL \RAM|ram~1286_combout\ : std_logic;
SIGNAL \RAM|ram~442_q\ : std_logic;
SIGNAL \RAM|ram~474_q\ : std_logic;
SIGNAL \RAM|ram~410_q\ : std_logic;
SIGNAL \RAM|ram~1287_combout\ : std_logic;
SIGNAL \RAM|ram~506_q\ : std_logic;
SIGNAL \RAM|ram~1288_combout\ : std_logic;
SIGNAL \RAM|ram~482_q\ : std_logic;
SIGNAL \RAM|ram~450_q\ : std_logic;
SIGNAL \RAM|ram~418_q\ : std_logic;
SIGNAL \RAM|ram~1289_combout\ : std_logic;
SIGNAL \RAM|ram~514_q\ : std_logic;
SIGNAL \RAM|ram~1290_combout\ : std_logic;
SIGNAL \RAM|ram~466_q\ : std_logic;
SIGNAL \RAM|ram~434_q\ : std_logic;
SIGNAL \RAM|ram~402_q\ : std_logic;
SIGNAL \RAM|ram~1291_combout\ : std_logic;
SIGNAL \RAM|ram~498_q\ : std_logic;
SIGNAL \RAM|ram~1292_combout\ : std_logic;
SIGNAL \RAM|ram~1293_combout\ : std_logic;
SIGNAL \RAM|ram~458_q\ : std_logic;
SIGNAL \RAM|ram~490_q\ : std_logic;
SIGNAL \RAM|ram~426_q\ : std_logic;
SIGNAL \RAM|ram~1294_combout\ : std_logic;
SIGNAL \RAM|ram~522_q\ : std_logic;
SIGNAL \RAM|ram~1295_combout\ : std_logic;
SIGNAL \RAM|ram~1296_combout\ : std_logic;
SIGNAL \RAM|ram~1297_combout\ : std_logic;
SIGNAL \RAM|ram~1298_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][2]~2_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][2]~q\ : std_logic;
SIGNAL \Processador|FD|Mux2|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[2]~4_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|Add0~2_combout\ : std_logic;
SIGNAL \RAM|ram~737_q\ : std_logic;
SIGNAL \RAM|ram~673_q\ : std_logic;
SIGNAL \RAM|ram~1125_combout\ : std_logic;
SIGNAL \RAM|ram~769_q\ : std_logic;
SIGNAL \RAM|ram~1126_combout\ : std_logic;
SIGNAL \RAM|ram~729_q\ : std_logic;
SIGNAL \RAM|ram~697_q\ : std_logic;
SIGNAL \RAM|ram~665_q\ : std_logic;
SIGNAL \RAM|ram~1127_combout\ : std_logic;
SIGNAL \RAM|ram~761_q\ : std_logic;
SIGNAL \RAM|ram~1128_combout\ : std_logic;
SIGNAL \RAM|ram~689_q\ : std_logic;
SIGNAL \RAM|ram~721_q\ : std_logic;
SIGNAL \RAM|ram~657_q\ : std_logic;
SIGNAL \RAM|ram~1129_combout\ : std_logic;
SIGNAL \RAM|ram~753_q\ : std_logic;
SIGNAL \RAM|ram~1130_combout\ : std_logic;
SIGNAL \RAM|ram~1131_combout\ : std_logic;
SIGNAL \RAM|ram~745_q\ : std_logic;
SIGNAL \RAM|ram~713_q\ : std_logic;
SIGNAL \RAM|ram~681_q\ : std_logic;
SIGNAL \RAM|ram~1132_combout\ : std_logic;
SIGNAL \RAM|ram~777_q\ : std_logic;
SIGNAL \RAM|ram~1133_combout\ : std_logic;
SIGNAL \RAM|ram~1134_combout\ : std_logic;
SIGNAL \RAM|ram~833_q\ : std_logic;
SIGNAL \RAM|ram~825_q\ : std_logic;
SIGNAL \RAM|ram~817_q\ : std_logic;
SIGNAL \RAM|ram~1135_combout\ : std_logic;
SIGNAL \RAM|ram~841_q\ : std_logic;
SIGNAL \RAM|ram~1136_combout\ : std_logic;
SIGNAL \RAM|ram~857_q\ : std_logic;
SIGNAL \RAM|ram~865_q\ : std_logic;
SIGNAL \RAM|ram~849_q\ : std_logic;
SIGNAL \RAM|ram~1137_combout\ : std_logic;
SIGNAL \RAM|ram~873_q\ : std_logic;
SIGNAL \RAM|ram~1138_combout\ : std_logic;
SIGNAL \RAM|ram~793_q\ : std_logic;
SIGNAL \RAM|ram~801_q\ : std_logic;
SIGNAL \RAM|ram~785_q\ : std_logic;
SIGNAL \RAM|ram~1139_combout\ : std_logic;
SIGNAL \RAM|ram~809_q\ : std_logic;
SIGNAL \RAM|ram~1140_combout\ : std_logic;
SIGNAL \RAM|ram~1141_combout\ : std_logic;
SIGNAL \RAM|ram~897_q\ : std_logic;
SIGNAL \RAM|ram~889_q\ : std_logic;
SIGNAL \RAM|ram~881_q\ : std_logic;
SIGNAL \RAM|ram~1142_combout\ : std_logic;
SIGNAL \RAM|ram~905_q\ : std_logic;
SIGNAL \RAM|ram~1143_combout\ : std_logic;
SIGNAL \RAM|ram~1144_combout\ : std_logic;
SIGNAL \RAM|ram~609_q\ : std_logic;
SIGNAL \RAM|ram~601_q\ : std_logic;
SIGNAL \RAM|ram~593_q\ : std_logic;
SIGNAL \RAM|ram~1145_combout\ : std_logic;
SIGNAL \RAM|ram~617_q\ : std_logic;
SIGNAL \RAM|ram~1146_combout\ : std_logic;
SIGNAL \RAM|ram~569_q\ : std_logic;
SIGNAL \RAM|ram~577_q\ : std_logic;
SIGNAL \RAM|ram~561_q\ : std_logic;
SIGNAL \RAM|ram~1147_combout\ : std_logic;
SIGNAL \RAM|ram~585_q\ : std_logic;
SIGNAL \RAM|ram~1148_combout\ : std_logic;
SIGNAL \RAM|ram~545_q\ : std_logic;
SIGNAL \RAM|ram~537_q\ : std_logic;
SIGNAL \RAM|ram~529_q\ : std_logic;
SIGNAL \RAM|ram~1149_combout\ : std_logic;
SIGNAL \RAM|ram~553_q\ : std_logic;
SIGNAL \RAM|ram~1150_combout\ : std_logic;
SIGNAL \RAM|ram~1151_combout\ : std_logic;
SIGNAL \RAM|ram~633_q\ : std_logic;
SIGNAL \RAM|ram~641_q\ : std_logic;
SIGNAL \RAM|ram~625_q\ : std_logic;
SIGNAL \RAM|ram~1152_combout\ : std_logic;
SIGNAL \RAM|ram~649_q\ : std_logic;
SIGNAL \RAM|ram~1153_combout\ : std_logic;
SIGNAL \RAM|ram~1154_combout\ : std_logic;
SIGNAL \RAM|ram~1155_combout\ : std_logic;
SIGNAL \RAM|ram~953_q\ : std_logic;
SIGNAL \RAM|ram~985_q\ : std_logic;
SIGNAL \RAM|ram~921_q\ : std_logic;
SIGNAL \RAM|ram~1156_combout\ : std_logic;
SIGNAL \RAM|ram~1017_q\ : std_logic;
SIGNAL \RAM|ram~1157_combout\ : std_logic;
SIGNAL \RAM|ram~993_q\ : std_logic;
SIGNAL \RAM|ram~961_q\ : std_logic;
SIGNAL \RAM|ram~929_q\ : std_logic;
SIGNAL \RAM|ram~1158_combout\ : std_logic;
SIGNAL \RAM|ram~1025_q\ : std_logic;
SIGNAL \RAM|ram~1159_combout\ : std_logic;
SIGNAL \RAM|ram~977_q\ : std_logic;
SIGNAL \RAM|ram~945_q\ : std_logic;
SIGNAL \RAM|ram~913_q\ : std_logic;
SIGNAL \RAM|ram~1160_combout\ : std_logic;
SIGNAL \RAM|ram~1009_q\ : std_logic;
SIGNAL \RAM|ram~1161_combout\ : std_logic;
SIGNAL \RAM|ram~1162_combout\ : std_logic;
SIGNAL \RAM|ram~969_q\ : std_logic;
SIGNAL \RAM|ram~1001_q\ : std_logic;
SIGNAL \RAM|ram~937_q\ : std_logic;
SIGNAL \RAM|ram~1163_combout\ : std_logic;
SIGNAL \RAM|ram~1033_q\ : std_logic;
SIGNAL \RAM|ram~1164_combout\ : std_logic;
SIGNAL \RAM|ram~1165_combout\ : std_logic;
SIGNAL \RAM|ram~1166_combout\ : std_logic;
SIGNAL \RAM|ram~321_q\ : std_logic;
SIGNAL \RAM|ram~313_q\ : std_logic;
SIGNAL \RAM|ram~305_q\ : std_logic;
SIGNAL \RAM|ram~1167_combout\ : std_logic;
SIGNAL \RAM|ram~329_q\ : std_logic;
SIGNAL \RAM|ram~1168_combout\ : std_logic;
SIGNAL \RAM|ram~345_q\ : std_logic;
SIGNAL \RAM|ram~353_q\ : std_logic;
SIGNAL \RAM|ram~337_q\ : std_logic;
SIGNAL \RAM|ram~1169_combout\ : std_logic;
SIGNAL \RAM|ram~361_q\ : std_logic;
SIGNAL \RAM|ram~1170_combout\ : std_logic;
SIGNAL \RAM|ram~281_q\ : std_logic;
SIGNAL \RAM|ram~289_q\ : std_logic;
SIGNAL \RAM|ram~273_q\ : std_logic;
SIGNAL \RAM|ram~1171_combout\ : std_logic;
SIGNAL \RAM|ram~297_q\ : std_logic;
SIGNAL \RAM|ram~1172_combout\ : std_logic;
SIGNAL \RAM|ram~1173_combout\ : std_logic;
SIGNAL \RAM|ram~385_q\ : std_logic;
SIGNAL \RAM|ram~377_q\ : std_logic;
SIGNAL \RAM|ram~369_q\ : std_logic;
SIGNAL \RAM|ram~1174_combout\ : std_logic;
SIGNAL \RAM|ram~393_q\ : std_logic;
SIGNAL \RAM|ram~1175_combout\ : std_logic;
SIGNAL \RAM|ram~1176_combout\ : std_logic;
SIGNAL \RAM|ram~193_q\ : std_logic;
SIGNAL \RAM|ram~225_q\ : std_logic;
SIGNAL \RAM|ram~161_q\ : std_logic;
SIGNAL \RAM|ram~1177_combout\ : std_logic;
SIGNAL \RAM|ram~257_q\ : std_logic;
SIGNAL \RAM|ram~1178_combout\ : std_logic;
SIGNAL \RAM|ram~217_q\ : std_logic;
SIGNAL \RAM|ram~153_q\ : std_logic;
SIGNAL \RAM|ram~249_q\ : std_logic;
SIGNAL \RAM|ram~185_q\ : std_logic;
SIGNAL \RAM|ram~1179_combout\ : std_logic;
SIGNAL \RAM|ram~1180_combout\ : std_logic;
SIGNAL \RAM|ram~177_q\ : std_logic;
SIGNAL \RAM|ram~209_q\ : std_logic;
SIGNAL \RAM|ram~145_q\ : std_logic;
SIGNAL \RAM|ram~1181_combout\ : std_logic;
SIGNAL \RAM|ram~1182_combout\ : std_logic;
SIGNAL \RAM|ram~1183_combout\ : std_logic;
SIGNAL \RAM|ram~1184_combout\ : std_logic;
SIGNAL \RAM|ram~1185_combout\ : std_logic;
SIGNAL \RAM|ram~241_q\ : std_logic;
SIGNAL \RAM|ram~1186_combout\ : std_logic;
SIGNAL \RAM|ram~1187_combout\ : std_logic;
SIGNAL \RAM|ram~233_q\ : std_logic;
SIGNAL \RAM|ram~201_q\ : std_logic;
SIGNAL \RAM|ram~169_q\ : std_logic;
SIGNAL \RAM|ram~1188_combout\ : std_logic;
SIGNAL \RAM|ram~265_q\ : std_logic;
SIGNAL \RAM|ram~1189_combout\ : std_logic;
SIGNAL \RAM|ram~1190_combout\ : std_logic;
SIGNAL \RAM|ram~97_q\ : std_logic;
SIGNAL \RAM|ram~89_q\ : std_logic;
SIGNAL \RAM|ram~81_q\ : std_logic;
SIGNAL \RAM|ram~1191_combout\ : std_logic;
SIGNAL \RAM|ram~105_q\ : std_logic;
SIGNAL \RAM|ram~1192_combout\ : std_logic;
SIGNAL \RAM|ram~57_q\ : std_logic;
SIGNAL \RAM|ram~65_q\ : std_logic;
SIGNAL \RAM|ram~49_q\ : std_logic;
SIGNAL \RAM|ram~1193_combout\ : std_logic;
SIGNAL \RAM|ram~73_q\ : std_logic;
SIGNAL \RAM|ram~1194_combout\ : std_logic;
SIGNAL \RAM|ram~33_q\ : std_logic;
SIGNAL \RAM|ram~25_q\ : std_logic;
SIGNAL \RAM|ram~17_q\ : std_logic;
SIGNAL \RAM|ram~1195_combout\ : std_logic;
SIGNAL \RAM|ram~41_q\ : std_logic;
SIGNAL \RAM|ram~1196_combout\ : std_logic;
SIGNAL \RAM|ram~1197_combout\ : std_logic;
SIGNAL \RAM|ram~121_q\ : std_logic;
SIGNAL \RAM|ram~129_q\ : std_logic;
SIGNAL \RAM|ram~113_q\ : std_logic;
SIGNAL \RAM|ram~1198_combout\ : std_logic;
SIGNAL \RAM|ram~137_q\ : std_logic;
SIGNAL \RAM|ram~1199_combout\ : std_logic;
SIGNAL \RAM|ram~1200_combout\ : std_logic;
SIGNAL \RAM|ram~1201_combout\ : std_logic;
SIGNAL \RAM|ram~441_q\ : std_logic;
SIGNAL \RAM|ram~473_q\ : std_logic;
SIGNAL \RAM|ram~409_q\ : std_logic;
SIGNAL \RAM|ram~1202_combout\ : std_logic;
SIGNAL \RAM|ram~505_q\ : std_logic;
SIGNAL \RAM|ram~1203_combout\ : std_logic;
SIGNAL \RAM|ram~481_q\ : std_logic;
SIGNAL \RAM|ram~449_q\ : std_logic;
SIGNAL \RAM|ram~417_q\ : std_logic;
SIGNAL \RAM|ram~1204_combout\ : std_logic;
SIGNAL \RAM|ram~513_q\ : std_logic;
SIGNAL \RAM|ram~1205_combout\ : std_logic;
SIGNAL \RAM|ram~465_q\ : std_logic;
SIGNAL \RAM|ram~433_q\ : std_logic;
SIGNAL \RAM|ram~401_q\ : std_logic;
SIGNAL \RAM|ram~1206_combout\ : std_logic;
SIGNAL \RAM|ram~497_q\ : std_logic;
SIGNAL \RAM|ram~1207_combout\ : std_logic;
SIGNAL \RAM|ram~1208_combout\ : std_logic;
SIGNAL \RAM|ram~457_q\ : std_logic;
SIGNAL \RAM|ram~489_q\ : std_logic;
SIGNAL \RAM|ram~425_q\ : std_logic;
SIGNAL \RAM|ram~1209_combout\ : std_logic;
SIGNAL \RAM|ram~521_q\ : std_logic;
SIGNAL \RAM|ram~1210_combout\ : std_logic;
SIGNAL \RAM|ram~1211_combout\ : std_logic;
SIGNAL \RAM|ram~1212_combout\ : std_logic;
SIGNAL \RAM|ram~1213_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][1]~1_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][1]~q\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaA[1]~1_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|soma[1]~2_combout\ : std_logic;
SIGNAL \Processador|FD|ULA|Add0~1_combout\ : std_logic;
SIGNAL \RAM|ram~1729_combout\ : std_logic;
SIGNAL \RAM|ram~1731_combout\ : std_logic;
SIGNAL \RAM|ram~704_q\ : std_logic;
SIGNAL \RAM|ram~736_q\ : std_logic;
SIGNAL \RAM|ram~672_q\ : std_logic;
SIGNAL \RAM|ram~1040_combout\ : std_logic;
SIGNAL \RAM|ram~768_q\ : std_logic;
SIGNAL \RAM|ram~1041_combout\ : std_logic;
SIGNAL \RAM|ram~728_q\ : std_logic;
SIGNAL \RAM|ram~696_q\ : std_logic;
SIGNAL \RAM|ram~664_q\ : std_logic;
SIGNAL \RAM|ram~1042_combout\ : std_logic;
SIGNAL \RAM|ram~760_q\ : std_logic;
SIGNAL \RAM|ram~1043_combout\ : std_logic;
SIGNAL \RAM|ram~688_q\ : std_logic;
SIGNAL \RAM|ram~720_q\ : std_logic;
SIGNAL \RAM|ram~656_q\ : std_logic;
SIGNAL \RAM|ram~1044_combout\ : std_logic;
SIGNAL \RAM|ram~752_q\ : std_logic;
SIGNAL \RAM|ram~1045_combout\ : std_logic;
SIGNAL \RAM|ram~1046_combout\ : std_logic;
SIGNAL \RAM|ram~744_q\ : std_logic;
SIGNAL \RAM|ram~712_q\ : std_logic;
SIGNAL \RAM|ram~680_q\ : std_logic;
SIGNAL \RAM|ram~1047_combout\ : std_logic;
SIGNAL \RAM|ram~776_q\ : std_logic;
SIGNAL \RAM|ram~1048_combout\ : std_logic;
SIGNAL \RAM|ram~1049_combout\ : std_logic;
SIGNAL \RAM|ram~832_q\ : std_logic;
SIGNAL \RAM|ram~824_q\ : std_logic;
SIGNAL \RAM|ram~816_q\ : std_logic;
SIGNAL \RAM|ram~1050_combout\ : std_logic;
SIGNAL \RAM|ram~840_q\ : std_logic;
SIGNAL \RAM|ram~1051_combout\ : std_logic;
SIGNAL \RAM|ram~856_q\ : std_logic;
SIGNAL \RAM|ram~864_q\ : std_logic;
SIGNAL \RAM|ram~848_q\ : std_logic;
SIGNAL \RAM|ram~1052_combout\ : std_logic;
SIGNAL \RAM|ram~872_q\ : std_logic;
SIGNAL \RAM|ram~1053_combout\ : std_logic;
SIGNAL \RAM|ram~792_q\ : std_logic;
SIGNAL \RAM|ram~800_q\ : std_logic;
SIGNAL \RAM|ram~784_q\ : std_logic;
SIGNAL \RAM|ram~1054_combout\ : std_logic;
SIGNAL \RAM|ram~808_q\ : std_logic;
SIGNAL \RAM|ram~1055_combout\ : std_logic;
SIGNAL \RAM|ram~1056_combout\ : std_logic;
SIGNAL \RAM|ram~896_q\ : std_logic;
SIGNAL \RAM|ram~888_q\ : std_logic;
SIGNAL \RAM|ram~880_q\ : std_logic;
SIGNAL \RAM|ram~1057_combout\ : std_logic;
SIGNAL \RAM|ram~904_q\ : std_logic;
SIGNAL \RAM|ram~1058_combout\ : std_logic;
SIGNAL \RAM|ram~1059_combout\ : std_logic;
SIGNAL \RAM|ram~608_q\ : std_logic;
SIGNAL \RAM|ram~600_q\ : std_logic;
SIGNAL \RAM|ram~592_q\ : std_logic;
SIGNAL \RAM|ram~1060_combout\ : std_logic;
SIGNAL \RAM|ram~616_q\ : std_logic;
SIGNAL \RAM|ram~1061_combout\ : std_logic;
SIGNAL \RAM|ram~568_q\ : std_logic;
SIGNAL \RAM|ram~576_q\ : std_logic;
SIGNAL \RAM|ram~560_q\ : std_logic;
SIGNAL \RAM|ram~1062_combout\ : std_logic;
SIGNAL \RAM|ram~584_q\ : std_logic;
SIGNAL \RAM|ram~1063_combout\ : std_logic;
SIGNAL \RAM|ram~544_q\ : std_logic;
SIGNAL \RAM|ram~536_q\ : std_logic;
SIGNAL \RAM|ram~528_q\ : std_logic;
SIGNAL \RAM|ram~1064_combout\ : std_logic;
SIGNAL \RAM|ram~552_q\ : std_logic;
SIGNAL \RAM|ram~1065_combout\ : std_logic;
SIGNAL \RAM|ram~1066_combout\ : std_logic;
SIGNAL \RAM|ram~632_q\ : std_logic;
SIGNAL \RAM|ram~640_q\ : std_logic;
SIGNAL \RAM|ram~624_q\ : std_logic;
SIGNAL \RAM|ram~1067_combout\ : std_logic;
SIGNAL \RAM|ram~648_q\ : std_logic;
SIGNAL \RAM|ram~1068_combout\ : std_logic;
SIGNAL \RAM|ram~1069_combout\ : std_logic;
SIGNAL \RAM|ram~1070_combout\ : std_logic;
SIGNAL \RAM|ram~952_q\ : std_logic;
SIGNAL \RAM|ram~984_q\ : std_logic;
SIGNAL \RAM|ram~920_q\ : std_logic;
SIGNAL \RAM|ram~1071_combout\ : std_logic;
SIGNAL \RAM|ram~1016_q\ : std_logic;
SIGNAL \RAM|ram~1072_combout\ : std_logic;
SIGNAL \RAM|ram~992_q\ : std_logic;
SIGNAL \RAM|ram~960_q\ : std_logic;
SIGNAL \RAM|ram~928_q\ : std_logic;
SIGNAL \RAM|ram~1073_combout\ : std_logic;
SIGNAL \RAM|ram~1024_q\ : std_logic;
SIGNAL \RAM|ram~1074_combout\ : std_logic;
SIGNAL \RAM|ram~976_q\ : std_logic;
SIGNAL \RAM|ram~944_q\ : std_logic;
SIGNAL \RAM|ram~912_q\ : std_logic;
SIGNAL \RAM|ram~1075_combout\ : std_logic;
SIGNAL \RAM|ram~1008_q\ : std_logic;
SIGNAL \RAM|ram~1076_combout\ : std_logic;
SIGNAL \RAM|ram~1077_combout\ : std_logic;
SIGNAL \RAM|ram~968_q\ : std_logic;
SIGNAL \RAM|ram~1000_q\ : std_logic;
SIGNAL \RAM|ram~936_q\ : std_logic;
SIGNAL \RAM|ram~1078_combout\ : std_logic;
SIGNAL \RAM|ram~1032_q\ : std_logic;
SIGNAL \RAM|ram~1079_combout\ : std_logic;
SIGNAL \RAM|ram~1080_combout\ : std_logic;
SIGNAL \RAM|ram~1081_combout\ : std_logic;
SIGNAL \RAM|ram~320_q\ : std_logic;
SIGNAL \RAM|ram~312_q\ : std_logic;
SIGNAL \RAM|ram~304_q\ : std_logic;
SIGNAL \RAM|ram~1082_combout\ : std_logic;
SIGNAL \RAM|ram~328_q\ : std_logic;
SIGNAL \RAM|ram~1083_combout\ : std_logic;
SIGNAL \RAM|ram~344_q\ : std_logic;
SIGNAL \RAM|ram~352_q\ : std_logic;
SIGNAL \RAM|ram~336_q\ : std_logic;
SIGNAL \RAM|ram~1084_combout\ : std_logic;
SIGNAL \RAM|ram~360_q\ : std_logic;
SIGNAL \RAM|ram~1085_combout\ : std_logic;
SIGNAL \RAM|ram~280_q\ : std_logic;
SIGNAL \RAM|ram~288_q\ : std_logic;
SIGNAL \RAM|ram~272_q\ : std_logic;
SIGNAL \RAM|ram~1086_combout\ : std_logic;
SIGNAL \RAM|ram~296_q\ : std_logic;
SIGNAL \RAM|ram~1087_combout\ : std_logic;
SIGNAL \RAM|ram~1088_combout\ : std_logic;
SIGNAL \RAM|ram~384_q\ : std_logic;
SIGNAL \RAM|ram~376_q\ : std_logic;
SIGNAL \RAM|ram~368_q\ : std_logic;
SIGNAL \RAM|ram~1089_combout\ : std_logic;
SIGNAL \RAM|ram~392_q\ : std_logic;
SIGNAL \RAM|ram~1090_combout\ : std_logic;
SIGNAL \RAM|ram~1091_combout\ : std_logic;
SIGNAL \RAM|ram~192_q\ : std_logic;
SIGNAL \RAM|ram~224_q\ : std_logic;
SIGNAL \RAM|ram~160_q\ : std_logic;
SIGNAL \RAM|ram~1092_combout\ : std_logic;
SIGNAL \RAM|ram~256_q\ : std_logic;
SIGNAL \RAM|ram~1093_combout\ : std_logic;
SIGNAL \RAM|ram~176_q\ : std_logic;
SIGNAL \RAM|ram~144_q\ : std_logic;
SIGNAL \RAM|ram~240_q\ : std_logic;
SIGNAL \RAM|ram~208_q\ : std_logic;
SIGNAL \RAM|ram~1094_combout\ : std_logic;
SIGNAL \RAM|ram~1095_combout\ : std_logic;
SIGNAL \RAM|ram~184_q\ : std_logic;
SIGNAL \RAM|ram~152_q\ : std_logic;
SIGNAL \RAM|ram~216_q\ : std_logic;
SIGNAL \RAM|ram~248_q\ : std_logic;
SIGNAL \RAM|ram~1096_combout\ : std_logic;
SIGNAL \RAM|ram~1097_combout\ : std_logic;
SIGNAL \RAM|ram~1098_combout\ : std_logic;
SIGNAL \RAM|ram~232_q\ : std_logic;
SIGNAL \RAM|ram~200_q\ : std_logic;
SIGNAL \RAM|ram~168_q\ : std_logic;
SIGNAL \RAM|ram~1099_combout\ : std_logic;
SIGNAL \RAM|ram~264_q\ : std_logic;
SIGNAL \RAM|ram~1100_combout\ : std_logic;
SIGNAL \RAM|ram~1101_combout\ : std_logic;
SIGNAL \RAM|ram~96_q\ : std_logic;
SIGNAL \RAM|ram~88_q\ : std_logic;
SIGNAL \RAM|ram~80_q\ : std_logic;
SIGNAL \RAM|ram~1102_combout\ : std_logic;
SIGNAL \RAM|ram~104_q\ : std_logic;
SIGNAL \RAM|ram~1103_combout\ : std_logic;
SIGNAL \RAM|ram~56_q\ : std_logic;
SIGNAL \RAM|ram~64_q\ : std_logic;
SIGNAL \RAM|ram~48_q\ : std_logic;
SIGNAL \RAM|ram~1104_combout\ : std_logic;
SIGNAL \RAM|ram~72_q\ : std_logic;
SIGNAL \RAM|ram~1105_combout\ : std_logic;
SIGNAL \RAM|ram~32_q\ : std_logic;
SIGNAL \RAM|ram~24_q\ : std_logic;
SIGNAL \RAM|ram~16_q\ : std_logic;
SIGNAL \RAM|ram~1106_combout\ : std_logic;
SIGNAL \RAM|ram~40_q\ : std_logic;
SIGNAL \RAM|ram~1107_combout\ : std_logic;
SIGNAL \RAM|ram~1108_combout\ : std_logic;
SIGNAL \RAM|ram~120_q\ : std_logic;
SIGNAL \RAM|ram~128_q\ : std_logic;
SIGNAL \RAM|ram~112_q\ : std_logic;
SIGNAL \RAM|ram~1109_combout\ : std_logic;
SIGNAL \RAM|ram~136_q\ : std_logic;
SIGNAL \RAM|ram~1110_combout\ : std_logic;
SIGNAL \RAM|ram~1111_combout\ : std_logic;
SIGNAL \RAM|ram~1112_combout\ : std_logic;
SIGNAL \RAM|ram~440_q\ : std_logic;
SIGNAL \RAM|ram~472_q\ : std_logic;
SIGNAL \RAM|ram~408_q\ : std_logic;
SIGNAL \RAM|ram~1113_combout\ : std_logic;
SIGNAL \RAM|ram~504_q\ : std_logic;
SIGNAL \RAM|ram~1114_combout\ : std_logic;
SIGNAL \RAM|ram~480_q\ : std_logic;
SIGNAL \RAM|ram~448_q\ : std_logic;
SIGNAL \RAM|ram~416_q\ : std_logic;
SIGNAL \RAM|ram~1115_combout\ : std_logic;
SIGNAL \RAM|ram~512_q\ : std_logic;
SIGNAL \RAM|ram~1116_combout\ : std_logic;
SIGNAL \RAM|ram~464_q\ : std_logic;
SIGNAL \RAM|ram~432_q\ : std_logic;
SIGNAL \RAM|ram~400_q\ : std_logic;
SIGNAL \RAM|ram~1117_combout\ : std_logic;
SIGNAL \RAM|ram~496_q\ : std_logic;
SIGNAL \RAM|ram~1118_combout\ : std_logic;
SIGNAL \RAM|ram~1119_combout\ : std_logic;
SIGNAL \RAM|ram~456_q\ : std_logic;
SIGNAL \RAM|ram~488_q\ : std_logic;
SIGNAL \RAM|ram~424_q\ : std_logic;
SIGNAL \RAM|ram~1120_combout\ : std_logic;
SIGNAL \RAM|ram~520_q\ : std_logic;
SIGNAL \RAM|ram~1121_combout\ : std_logic;
SIGNAL \RAM|ram~1122_combout\ : std_logic;
SIGNAL \RAM|ram~1123_combout\ : std_logic;
SIGNAL \RAM|ram~1124_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][0]~0_combout\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|registrador[1][0]~q\ : std_logic;
SIGNAL \Processador|FD|Banco_Regs|saidaB[0]~1_combout\ : std_logic;
SIGNAL \decodificador|habilita[14]~0_combout\ : std_logic;
SIGNAL \decodificador|habilita[14]~1_combout\ : std_logic;
SIGNAL \decodificador|habilita[4]~2_combout\ : std_logic;
SIGNAL \decodificador|habilita[4]~3_combout\ : std_logic;
SIGNAL \decodificador|habilita[4]~4_combout\ : std_logic;
SIGNAL \Processador|UC|pontosDeControle[9]~2_combout\ : std_logic;
SIGNAL \decodificador|habilita[4]~7_combout\ : std_logic;
SIGNAL \decodificador|habilita[11]~8_combout\ : std_logic;
SIGNAL \DISPLAY0|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DISPLAY0|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DISPLAY0|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DISPLAY0|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DISPLAY0|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DISPLAY0|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DISPLAY0|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \DISPLAY1|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DISPLAY1|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DISPLAY1|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DISPLAY1|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DISPLAY1|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DISPLAY1|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DISPLAY1|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \decodificador|habilita[1]~9_combout\ : std_logic;
SIGNAL \decodificador|habilita[12]~10_combout\ : std_logic;
SIGNAL \DISPLAY2|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DISPLAY2|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DISPLAY2|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DISPLAY2|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DISPLAY2|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DISPLAY2|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DISPLAY2|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \DISPLAY3|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DISPLAY3|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DISPLAY3|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DISPLAY3|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DISPLAY3|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DISPLAY3|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DISPLAY3|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \decodificador|habilita[13]~11_combout\ : std_logic;
SIGNAL \DISPLAY4|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DISPLAY4|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DISPLAY4|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DISPLAY4|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DISPLAY4|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DISPLAY4|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DISPLAY4|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \DISPLAY5|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DISPLAY5|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DISPLAY5|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DISPLAY5|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DISPLAY5|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DISPLAY5|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DISPLAY5|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \decodificador|habilita[14]~12_combout\ : std_logic;
SIGNAL \DISPLAY6|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DISPLAY6|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DISPLAY6|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DISPLAY6|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DISPLAY6|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DISPLAY6|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DISPLAY6|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \DISPLAY7|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DISPLAY7|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DISPLAY7|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DISPLAY7|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DISPLAY7|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DISPLAY7|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DISPLAY7|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \decodificador|habilita\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \DISPLAY6_7|REG|DOUT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DISPLAY4_5|REG|DOUT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DISPLAY2_3|REG|DOUT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \saidaLED_Vermelhos|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DISPLAY0_1|REG|DOUT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Processador|FD|PC|DOUT\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \Processador|FD|ULA|ALT_INV_saida[3]~0_combout\ : std_logic;
SIGNAL \Processador|UC|ALT_INV_Equal2~1_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
LEDG <= ww_LEDG;
enderecamento <= ww_enderecamento;
programcounter <= ww_programcounter;
pontosdecontrole <= ww_pontosdecontrole;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
bancoR3 <= ww_bancoR3;
banco001 <= ww_banco001;
saidaA <= ww_saidaA;
saidaB <= ww_saidaB;
entradaA_ULA <= ww_entradaA_ULA;
entradaB_ULA <= ww_entradaB_ULA;
saida_ULA <= ww_saida_ULA;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\Processador|FD|ULA|ALT_INV_saida[3]~0_combout\ <= NOT \Processador|FD|ULA|saida[3]~0_combout\;
\Processador|UC|ALT_INV_Equal2~1_combout\ <= NOT \Processador|UC|Equal2~1_combout\;

\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \saidaLED_Vermelhos|saida\(0),
	devoe => ww_devoe,
	o => ww_LEDR(0));

\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \saidaLED_Vermelhos|saida\(1),
	devoe => ww_devoe,
	o => ww_LEDR(1));

\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \saidaLED_Vermelhos|saida\(2),
	devoe => ww_devoe,
	o => ww_LEDR(2));

\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \saidaLED_Vermelhos|saida\(3),
	devoe => ww_devoe,
	o => ww_LEDR(3));

\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \saidaLED_Vermelhos|saida\(4),
	devoe => ww_devoe,
	o => ww_LEDR(4));

\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \saidaLED_Vermelhos|saida\(5),
	devoe => ww_devoe,
	o => ww_LEDR(5));

\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \saidaLED_Vermelhos|saida\(6),
	devoe => ww_devoe,
	o => ww_LEDR(6));

\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \saidaLED_Vermelhos|saida\(7),
	devoe => ww_devoe,
	o => ww_LEDR(7));

\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(10));

\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(11));

\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(12));

\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(13));

\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(14));

\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(15));

\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(16));

\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(17));

\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(0),
	devoe => ww_devoe,
	o => ww_LEDG(0));

\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(1),
	devoe => ww_devoe,
	o => ww_LEDG(1));

\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(2),
	devoe => ww_devoe,
	o => ww_LEDG(2));

\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(3),
	devoe => ww_devoe,
	o => ww_LEDG(3));

\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(4),
	devoe => ww_devoe,
	o => ww_LEDG(4));

\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(5),
	devoe => ww_devoe,
	o => ww_LEDG(5));

\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(6),
	devoe => ww_devoe,
	o => ww_LEDG(6));

\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(7),
	devoe => ww_devoe,
	o => ww_LEDG(7));

\enderecamento[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~0_combout\,
	devoe => ww_devoe,
	o => ww_enderecamento(0));

\enderecamento[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~1_combout\,
	devoe => ww_devoe,
	o => ww_enderecamento(1));

\enderecamento[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~2_combout\,
	devoe => ww_devoe,
	o => ww_enderecamento(2));

\enderecamento[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~3_combout\,
	devoe => ww_devoe,
	o => ww_enderecamento(3));

\enderecamento[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~4_combout\,
	devoe => ww_devoe,
	o => ww_enderecamento(4));

\enderecamento[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~5_combout\,
	devoe => ww_devoe,
	o => ww_enderecamento(5));

\enderecamento[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~6_combout\,
	devoe => ww_devoe,
	o => ww_enderecamento(6));

\enderecamento[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~7_combout\,
	devoe => ww_devoe,
	o => ww_enderecamento(7));

\programcounter[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(0),
	devoe => ww_devoe,
	o => ww_programcounter(0));

\programcounter[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(1),
	devoe => ww_devoe,
	o => ww_programcounter(1));

\programcounter[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(2),
	devoe => ww_devoe,
	o => ww_programcounter(2));

\programcounter[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(3),
	devoe => ww_devoe,
	o => ww_programcounter(3));

\programcounter[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(4),
	devoe => ww_devoe,
	o => ww_programcounter(4));

\programcounter[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(5),
	devoe => ww_devoe,
	o => ww_programcounter(5));

\programcounter[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(6),
	devoe => ww_devoe,
	o => ww_programcounter(6));

\programcounter[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(7),
	devoe => ww_devoe,
	o => ww_programcounter(7));

\programcounter[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(8),
	devoe => ww_devoe,
	o => ww_programcounter(8));

\programcounter[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(9),
	devoe => ww_devoe,
	o => ww_programcounter(9));

\programcounter[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(10),
	devoe => ww_devoe,
	o => ww_programcounter(10));

\programcounter[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(11),
	devoe => ww_devoe,
	o => ww_programcounter(11));

\programcounter[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(12),
	devoe => ww_devoe,
	o => ww_programcounter(12));

\programcounter[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|PC|DOUT\(13),
	devoe => ww_devoe,
	o => ww_programcounter(13));

\pontosdecontrole[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(0));

\pontosdecontrole[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|UC|Equal2~0_combout\,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(1));

\pontosdecontrole[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|UC|Equal2~1_combout\,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(2));

\pontosdecontrole[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|UC|ALT_INV_Equal2~1_combout\,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(3));

\pontosdecontrole[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(4));

\pontosdecontrole[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(5));

\pontosdecontrole[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(6));

\pontosdecontrole[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|ALT_INV_saida[3]~0_combout\,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(7));

\pontosdecontrole[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ROM|memROM~7_combout\,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(8));

\pontosdecontrole[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|UC|pontosDeControle[9]~2_combout\,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(9));

\pontosdecontrole[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ROM|memROM~12_combout\,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(10));

\pontosdecontrole[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|UC|Equal2~0_combout\,
	devoe => ww_devoe,
	o => ww_pontosdecontrole(11));

\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY0|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY0|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY0|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY0|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY0|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY0|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY0|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY1|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY1|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY1|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY1|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY1|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY1|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY1|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY2|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY2|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY2|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY2|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY2|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY2|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY2|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY3|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY3|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY3|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY3|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY3|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY3|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY3|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY4|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY4|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY4|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY4|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY4|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY4|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY4|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY5|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY5|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY5|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY5|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY5|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY5|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY5|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY6|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(0));

\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY6|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(1));

\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY6|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(2));

\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY6|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(3));

\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY6|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(4));

\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY6|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(5));

\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY6|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(6));

\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY7|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(0));

\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY7|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(1));

\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY7|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(2));

\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY7|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(3));

\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY7|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(4));

\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY7|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(5));

\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISPLAY7|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(6));

\bancoR3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ROM|memROM~4_combout\,
	devoe => ww_devoe,
	o => ww_bancoR3(0));

\bancoR3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_bancoR3(1));

\bancoR3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_bancoR3(2));

\banco001[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|registrador[1][0]~q\,
	devoe => ww_devoe,
	o => ww_banco001(0));

\banco001[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|registrador[1][1]~q\,
	devoe => ww_devoe,
	o => ww_banco001(1));

\banco001[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|registrador[1][2]~q\,
	devoe => ww_devoe,
	o => ww_banco001(2));

\banco001[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|registrador[1][3]~q\,
	devoe => ww_devoe,
	o => ww_banco001(3));

\banco001[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|registrador[1][4]~q\,
	devoe => ww_devoe,
	o => ww_banco001(4));

\banco001[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|registrador[1][5]~q\,
	devoe => ww_devoe,
	o => ww_banco001(5));

\banco001[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|registrador[1][6]~q\,
	devoe => ww_devoe,
	o => ww_banco001(6));

\banco001[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|registrador[1][7]~q\,
	devoe => ww_devoe,
	o => ww_banco001(7));

\saidaA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_saidaA(0));

\saidaA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_saidaA(1));

\saidaA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_saidaA(2));

\saidaA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_saidaA(3));

\saidaA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_saidaA(4));

\saidaA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_saidaA(5));

\saidaA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_saidaA(6));

\saidaA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_saidaA(7));

\saidaB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_saidaB(0));

\saidaB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	devoe => ww_devoe,
	o => ww_saidaB(1));

\saidaB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	devoe => ww_devoe,
	o => ww_saidaB(2));

\saidaB[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	devoe => ww_devoe,
	o => ww_saidaB(3));

\saidaB[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	devoe => ww_devoe,
	o => ww_saidaB(4));

\saidaB[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	devoe => ww_devoe,
	o => ww_saidaB(5));

\saidaB[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	devoe => ww_devoe,
	o => ww_saidaB(6));

\saidaB[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	devoe => ww_devoe,
	o => ww_saidaB(7));

\entradaA_ULA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_entradaA_ULA(0));

\entradaA_ULA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_entradaA_ULA(1));

\entradaA_ULA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_entradaA_ULA(2));

\entradaA_ULA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_entradaA_ULA(3));

\entradaA_ULA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_entradaA_ULA(4));

\entradaA_ULA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_entradaA_ULA(5));

\entradaA_ULA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_entradaA_ULA(6));

\entradaA_ULA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Banco_Regs|saidaA[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_entradaA_ULA(7));

\entradaB_ULA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Mux2|saida_MUX[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_entradaB_ULA(0));

\entradaB_ULA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Mux2|saida_MUX[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_entradaB_ULA(1));

\entradaB_ULA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Mux2|saida_MUX[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_entradaB_ULA(2));

\entradaB_ULA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Mux2|saida_MUX[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_entradaB_ULA(3));

\entradaB_ULA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Mux2|saida_MUX[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_entradaB_ULA(4));

\entradaB_ULA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Mux2|saida_MUX[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_entradaB_ULA(5));

\entradaB_ULA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Mux2|saida_MUX[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_entradaB_ULA(6));

\entradaB_ULA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|Mux2|saida_MUX[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_entradaB_ULA(7));

\saida_ULA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~0_combout\,
	devoe => ww_devoe,
	o => ww_saida_ULA(0));

\saida_ULA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~1_combout\,
	devoe => ww_devoe,
	o => ww_saida_ULA(1));

\saida_ULA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~2_combout\,
	devoe => ww_devoe,
	o => ww_saida_ULA(2));

\saida_ULA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~3_combout\,
	devoe => ww_devoe,
	o => ww_saida_ULA(3));

\saida_ULA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~4_combout\,
	devoe => ww_devoe,
	o => ww_saida_ULA(4));

\saida_ULA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~5_combout\,
	devoe => ww_devoe,
	o => ww_saida_ULA(5));

\saida_ULA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~6_combout\,
	devoe => ww_devoe,
	o => ww_saida_ULA(6));

\saida_ULA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Processador|FD|ULA|Add0~7_combout\,
	devoe => ww_devoe,
	o => ww_saida_ULA(7));

\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

\Processador|FD|PC|DOUT[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[0]~14_combout\ = \Processador|FD|PC|DOUT\(0) $ (VCC)
-- \Processador|FD|PC|DOUT[0]~15\ = CARRY(\Processador|FD|PC|DOUT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(0),
	datad => VCC,
	combout => \Processador|FD|PC|DOUT[0]~14_combout\,
	cout => \Processador|FD|PC|DOUT[0]~15\);

\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

\Processador|FD|PC|DOUT[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[4]~22_combout\ = (\Processador|FD|PC|DOUT\(4) & (\Processador|FD|PC|DOUT[3]~21\ $ (GND))) # (!\Processador|FD|PC|DOUT\(4) & (!\Processador|FD|PC|DOUT[3]~21\ & VCC))
-- \Processador|FD|PC|DOUT[4]~23\ = CARRY((\Processador|FD|PC|DOUT\(4) & !\Processador|FD|PC|DOUT[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(4),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[3]~21\,
	combout => \Processador|FD|PC|DOUT[4]~22_combout\,
	cout => \Processador|FD|PC|DOUT[4]~23\);

\Processador|FD|PC|DOUT[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[5]~24_combout\ = (\Processador|FD|PC|DOUT\(5) & (!\Processador|FD|PC|DOUT[4]~23\)) # (!\Processador|FD|PC|DOUT\(5) & ((\Processador|FD|PC|DOUT[4]~23\) # (GND)))
-- \Processador|FD|PC|DOUT[5]~25\ = CARRY((!\Processador|FD|PC|DOUT[4]~23\) # (!\Processador|FD|PC|DOUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(5),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[4]~23\,
	combout => \Processador|FD|PC|DOUT[5]~24_combout\,
	cout => \Processador|FD|PC|DOUT[5]~25\);

\Processador|FD|ROM|memROM~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~5_combout\ = (!\Processador|FD|PC|DOUT\(2) & !\Processador|FD|PC|DOUT\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Processador|FD|PC|DOUT\(2),
	datad => \Processador|FD|PC|DOUT\(3),
	combout => \Processador|FD|ROM|memROM~5_combout\);

\Processador|FD|ROM|memROM~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~13_combout\ = (\Processador|FD|PC|DOUT\(0) & (\Processador|FD|ROM|memROM~11_combout\ & (\Processador|FD|ROM|memROM~5_combout\ & !\Processador|FD|PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(0),
	datab => \Processador|FD|ROM|memROM~11_combout\,
	datac => \Processador|FD|ROM|memROM~5_combout\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|ROM|memROM~13_combout\);

\Processador|FD|PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[5]~24_combout\,
	asdata => \Processador|FD|ROM|memROM~13_combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(5));

\Processador|FD|PC|DOUT[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[6]~26_combout\ = (\Processador|FD|PC|DOUT\(6) & (\Processador|FD|PC|DOUT[5]~25\ $ (GND))) # (!\Processador|FD|PC|DOUT\(6) & (!\Processador|FD|PC|DOUT[5]~25\ & VCC))
-- \Processador|FD|PC|DOUT[6]~27\ = CARRY((\Processador|FD|PC|DOUT\(6) & !\Processador|FD|PC|DOUT[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(6),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[5]~25\,
	combout => \Processador|FD|PC|DOUT[6]~26_combout\,
	cout => \Processador|FD|PC|DOUT[6]~27\);

\Processador|UC|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|UC|Equal2~0_combout\ = (\Processador|FD|PC|DOUT\(1) & (\Processador|FD|ROM|memROM~11_combout\ & (\Processador|FD|ROM|memROM~5_combout\ & !\Processador|FD|PC|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(1),
	datab => \Processador|FD|ROM|memROM~11_combout\,
	datac => \Processador|FD|ROM|memROM~5_combout\,
	datad => \Processador|FD|PC|DOUT\(0),
	combout => \Processador|UC|Equal2~0_combout\);

\Processador|FD|PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[6]~26_combout\,
	asdata => \Processador|UC|Equal2~0_combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(6));

\Processador|FD|PC|DOUT[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[7]~28_combout\ = (\Processador|FD|PC|DOUT\(7) & (!\Processador|FD|PC|DOUT[6]~27\)) # (!\Processador|FD|PC|DOUT\(7) & ((\Processador|FD|PC|DOUT[6]~27\) # (GND)))
-- \Processador|FD|PC|DOUT[7]~29\ = CARRY((!\Processador|FD|PC|DOUT[6]~27\) # (!\Processador|FD|PC|DOUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(7),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[6]~27\,
	combout => \Processador|FD|PC|DOUT[7]~28_combout\,
	cout => \Processador|FD|PC|DOUT[7]~29\);

\Processador|FD|PC|DOUT[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[8]~30_combout\ = (\Processador|FD|PC|DOUT\(8) & (\Processador|FD|PC|DOUT[7]~29\ $ (GND))) # (!\Processador|FD|PC|DOUT\(8) & (!\Processador|FD|PC|DOUT[7]~29\ & VCC))
-- \Processador|FD|PC|DOUT[8]~31\ = CARRY((\Processador|FD|PC|DOUT\(8) & !\Processador|FD|PC|DOUT[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(8),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[7]~29\,
	combout => \Processador|FD|PC|DOUT[8]~30_combout\,
	cout => \Processador|FD|PC|DOUT[8]~31\);

\Processador|FD|PC|DOUT[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[9]~32_combout\ = (\Processador|FD|PC|DOUT\(9) & (!\Processador|FD|PC|DOUT[8]~31\)) # (!\Processador|FD|PC|DOUT\(9) & ((\Processador|FD|PC|DOUT[8]~31\) # (GND)))
-- \Processador|FD|PC|DOUT[9]~33\ = CARRY((!\Processador|FD|PC|DOUT[8]~31\) # (!\Processador|FD|PC|DOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(9),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[8]~31\,
	combout => \Processador|FD|PC|DOUT[9]~32_combout\,
	cout => \Processador|FD|PC|DOUT[9]~33\);

\Processador|FD|PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[9]~32_combout\,
	asdata => \~GND~combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(9));

\Processador|FD|PC|DOUT[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[10]~34_combout\ = (\Processador|FD|PC|DOUT\(10) & (\Processador|FD|PC|DOUT[9]~33\ $ (GND))) # (!\Processador|FD|PC|DOUT\(10) & (!\Processador|FD|PC|DOUT[9]~33\ & VCC))
-- \Processador|FD|PC|DOUT[10]~35\ = CARRY((\Processador|FD|PC|DOUT\(10) & !\Processador|FD|PC|DOUT[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(10),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[9]~33\,
	combout => \Processador|FD|PC|DOUT[10]~34_combout\,
	cout => \Processador|FD|PC|DOUT[10]~35\);

\Processador|FD|PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[10]~34_combout\,
	asdata => \~GND~combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(10));

\Processador|FD|PC|DOUT[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[11]~36_combout\ = (\Processador|FD|PC|DOUT\(11) & (!\Processador|FD|PC|DOUT[10]~35\)) # (!\Processador|FD|PC|DOUT\(11) & ((\Processador|FD|PC|DOUT[10]~35\) # (GND)))
-- \Processador|FD|PC|DOUT[11]~37\ = CARRY((!\Processador|FD|PC|DOUT[10]~35\) # (!\Processador|FD|PC|DOUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(11),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[10]~35\,
	combout => \Processador|FD|PC|DOUT[11]~36_combout\,
	cout => \Processador|FD|PC|DOUT[11]~37\);

\Processador|FD|PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[11]~36_combout\,
	asdata => \Processador|FD|ROM|memROM~4_combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(11));

\Processador|FD|ROM|memROM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~1_combout\ = (!\Processador|FD|PC|DOUT\(8) & (!\Processador|FD|PC|DOUT\(9) & (!\Processador|FD|PC|DOUT\(10) & !\Processador|FD|PC|DOUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(8),
	datab => \Processador|FD|PC|DOUT\(9),
	datac => \Processador|FD|PC|DOUT\(10),
	datad => \Processador|FD|PC|DOUT\(11),
	combout => \Processador|FD|ROM|memROM~1_combout\);

\Processador|FD|PC|DOUT[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[12]~38_combout\ = (\Processador|FD|PC|DOUT\(12) & (\Processador|FD|PC|DOUT[11]~37\ $ (GND))) # (!\Processador|FD|PC|DOUT\(12) & (!\Processador|FD|PC|DOUT[11]~37\ & VCC))
-- \Processador|FD|PC|DOUT[12]~39\ = CARRY((\Processador|FD|PC|DOUT\(12) & !\Processador|FD|PC|DOUT[11]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(12),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[11]~37\,
	combout => \Processador|FD|PC|DOUT[12]~38_combout\,
	cout => \Processador|FD|PC|DOUT[12]~39\);

\Processador|FD|PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[12]~38_combout\,
	asdata => \~GND~combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(12));

\Processador|FD|PC|DOUT[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[13]~40_combout\ = \Processador|FD|PC|DOUT\(13) $ (\Processador|FD|PC|DOUT[12]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(13),
	cin => \Processador|FD|PC|DOUT[12]~39\,
	combout => \Processador|FD|PC|DOUT[13]~40_combout\);

\Processador|FD|PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[13]~40_combout\,
	asdata => \~GND~combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(13));

\Processador|FD|ROM|memROM~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~6_combout\ = (!\Processador|FD|PC|DOUT\(0) & (!\Processador|FD|PC|DOUT\(12) & !\Processador|FD|PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(0),
	datab => \Processador|FD|PC|DOUT\(12),
	datac => \Processador|FD|PC|DOUT\(13),
	combout => \Processador|FD|ROM|memROM~6_combout\);

\Processador|FD|ROM|memROM~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~7_combout\ = (\Processador|FD|ROM|memROM~5_combout\ & (\Processador|FD|ROM|memROM~0_combout\ & (\Processador|FD|ROM|memROM~1_combout\ & \Processador|FD|ROM|memROM~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~5_combout\,
	datab => \Processador|FD|ROM|memROM~0_combout\,
	datac => \Processador|FD|ROM|memROM~1_combout\,
	datad => \Processador|FD|ROM|memROM~6_combout\,
	combout => \Processador|FD|ROM|memROM~7_combout\);

\Processador|FD|PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[7]~28_combout\,
	asdata => \Processador|FD|ROM|memROM~7_combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(7));

\Processador|FD|PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[8]~30_combout\,
	asdata => \Processador|FD|ROM|memROM~13_combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(8));

\Processador|FD|ROM|memROM~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~10_combout\ = (!\Processador|FD|PC|DOUT\(12) & (!\Processador|FD|PC|DOUT\(13) & (!\Processador|FD|PC|DOUT\(10) & !\Processador|FD|PC|DOUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(12),
	datab => \Processador|FD|PC|DOUT\(13),
	datac => \Processador|FD|PC|DOUT\(10),
	datad => \Processador|FD|PC|DOUT\(11),
	combout => \Processador|FD|ROM|memROM~10_combout\);

\Processador|FD|ROM|memROM~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~11_combout\ = (!\Processador|FD|PC|DOUT\(8) & (!\Processador|FD|PC|DOUT\(9) & (\Processador|FD|ROM|memROM~0_combout\ & \Processador|FD|ROM|memROM~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(8),
	datab => \Processador|FD|PC|DOUT\(9),
	datac => \Processador|FD|ROM|memROM~0_combout\,
	datad => \Processador|FD|ROM|memROM~10_combout\,
	combout => \Processador|FD|ROM|memROM~11_combout\);

\Processador|FD|ROM|memROM~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~12_combout\ = (\Processador|FD|PC|DOUT\(0) & (\Processador|FD|PC|DOUT\(1) & (\Processador|FD|ROM|memROM~11_combout\ & \Processador|FD|ROM|memROM~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(0),
	datab => \Processador|FD|PC|DOUT\(1),
	datac => \Processador|FD|ROM|memROM~11_combout\,
	datad => \Processador|FD|ROM|memROM~5_combout\,
	combout => \Processador|FD|ROM|memROM~12_combout\);

\Processador|FD|PC|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[0]~14_combout\,
	asdata => \~GND~combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(0));

\Processador|FD|PC|DOUT[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[1]~16_combout\ = (\Processador|FD|PC|DOUT\(1) & (!\Processador|FD|PC|DOUT[0]~15\)) # (!\Processador|FD|PC|DOUT\(1) & ((\Processador|FD|PC|DOUT[0]~15\) # (GND)))
-- \Processador|FD|PC|DOUT[1]~17\ = CARRY((!\Processador|FD|PC|DOUT[0]~15\) # (!\Processador|FD|PC|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(1),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[0]~15\,
	combout => \Processador|FD|PC|DOUT[1]~16_combout\,
	cout => \Processador|FD|PC|DOUT[1]~17\);

\Processador|UC|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|UC|Equal2~1_combout\ = (\Processador|FD|ROM|memROM~11_combout\ & (\Processador|FD|ROM|memROM~5_combout\ & (!\Processador|FD|PC|DOUT\(0) & !\Processador|FD|PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~11_combout\,
	datab => \Processador|FD|ROM|memROM~5_combout\,
	datac => \Processador|FD|PC|DOUT\(0),
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|UC|Equal2~1_combout\);

\Processador|FD|PC|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[1]~16_combout\,
	asdata => \Processador|UC|Equal2~1_combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(1));

\Processador|FD|PC|DOUT[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[2]~18_combout\ = (\Processador|FD|PC|DOUT\(2) & (\Processador|FD|PC|DOUT[1]~17\ $ (GND))) # (!\Processador|FD|PC|DOUT\(2) & (!\Processador|FD|PC|DOUT[1]~17\ & VCC))
-- \Processador|FD|PC|DOUT[2]~19\ = CARRY((\Processador|FD|PC|DOUT\(2) & !\Processador|FD|PC|DOUT[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(2),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[1]~17\,
	combout => \Processador|FD|PC|DOUT[2]~18_combout\,
	cout => \Processador|FD|PC|DOUT[2]~19\);

\Processador|FD|PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[2]~18_combout\,
	asdata => \~GND~combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(2));

\Processador|FD|PC|DOUT[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|PC|DOUT[3]~20_combout\ = (\Processador|FD|PC|DOUT\(3) & (!\Processador|FD|PC|DOUT[2]~19\)) # (!\Processador|FD|PC|DOUT\(3) & ((\Processador|FD|PC|DOUT[2]~19\) # (GND)))
-- \Processador|FD|PC|DOUT[3]~21\ = CARRY((!\Processador|FD|PC|DOUT[2]~19\) # (!\Processador|FD|PC|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(3),
	datad => VCC,
	cin => \Processador|FD|PC|DOUT[2]~19\,
	combout => \Processador|FD|PC|DOUT[3]~20_combout\,
	cout => \Processador|FD|PC|DOUT[3]~21\);

\Processador|FD|PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[3]~20_combout\,
	asdata => \Processador|UC|Equal2~0_combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(3));

\Processador|FD|PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|PC|DOUT[4]~22_combout\,
	asdata => \~GND~combout\,
	sload => \Processador|FD|ROM|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|PC|DOUT\(4));

\Processador|FD|ROM|memROM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~0_combout\ = (!\Processador|FD|PC|DOUT\(4) & (!\Processador|FD|PC|DOUT\(5) & (!\Processador|FD|PC|DOUT\(6) & !\Processador|FD|PC|DOUT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(4),
	datab => \Processador|FD|PC|DOUT\(5),
	datac => \Processador|FD|PC|DOUT\(6),
	datad => \Processador|FD|PC|DOUT\(7),
	combout => \Processador|FD|ROM|memROM~0_combout\);

\Processador|FD|ROM|memROM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~2_combout\ = (!\Processador|FD|PC|DOUT\(2) & (!\Processador|FD|PC|DOUT\(3) & ((!\Processador|FD|PC|DOUT\(1)) # (!\Processador|FD|PC|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(0),
	datab => \Processador|FD|PC|DOUT\(1),
	datac => \Processador|FD|PC|DOUT\(2),
	datad => \Processador|FD|PC|DOUT\(3),
	combout => \Processador|FD|ROM|memROM~2_combout\);

\Processador|FD|ROM|memROM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~3_combout\ = (!\Processador|FD|PC|DOUT\(12) & !\Processador|FD|PC|DOUT\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(12),
	datab => \Processador|FD|PC|DOUT\(13),
	combout => \Processador|FD|ROM|memROM~3_combout\);

\Processador|FD|ROM|memROM~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~4_combout\ = (\Processador|FD|ROM|memROM~0_combout\ & (\Processador|FD|ROM|memROM~1_combout\ & (\Processador|FD|ROM|memROM~2_combout\ & \Processador|FD|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~0_combout\,
	datab => \Processador|FD|ROM|memROM~1_combout\,
	datac => \Processador|FD|ROM|memROM~2_combout\,
	datad => \Processador|FD|ROM|memROM~3_combout\,
	combout => \Processador|FD|ROM|memROM~4_combout\);

\Processador|FD|ROM|memROM~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~8_combout\ = (\Processador|FD|PC|DOUT\(0) & (!\Processador|FD|PC|DOUT\(12) & !\Processador|FD|PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(0),
	datab => \Processador|FD|PC|DOUT\(12),
	datac => \Processador|FD|PC|DOUT\(13),
	combout => \Processador|FD|ROM|memROM~8_combout\);

\Processador|FD|ROM|memROM~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ROM|memROM~9_combout\ = (\Processador|FD|ROM|memROM~5_combout\ & (\Processador|FD|ROM|memROM~0_combout\ & (\Processador|FD|ROM|memROM~1_combout\ & \Processador|FD|ROM|memROM~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~5_combout\,
	datab => \Processador|FD|ROM|memROM~0_combout\,
	datac => \Processador|FD|ROM|memROM~1_combout\,
	datad => \Processador|FD|ROM|memROM~8_combout\,
	combout => \Processador|FD|ROM|memROM~9_combout\);

\Processador|FD|Banco_Regs|saidaB[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaB[7]~0_combout\ = (\Processador|FD|PC|DOUT\(1) & (\Processador|FD|ROM|memROM~4_combout\ & (\Processador|FD|ROM|memROM~7_combout\ & !\Processador|FD|ROM|memROM~9_combout\))) # (!\Processador|FD|PC|DOUT\(1) & 
-- (((!\Processador|FD|ROM|memROM~7_combout\ & \Processador|FD|ROM|memROM~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~4_combout\,
	datab => \Processador|FD|PC|DOUT\(1),
	datac => \Processador|FD|ROM|memROM~7_combout\,
	datad => \Processador|FD|ROM|memROM~9_combout\,
	combout => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\);

\Processador|FD|Mux2|saida_MUX[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Mux2|saida_MUX[0]~0_combout\ = (\Processador|FD|Banco_Regs|registrador[1][0]~q\ & (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & !\Processador|FD|ROM|memROM~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|registrador[1][0]~q\,
	datab => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datad => \Processador|FD|ROM|memROM~7_combout\,
	combout => \Processador|FD|Mux2|saida_MUX[0]~0_combout\);

\Processador|FD|Banco_Regs|saidaA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaA[0]~0_combout\ = (\Processador|FD|ROM|memROM~9_combout\ & (\Processador|FD|Banco_Regs|registrador[1][0]~q\ & !\Processador|FD|PC|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~9_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][0]~q\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|Banco_Regs|saidaA[0]~0_combout\);

\Processador|FD|ULA|soma[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|soma[0]~0_combout\ = (\Processador|FD|Mux2|saida_MUX[0]~0_combout\ & (\Processador|FD|Banco_Regs|saidaA[0]~0_combout\ $ (VCC))) # (!\Processador|FD|Mux2|saida_MUX[0]~0_combout\ & (\Processador|FD|Banco_Regs|saidaA[0]~0_combout\ & VCC))
-- \Processador|FD|ULA|soma[0]~1\ = CARRY((\Processador|FD|Mux2|saida_MUX[0]~0_combout\ & \Processador|FD|Banco_Regs|saidaA[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Mux2|saida_MUX[0]~0_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[0]~0_combout\,
	datad => VCC,
	combout => \Processador|FD|ULA|soma[0]~0_combout\,
	cout => \Processador|FD|ULA|soma[0]~1\);

\Processador|FD|ULA|saida[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|saida[3]~0_combout\ = (((!\Processador|FD|ROM|memROM~5_combout\) # (!\Processador|FD|ROM|memROM~11_combout\)) # (!\Processador|FD|PC|DOUT\(1))) # (!\Processador|FD|PC|DOUT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(0),
	datab => \Processador|FD|PC|DOUT\(1),
	datac => \Processador|FD|ROM|memROM~11_combout\,
	datad => \Processador|FD|ROM|memROM~5_combout\,
	combout => \Processador|FD|ULA|saida[3]~0_combout\);

\Processador|FD|ULA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|Add0~0_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & (\Processador|FD|ULA|soma[0]~0_combout\)) # (!\Processador|FD|ULA|saida[3]~0_combout\ & ((\Processador|FD|Banco_Regs|saidaA[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[0]~0_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[0]~0_combout\,
	datad => \Processador|FD|ULA|saida[3]~0_combout\,
	combout => \Processador|FD|ULA|Add0~0_combout\);

\Processador|FD|Banco_Regs|saidaB[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaB[1]~2_combout\ = (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & \Processador|FD|Banco_Regs|registrador[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][1]~q\,
	combout => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\);

\RAM|ram~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~705_q\);

\Processador|FD|Banco_Regs|saidaB[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaB[2]~3_combout\ = (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & \Processador|FD|Banco_Regs|registrador[1][2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][2]~q\,
	combout => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\);

\RAM|ram~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~706_q\);

\Processador|FD|Banco_Regs|saidaB[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaB[4]~5_combout\ = (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & \Processador|FD|Banco_Regs|registrador[1][4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][4]~q\,
	combout => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\);

\RAM|ram~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~708_q\);

\RAM|ram~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~740_q\);

\Processador|FD|Banco_Regs|saidaB[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaB[3]~4_combout\ = (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & \Processador|FD|Banco_Regs|registrador[1][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][3]~q\,
	combout => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\);

\RAM|ram~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~707_q\);

\RAM|ram~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~739_q\);

\RAM|ram~1734\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1734_combout\ = (!\Processador|FD|ULA|Add0~0_combout\ & (\Processador|FD|ULA|Add0~1_combout\ & (!\Processador|FD|ULA|Add0~2_combout\ & !\Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1734_combout\);

\RAM|ram~1735\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1735_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1734_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1734_combout\,
	combout => \RAM|ram~1735_combout\);

\RAM|ram~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~675_q\);

\RAM|ram~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1299_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~739_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~675_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~739_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~675_q\,
	combout => \RAM|ram~1299_combout\);

\RAM|ram~1736\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1736_combout\ = (!\Processador|FD|ULA|Add0~0_combout\ & (\Processador|FD|ULA|Add0~1_combout\ & (\Processador|FD|ULA|Add0~2_combout\ & \Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1736_combout\);

\RAM|ram~1737\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1737_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1736_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1736_combout\,
	combout => \RAM|ram~1737_combout\);

\RAM|ram~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~771_q\);

\RAM|ram~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1300_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1299_combout\ & ((\RAM|ram~771_q\))) # (!\RAM|ram~1299_combout\ & (\RAM|ram~707_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~707_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1299_combout\,
	datad => \RAM|ram~771_q\,
	combout => \RAM|ram~1300_combout\);

\RAM|ram~1738\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1738_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (!\Processador|FD|ULA|Add0~1_combout\ & (!\Processador|FD|ULA|Add0~2_combout\ & \Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1738_combout\);

\RAM|ram~1739\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1739_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1738_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1738_combout\,
	combout => \RAM|ram~1739_combout\);

\RAM|ram~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~731_q\);

\RAM|ram~1740\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1740_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (!\Processador|FD|ULA|Add0~1_combout\ & (\Processador|FD|ULA|Add0~2_combout\ & !\Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1740_combout\);

\RAM|ram~1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1741_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1740_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1740_combout\,
	combout => \RAM|ram~1741_combout\);

\RAM|ram~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~699_q\);

\RAM|ram~1742\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1742_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (!\Processador|FD|ULA|Add0~1_combout\ & (!\Processador|FD|ULA|Add0~2_combout\ & !\Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1742_combout\);

\RAM|ram~1743\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1743_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1742_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1742_combout\,
	combout => \RAM|ram~1743_combout\);

\RAM|ram~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~667_q\);

\RAM|ram~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1301_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~699_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~667_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~699_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~667_q\,
	combout => \RAM|ram~1301_combout\);

\RAM|ram~1744\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1744_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (!\Processador|FD|ULA|Add0~1_combout\ & (\Processador|FD|ULA|Add0~2_combout\ & \Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1744_combout\);

\RAM|ram~1745\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1745_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1744_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1744_combout\,
	combout => \RAM|ram~1745_combout\);

\RAM|ram~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~763_q\);

\RAM|ram~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1302_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1301_combout\ & ((\RAM|ram~763_q\))) # (!\RAM|ram~1301_combout\ & (\RAM|ram~731_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~731_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1301_combout\,
	datad => \RAM|ram~763_q\,
	combout => \RAM|ram~1302_combout\);

\RAM|ram~1746\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1746_combout\ = (!\Processador|FD|ULA|Add0~0_combout\ & (!\Processador|FD|ULA|Add0~1_combout\ & (\Processador|FD|ULA|Add0~2_combout\ & !\Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1746_combout\);

\RAM|ram~1747\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1747_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1746_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1746_combout\,
	combout => \RAM|ram~1747_combout\);

\RAM|ram~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~691_q\);

\RAM|ram~1748\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1748_combout\ = (!\Processador|FD|ULA|Add0~0_combout\ & (!\Processador|FD|ULA|Add0~1_combout\ & (!\Processador|FD|ULA|Add0~2_combout\ & \Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1748_combout\);

\RAM|ram~1749\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1749_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1748_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1748_combout\,
	combout => \RAM|ram~1749_combout\);

\RAM|ram~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~723_q\);

\RAM|ram~1750\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1750_combout\ = (!\Processador|FD|ULA|Add0~0_combout\ & (!\Processador|FD|ULA|Add0~1_combout\ & (!\Processador|FD|ULA|Add0~2_combout\ & !\Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1750_combout\);

\RAM|ram~1751\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1751_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1750_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1750_combout\,
	combout => \RAM|ram~1751_combout\);

\RAM|ram~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~659_q\);

\RAM|ram~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1303_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~723_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~659_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~723_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~659_q\,
	combout => \RAM|ram~1303_combout\);

\RAM|ram~1752\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1752_combout\ = (!\Processador|FD|ULA|Add0~0_combout\ & (!\Processador|FD|ULA|Add0~1_combout\ & (\Processador|FD|ULA|Add0~2_combout\ & \Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1752_combout\);

\RAM|ram~1753\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1753_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1752_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1752_combout\,
	combout => \RAM|ram~1753_combout\);

\RAM|ram~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~755_q\);

\RAM|ram~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1304_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1303_combout\ & ((\RAM|ram~755_q\))) # (!\RAM|ram~1303_combout\ & (\RAM|ram~691_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~691_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1303_combout\,
	datad => \RAM|ram~755_q\,
	combout => \RAM|ram~1304_combout\);

\RAM|ram~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1305_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1302_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1304_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1302_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1304_combout\,
	combout => \RAM|ram~1305_combout\);

\RAM|ram~1754\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1754_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (\Processador|FD|ULA|Add0~1_combout\ & (!\Processador|FD|ULA|Add0~2_combout\ & \Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1754_combout\);

\RAM|ram~1755\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1755_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1754_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1754_combout\,
	combout => \RAM|ram~1755_combout\);

\RAM|ram~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~747_q\);

\RAM|ram~1756\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1756_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (\Processador|FD|ULA|Add0~1_combout\ & (\Processador|FD|ULA|Add0~2_combout\ & !\Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1756_combout\);

\RAM|ram~1757\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1757_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1756_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1756_combout\,
	combout => \RAM|ram~1757_combout\);

\RAM|ram~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~715_q\);

\RAM|ram~1758\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1758_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (\Processador|FD|ULA|Add0~1_combout\ & (!\Processador|FD|ULA|Add0~2_combout\ & !\Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1758_combout\);

\RAM|ram~1759\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1759_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1758_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1758_combout\,
	combout => \RAM|ram~1759_combout\);

\RAM|ram~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~683_q\);

\RAM|ram~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1306_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~715_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~683_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~715_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~683_q\,
	combout => \RAM|ram~1306_combout\);

\RAM|ram~1760\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1760_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (\Processador|FD|ULA|Add0~1_combout\ & (\Processador|FD|ULA|Add0~2_combout\ & \Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1760_combout\);

\RAM|ram~1761\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1761_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1760_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1760_combout\,
	combout => \RAM|ram~1761_combout\);

\RAM|ram~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~779_q\);

\RAM|ram~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1307_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1306_combout\ & ((\RAM|ram~779_q\))) # (!\RAM|ram~1306_combout\ & (\RAM|ram~747_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~747_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1306_combout\,
	datad => \RAM|ram~779_q\,
	combout => \RAM|ram~1307_combout\);

\RAM|ram~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1308_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1305_combout\ & ((\RAM|ram~1307_combout\))) # (!\RAM|ram~1305_combout\ & (\RAM|ram~1300_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1300_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1305_combout\,
	datad => \RAM|ram~1307_combout\,
	combout => \RAM|ram~1308_combout\);

\Processador|FD|Banco_Regs|saidaB[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaB[5]~6_combout\ = (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & \Processador|FD|Banco_Regs|registrador[1][5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][5]~q\,
	combout => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\);

\RAM|ram~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~709_q\);

\RAM|ram~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~741_q\);

\RAM|ram~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~677_q\);

\RAM|ram~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1470_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~741_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~677_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~741_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~677_q\,
	combout => \RAM|ram~1470_combout\);

\RAM|ram~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~773_q\);

\RAM|ram~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1471_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1470_combout\ & ((\RAM|ram~773_q\))) # (!\RAM|ram~1470_combout\ & (\RAM|ram~709_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~709_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1470_combout\,
	datad => \RAM|ram~773_q\,
	combout => \RAM|ram~1471_combout\);

\RAM|ram~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~733_q\);

\RAM|ram~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~701_q\);

\RAM|ram~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~669_q\);

\RAM|ram~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1472_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~701_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~669_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~701_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~669_q\,
	combout => \RAM|ram~1472_combout\);

\RAM|ram~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~765_q\);

\RAM|ram~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1473_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1472_combout\ & ((\RAM|ram~765_q\))) # (!\RAM|ram~1472_combout\ & (\RAM|ram~733_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~733_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1472_combout\,
	datad => \RAM|ram~765_q\,
	combout => \RAM|ram~1473_combout\);

\RAM|ram~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~693_q\);

\RAM|ram~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~725_q\);

\RAM|ram~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~661_q\);

\RAM|ram~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1474_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~725_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~661_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~725_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~661_q\,
	combout => \RAM|ram~1474_combout\);

\RAM|ram~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~757_q\);

\RAM|ram~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1475_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1474_combout\ & ((\RAM|ram~757_q\))) # (!\RAM|ram~1474_combout\ & (\RAM|ram~693_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~693_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1474_combout\,
	datad => \RAM|ram~757_q\,
	combout => \RAM|ram~1475_combout\);

\RAM|ram~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1476_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1473_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1475_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1473_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1475_combout\,
	combout => \RAM|ram~1476_combout\);

\RAM|ram~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~749_q\);

\RAM|ram~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~717_q\);

\RAM|ram~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~685_q\);

\RAM|ram~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1477_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~717_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~685_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~717_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~685_q\,
	combout => \RAM|ram~1477_combout\);

\RAM|ram~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~781_q\);

\RAM|ram~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1478_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1477_combout\ & ((\RAM|ram~781_q\))) # (!\RAM|ram~1477_combout\ & (\RAM|ram~749_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~749_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1477_combout\,
	datad => \RAM|ram~781_q\,
	combout => \RAM|ram~1478_combout\);

\RAM|ram~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1479_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1476_combout\ & ((\RAM|ram~1478_combout\))) # (!\RAM|ram~1476_combout\ & (\RAM|ram~1471_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1471_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1476_combout\,
	datad => \RAM|ram~1478_combout\,
	combout => \RAM|ram~1479_combout\);

\RAM|ram~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~837_q\);

\RAM|ram~1764\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1764_combout\ = (\RAM|ram~1740_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1740_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1764_combout\);

\RAM|ram~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~829_q\);

\RAM|ram~1765\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1765_combout\ = (\RAM|ram~1746_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1746_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1765_combout\);

\RAM|ram~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~821_q\);

\RAM|ram~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1480_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~829_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~821_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~829_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~821_q\,
	combout => \RAM|ram~1480_combout\);

\RAM|ram~1766\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1766_combout\ = (\RAM|ram~1756_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1756_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1766_combout\);

\RAM|ram~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~845_q\);

\RAM|ram~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1481_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1480_combout\ & ((\RAM|ram~845_q\))) # (!\RAM|ram~1480_combout\ & (\RAM|ram~837_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~837_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1480_combout\,
	datad => \RAM|ram~845_q\,
	combout => \RAM|ram~1481_combout\);

\RAM|ram~1767\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1767_combout\ = (\RAM|ram~1738_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1738_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1767_combout\);

\RAM|ram~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~861_q\);

\RAM|ram~1732\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1732_combout\ = (!\Processador|FD|ULA|Add0~0_combout\ & (\Processador|FD|ULA|Add0~1_combout\ & (!\Processador|FD|ULA|Add0~2_combout\ & \Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1732_combout\);

\RAM|ram~1768\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1768_combout\ = (\RAM|ram~1732_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1732_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1768_combout\);

\RAM|ram~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~869_q\);

\RAM|ram~1769\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1769_combout\ = (\RAM|ram~1748_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1748_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1769_combout\);

\RAM|ram~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~853_q\);

\RAM|ram~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1482_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~869_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~853_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~869_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~853_q\,
	combout => \RAM|ram~1482_combout\);

\RAM|ram~1770\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1770_combout\ = (\RAM|ram~1754_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1754_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1770_combout\);

\RAM|ram~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~877_q\);

\RAM|ram~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1483_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1482_combout\ & ((\RAM|ram~877_q\))) # (!\RAM|ram~1482_combout\ & (\RAM|ram~861_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~861_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1482_combout\,
	datad => \RAM|ram~877_q\,
	combout => \RAM|ram~1483_combout\);

\RAM|ram~1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1771_combout\ = (\RAM|ram~1742_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1742_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1771_combout\);

\RAM|ram~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~797_q\);

\RAM|ram~1772\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1772_combout\ = (\RAM|ram~1734_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1734_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1772_combout\);

\RAM|ram~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~805_q\);

\RAM|ram~1773\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1773_combout\ = (\RAM|ram~1750_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1750_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1773_combout\);

\RAM|ram~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~789_q\);

\RAM|ram~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1484_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~805_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~789_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~805_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~789_q\,
	combout => \RAM|ram~1484_combout\);

\RAM|ram~1774\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1774_combout\ = (\RAM|ram~1758_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1758_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1774_combout\);

\RAM|ram~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~813_q\);

\RAM|ram~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1485_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1484_combout\ & ((\RAM|ram~813_q\))) # (!\RAM|ram~1484_combout\ & (\RAM|ram~797_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~797_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1484_combout\,
	datad => \RAM|ram~813_q\,
	combout => \RAM|ram~1485_combout\);

\RAM|ram~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1486_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1483_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1485_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1483_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1485_combout\,
	combout => \RAM|ram~1486_combout\);

\RAM|ram~1775\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1775_combout\ = (\RAM|ram~1736_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1736_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1775_combout\);

\RAM|ram~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~901_q\);

\RAM|ram~1776\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1776_combout\ = (\RAM|ram~1744_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1744_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1776_combout\);

\RAM|ram~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~893_q\);

\RAM|ram~1777\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1777_combout\ = (\RAM|ram~1752_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1752_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1777_combout\);

\RAM|ram~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~885_q\);

\RAM|ram~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1487_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~893_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~885_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~893_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~885_q\,
	combout => \RAM|ram~1487_combout\);

\RAM|ram~1778\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1778_combout\ = (\RAM|ram~1760_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1760_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1778_combout\);

\RAM|ram~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~909_q\);

\RAM|ram~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1488_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1487_combout\ & ((\RAM|ram~909_q\))) # (!\RAM|ram~1487_combout\ & (\RAM|ram~901_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~901_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1487_combout\,
	datad => \RAM|ram~909_q\,
	combout => \RAM|ram~1488_combout\);

\RAM|ram~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1489_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1486_combout\ & ((\RAM|ram~1488_combout\))) # (!\RAM|ram~1486_combout\ & (\RAM|ram~1481_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1481_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1486_combout\,
	datad => \RAM|ram~1488_combout\,
	combout => \RAM|ram~1489_combout\);

\Processador|FD|Banco_Regs|saidaB[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaB[6]~7_combout\ = (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & \Processador|FD|Banco_Regs|registrador[1][6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][6]~q\,
	combout => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\);

\RAM|ram~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~710_q\);

\RAM|ram~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~742_q\);

\RAM|ram~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~678_q\);

\RAM|ram~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1555_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~742_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~678_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~742_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~678_q\,
	combout => \RAM|ram~1555_combout\);

\RAM|ram~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~774_q\);

\RAM|ram~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1556_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1555_combout\ & ((\RAM|ram~774_q\))) # (!\RAM|ram~1555_combout\ & (\RAM|ram~710_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~710_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1555_combout\,
	datad => \RAM|ram~774_q\,
	combout => \RAM|ram~1556_combout\);

\RAM|ram~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~734_q\);

\RAM|ram~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~702_q\);

\RAM|ram~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~670_q\);

\RAM|ram~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1557_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~702_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~670_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~702_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~670_q\,
	combout => \RAM|ram~1557_combout\);

\RAM|ram~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~766_q\);

\RAM|ram~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1558_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1557_combout\ & ((\RAM|ram~766_q\))) # (!\RAM|ram~1557_combout\ & (\RAM|ram~734_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~734_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1557_combout\,
	datad => \RAM|ram~766_q\,
	combout => \RAM|ram~1558_combout\);

\RAM|ram~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~694_q\);

\RAM|ram~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~726_q\);

\RAM|ram~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~662_q\);

\RAM|ram~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1559_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~726_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~662_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~726_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~662_q\,
	combout => \RAM|ram~1559_combout\);

\RAM|ram~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~758_q\);

\RAM|ram~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1560_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1559_combout\ & ((\RAM|ram~758_q\))) # (!\RAM|ram~1559_combout\ & (\RAM|ram~694_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~694_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1559_combout\,
	datad => \RAM|ram~758_q\,
	combout => \RAM|ram~1560_combout\);

\RAM|ram~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1561_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1558_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1560_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1558_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1560_combout\,
	combout => \RAM|ram~1561_combout\);

\RAM|ram~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~750_q\);

\RAM|ram~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~718_q\);

\RAM|ram~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~686_q\);

\RAM|ram~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1562_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~718_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~686_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~718_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~686_q\,
	combout => \RAM|ram~1562_combout\);

\RAM|ram~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~782_q\);

\RAM|ram~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1563_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1562_combout\ & ((\RAM|ram~782_q\))) # (!\RAM|ram~1562_combout\ & (\RAM|ram~750_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~750_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1562_combout\,
	datad => \RAM|ram~782_q\,
	combout => \RAM|ram~1563_combout\);

\RAM|ram~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1564_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1561_combout\ & ((\RAM|ram~1563_combout\))) # (!\RAM|ram~1561_combout\ & (\RAM|ram~1556_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1556_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1561_combout\,
	datad => \RAM|ram~1563_combout\,
	combout => \RAM|ram~1564_combout\);

\RAM|ram~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~838_q\);

\RAM|ram~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~830_q\);

\RAM|ram~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~822_q\);

\RAM|ram~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1565_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~830_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~822_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~830_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~822_q\,
	combout => \RAM|ram~1565_combout\);

\RAM|ram~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~846_q\);

\RAM|ram~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1566_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1565_combout\ & ((\RAM|ram~846_q\))) # (!\RAM|ram~1565_combout\ & (\RAM|ram~838_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~838_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1565_combout\,
	datad => \RAM|ram~846_q\,
	combout => \RAM|ram~1566_combout\);

\RAM|ram~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~862_q\);

\RAM|ram~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~870_q\);

\RAM|ram~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~854_q\);

\RAM|ram~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1567_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~870_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~854_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~870_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~854_q\,
	combout => \RAM|ram~1567_combout\);

\RAM|ram~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~878_q\);

\RAM|ram~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1568_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1567_combout\ & ((\RAM|ram~878_q\))) # (!\RAM|ram~1567_combout\ & (\RAM|ram~862_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~862_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1567_combout\,
	datad => \RAM|ram~878_q\,
	combout => \RAM|ram~1568_combout\);

\RAM|ram~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~798_q\);

\RAM|ram~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~806_q\);

\RAM|ram~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~790_q\);

\RAM|ram~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1569_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~806_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~790_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~806_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~790_q\,
	combout => \RAM|ram~1569_combout\);

\RAM|ram~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~814_q\);

\RAM|ram~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1570_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1569_combout\ & ((\RAM|ram~814_q\))) # (!\RAM|ram~1569_combout\ & (\RAM|ram~798_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~798_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1569_combout\,
	datad => \RAM|ram~814_q\,
	combout => \RAM|ram~1570_combout\);

\RAM|ram~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1571_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1568_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1570_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1568_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1570_combout\,
	combout => \RAM|ram~1571_combout\);

\RAM|ram~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~902_q\);

\RAM|ram~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~894_q\);

\RAM|ram~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~886_q\);

\RAM|ram~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1572_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~894_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~886_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~894_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~886_q\,
	combout => \RAM|ram~1572_combout\);

\RAM|ram~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~910_q\);

\RAM|ram~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1573_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1572_combout\ & ((\RAM|ram~910_q\))) # (!\RAM|ram~1572_combout\ & (\RAM|ram~902_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~902_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1572_combout\,
	datad => \RAM|ram~910_q\,
	combout => \RAM|ram~1573_combout\);

\RAM|ram~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1574_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1571_combout\ & ((\RAM|ram~1573_combout\))) # (!\RAM|ram~1571_combout\ & (\RAM|ram~1566_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1566_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1571_combout\,
	datad => \RAM|ram~1573_combout\,
	combout => \RAM|ram~1574_combout\);

\RAM|ram~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~614_q\);

\RAM|ram~1781\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1781_combout\ = (\RAM|ram~1738_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1738_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1781_combout\);

\RAM|ram~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~606_q\);

\RAM|ram~1782\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1782_combout\ = (\RAM|ram~1748_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1748_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1782_combout\);

\RAM|ram~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~598_q\);

\RAM|ram~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1575_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~606_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~598_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~606_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~598_q\,
	combout => \RAM|ram~1575_combout\);

\RAM|ram~1783\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1783_combout\ = (\RAM|ram~1754_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1754_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1783_combout\);

\RAM|ram~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~622_q\);

\RAM|ram~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1576_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1575_combout\ & ((\RAM|ram~622_q\))) # (!\RAM|ram~1575_combout\ & (\RAM|ram~614_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~614_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1575_combout\,
	datad => \RAM|ram~622_q\,
	combout => \RAM|ram~1576_combout\);

\RAM|ram~1784\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1784_combout\ = (\RAM|ram~1740_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1740_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1784_combout\);

\RAM|ram~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~574_q\);

\RAM|ram~1785\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1785_combout\ = (\RAM|ram~1729_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1729_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1785_combout\);

\RAM|ram~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~582_q\);

\RAM|ram~1786\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1786_combout\ = (\RAM|ram~1746_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1746_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1786_combout\);

\RAM|ram~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~566_q\);

\RAM|ram~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1577_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~582_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~566_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~582_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~566_q\,
	combout => \RAM|ram~1577_combout\);

\RAM|ram~1787\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1787_combout\ = (\RAM|ram~1756_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1756_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1787_combout\);

\RAM|ram~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~590_q\);

\RAM|ram~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1578_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1577_combout\ & ((\RAM|ram~590_q\))) # (!\RAM|ram~1577_combout\ & (\RAM|ram~574_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~574_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1577_combout\,
	datad => \RAM|ram~590_q\,
	combout => \RAM|ram~1578_combout\);

\RAM|ram~1788\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1788_combout\ = (\RAM|ram~1734_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1734_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1788_combout\);

\RAM|ram~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~550_q\);

\RAM|ram~1789\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1789_combout\ = (\RAM|ram~1742_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1742_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1789_combout\);

\RAM|ram~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~542_q\);

\RAM|ram~1790\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1790_combout\ = (\RAM|ram~1750_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1750_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1790_combout\);

\RAM|ram~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~534_q\);

\RAM|ram~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1579_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~542_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~534_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~542_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~534_q\,
	combout => \RAM|ram~1579_combout\);

\RAM|ram~1791\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1791_combout\ = (\RAM|ram~1758_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1758_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1791_combout\);

\RAM|ram~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~558_q\);

\RAM|ram~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1580_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1579_combout\ & ((\RAM|ram~558_q\))) # (!\RAM|ram~1579_combout\ & (\RAM|ram~550_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~550_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1579_combout\,
	datad => \RAM|ram~558_q\,
	combout => \RAM|ram~1580_combout\);

\RAM|ram~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1581_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1578_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1580_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1578_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1580_combout\,
	combout => \RAM|ram~1581_combout\);

\RAM|ram~1792\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1792_combout\ = (\RAM|ram~1744_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1744_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1792_combout\);

\RAM|ram~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~638_q\);

\RAM|ram~1793\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1793_combout\ = (\RAM|ram~1736_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1736_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1793_combout\);

\RAM|ram~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~646_q\);

\RAM|ram~1794\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1794_combout\ = (\RAM|ram~1752_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1752_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1794_combout\);

\RAM|ram~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~630_q\);

\RAM|ram~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1582_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~646_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~630_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~646_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~630_q\,
	combout => \RAM|ram~1582_combout\);

\RAM|ram~1795\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1795_combout\ = (\RAM|ram~1760_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1760_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1795_combout\);

\RAM|ram~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~654_q\);

\RAM|ram~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1583_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1582_combout\ & ((\RAM|ram~654_q\))) # (!\RAM|ram~1582_combout\ & (\RAM|ram~638_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~638_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1582_combout\,
	datad => \RAM|ram~654_q\,
	combout => \RAM|ram~1583_combout\);

\RAM|ram~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1584_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1581_combout\ & ((\RAM|ram~1583_combout\))) # (!\RAM|ram~1581_combout\ & (\RAM|ram~1576_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1576_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1581_combout\,
	datad => \RAM|ram~1583_combout\,
	combout => \RAM|ram~1584_combout\);

\RAM|ram~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1585_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (((\Processador|FD|ULA|Add0~5_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & ((\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1574_combout\)) # (!\Processador|FD|ULA|Add0~5_combout\ 
-- & ((\RAM|ram~1584_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \RAM|ram~1574_combout\,
	datac => \Processador|FD|ULA|Add0~5_combout\,
	datad => \RAM|ram~1584_combout\,
	combout => \RAM|ram~1585_combout\);

\Processador|FD|Banco_Regs|saidaB[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaB[7]~8_combout\ = (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & \Processador|FD|Banco_Regs|registrador[1][7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][7]~q\,
	combout => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\);

\RAM|ram~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~711_q\);

\RAM|ram~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~743_q\);

\RAM|ram~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~679_q\);

\RAM|ram~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1644_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~743_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~679_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~743_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~679_q\,
	combout => \RAM|ram~1644_combout\);

\RAM|ram~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~775_q\);

\RAM|ram~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1645_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1644_combout\ & ((\RAM|ram~775_q\))) # (!\RAM|ram~1644_combout\ & (\RAM|ram~711_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~711_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1644_combout\,
	datad => \RAM|ram~775_q\,
	combout => \RAM|ram~1645_combout\);

\RAM|ram~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~735_q\);

\RAM|ram~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~703_q\);

\RAM|ram~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~671_q\);

\RAM|ram~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1646_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~703_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~671_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~703_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~671_q\,
	combout => \RAM|ram~1646_combout\);

\RAM|ram~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~767_q\);

\RAM|ram~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1647_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1646_combout\ & ((\RAM|ram~767_q\))) # (!\RAM|ram~1646_combout\ & (\RAM|ram~735_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~735_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1646_combout\,
	datad => \RAM|ram~767_q\,
	combout => \RAM|ram~1647_combout\);

\RAM|ram~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~695_q\);

\RAM|ram~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~727_q\);

\RAM|ram~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~663_q\);

\RAM|ram~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1648_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~727_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~663_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~727_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~663_q\,
	combout => \RAM|ram~1648_combout\);

\RAM|ram~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~759_q\);

\RAM|ram~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1649_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1648_combout\ & ((\RAM|ram~759_q\))) # (!\RAM|ram~1648_combout\ & (\RAM|ram~695_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~695_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1648_combout\,
	datad => \RAM|ram~759_q\,
	combout => \RAM|ram~1649_combout\);

\RAM|ram~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1650_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1647_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1649_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1647_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1649_combout\,
	combout => \RAM|ram~1650_combout\);

\RAM|ram~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~751_q\);

\RAM|ram~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~719_q\);

\RAM|ram~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~687_q\);

\RAM|ram~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1651_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~719_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~687_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~719_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~687_q\,
	combout => \RAM|ram~1651_combout\);

\RAM|ram~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~783_q\);

\RAM|ram~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1652_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1651_combout\ & ((\RAM|ram~783_q\))) # (!\RAM|ram~1651_combout\ & (\RAM|ram~751_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~751_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1651_combout\,
	datad => \RAM|ram~783_q\,
	combout => \RAM|ram~1652_combout\);

\RAM|ram~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1653_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1650_combout\ & ((\RAM|ram~1652_combout\))) # (!\RAM|ram~1650_combout\ & (\RAM|ram~1645_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1645_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1650_combout\,
	datad => \RAM|ram~1652_combout\,
	combout => \RAM|ram~1653_combout\);

\RAM|ram~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~839_q\);

\RAM|ram~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~831_q\);

\RAM|ram~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~823_q\);

\RAM|ram~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1654_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~831_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~823_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~831_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~823_q\,
	combout => \RAM|ram~1654_combout\);

\RAM|ram~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~847_q\);

\RAM|ram~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1655_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1654_combout\ & ((\RAM|ram~847_q\))) # (!\RAM|ram~1654_combout\ & (\RAM|ram~839_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~839_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1654_combout\,
	datad => \RAM|ram~847_q\,
	combout => \RAM|ram~1655_combout\);

\RAM|ram~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~863_q\);

\RAM|ram~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~871_q\);

\RAM|ram~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~855_q\);

\RAM|ram~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1656_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~871_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~855_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~871_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~855_q\,
	combout => \RAM|ram~1656_combout\);

\RAM|ram~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~879_q\);

\RAM|ram~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1657_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1656_combout\ & ((\RAM|ram~879_q\))) # (!\RAM|ram~1656_combout\ & (\RAM|ram~863_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~863_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1656_combout\,
	datad => \RAM|ram~879_q\,
	combout => \RAM|ram~1657_combout\);

\RAM|ram~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~799_q\);

\RAM|ram~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~807_q\);

\RAM|ram~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~791_q\);

\RAM|ram~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1658_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~807_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~791_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~807_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~791_q\,
	combout => \RAM|ram~1658_combout\);

\RAM|ram~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~815_q\);

\RAM|ram~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1659_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1658_combout\ & ((\RAM|ram~815_q\))) # (!\RAM|ram~1658_combout\ & (\RAM|ram~799_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~799_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1658_combout\,
	datad => \RAM|ram~815_q\,
	combout => \RAM|ram~1659_combout\);

\RAM|ram~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1660_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1657_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1659_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1657_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1659_combout\,
	combout => \RAM|ram~1660_combout\);

\RAM|ram~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~903_q\);

\RAM|ram~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~895_q\);

\RAM|ram~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~887_q\);

\RAM|ram~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1661_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~895_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~887_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~895_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~887_q\,
	combout => \RAM|ram~1661_combout\);

\RAM|ram~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~911_q\);

\RAM|ram~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1662_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1661_combout\ & ((\RAM|ram~911_q\))) # (!\RAM|ram~1661_combout\ & (\RAM|ram~903_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~903_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1661_combout\,
	datad => \RAM|ram~911_q\,
	combout => \RAM|ram~1662_combout\);

\RAM|ram~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1663_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1660_combout\ & ((\RAM|ram~1662_combout\))) # (!\RAM|ram~1660_combout\ & (\RAM|ram~1655_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1655_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1660_combout\,
	datad => \RAM|ram~1662_combout\,
	combout => \RAM|ram~1663_combout\);

\RAM|ram~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~615_q\);

\RAM|ram~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~607_q\);

\RAM|ram~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~599_q\);

\RAM|ram~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1664_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~607_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~599_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~607_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~599_q\,
	combout => \RAM|ram~1664_combout\);

\RAM|ram~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~623_q\);

\RAM|ram~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1665_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1664_combout\ & ((\RAM|ram~623_q\))) # (!\RAM|ram~1664_combout\ & (\RAM|ram~615_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~615_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1664_combout\,
	datad => \RAM|ram~623_q\,
	combout => \RAM|ram~1665_combout\);

\RAM|ram~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~575_q\);

\RAM|ram~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~583_q\);

\RAM|ram~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~567_q\);

\RAM|ram~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1666_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~583_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~567_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~583_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~567_q\,
	combout => \RAM|ram~1666_combout\);

\RAM|ram~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~591_q\);

\RAM|ram~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1667_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1666_combout\ & ((\RAM|ram~591_q\))) # (!\RAM|ram~1666_combout\ & (\RAM|ram~575_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~575_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1666_combout\,
	datad => \RAM|ram~591_q\,
	combout => \RAM|ram~1667_combout\);

\RAM|ram~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~551_q\);

\RAM|ram~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~543_q\);

\RAM|ram~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~535_q\);

\RAM|ram~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1668_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~543_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~535_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~543_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~535_q\,
	combout => \RAM|ram~1668_combout\);

\RAM|ram~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~559_q\);

\RAM|ram~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1669_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1668_combout\ & ((\RAM|ram~559_q\))) # (!\RAM|ram~1668_combout\ & (\RAM|ram~551_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~551_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1668_combout\,
	datad => \RAM|ram~559_q\,
	combout => \RAM|ram~1669_combout\);

\RAM|ram~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1670_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1667_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1669_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1667_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1669_combout\,
	combout => \RAM|ram~1670_combout\);

\RAM|ram~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~639_q\);

\RAM|ram~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~647_q\);

\RAM|ram~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~631_q\);

\RAM|ram~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1671_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~647_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~631_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~647_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~631_q\,
	combout => \RAM|ram~1671_combout\);

\RAM|ram~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~655_q\);

\RAM|ram~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1672_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1671_combout\ & ((\RAM|ram~655_q\))) # (!\RAM|ram~1671_combout\ & (\RAM|ram~639_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~639_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1671_combout\,
	datad => \RAM|ram~655_q\,
	combout => \RAM|ram~1672_combout\);

\RAM|ram~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1673_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1670_combout\ & ((\RAM|ram~1672_combout\))) # (!\RAM|ram~1670_combout\ & (\RAM|ram~1665_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1665_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1670_combout\,
	datad => \RAM|ram~1672_combout\,
	combout => \RAM|ram~1673_combout\);

\RAM|ram~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1674_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (((\Processador|FD|ULA|Add0~5_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & ((\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1663_combout\)) # (!\Processador|FD|ULA|Add0~5_combout\ 
-- & ((\RAM|ram~1673_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \RAM|ram~1663_combout\,
	datac => \Processador|FD|ULA|Add0~5_combout\,
	datad => \RAM|ram~1673_combout\,
	combout => \RAM|ram~1674_combout\);

\RAM|ram~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~959_q\);

\RAM|ram~1798\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1798_combout\ = (\RAM|ram~1738_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1738_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1798_combout\);

\RAM|ram~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~991_q\);

\RAM|ram~1799\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1799_combout\ = (\RAM|ram~1742_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1742_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1799_combout\);

\RAM|ram~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~927_q\);

\RAM|ram~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1675_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~991_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~927_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~991_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~927_q\,
	combout => \RAM|ram~1675_combout\);

\RAM|ram~1800\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1800_combout\ = (\RAM|ram~1744_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1744_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1800_combout\);

\RAM|ram~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1023_q\);

\RAM|ram~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1676_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1675_combout\ & ((\RAM|ram~1023_q\))) # (!\RAM|ram~1675_combout\ & (\RAM|ram~959_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~959_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1675_combout\,
	datad => \RAM|ram~1023_q\,
	combout => \RAM|ram~1676_combout\);

\RAM|ram~1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1801_combout\ = (\RAM|ram~1732_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1732_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1801_combout\);

\RAM|ram~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~999_q\);

\RAM|ram~1802\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1802_combout\ = (\RAM|ram~1729_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1729_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1802_combout\);

\RAM|ram~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~967_q\);

\RAM|ram~1803\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1803_combout\ = (\RAM|ram~1734_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1734_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1803_combout\);

\RAM|ram~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~935_q\);

\RAM|ram~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1677_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~967_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~935_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~967_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~935_q\,
	combout => \RAM|ram~1677_combout\);

\RAM|ram~1804\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1804_combout\ = (\RAM|ram~1736_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1736_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1804_combout\);

\RAM|ram~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1031_q\);

\RAM|ram~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1678_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1677_combout\ & ((\RAM|ram~1031_q\))) # (!\RAM|ram~1677_combout\ & (\RAM|ram~999_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~999_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1677_combout\,
	datad => \RAM|ram~1031_q\,
	combout => \RAM|ram~1678_combout\);

\RAM|ram~1805\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1805_combout\ = (\RAM|ram~1748_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1748_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1805_combout\);

\RAM|ram~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~983_q\);

\RAM|ram~1806\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1806_combout\ = (\RAM|ram~1746_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1746_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1806_combout\);

\RAM|ram~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~951_q\);

\RAM|ram~1807\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1807_combout\ = (\RAM|ram~1750_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1750_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1807_combout\);

\RAM|ram~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~919_q\);

\RAM|ram~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1679_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~951_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~919_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~951_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~919_q\,
	combout => \RAM|ram~1679_combout\);

\RAM|ram~1808\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1808_combout\ = (\RAM|ram~1752_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1752_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1808_combout\);

\RAM|ram~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1015_q\);

\RAM|ram~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1680_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1679_combout\ & ((\RAM|ram~1015_q\))) # (!\RAM|ram~1679_combout\ & (\RAM|ram~983_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~983_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1679_combout\,
	datad => \RAM|ram~1015_q\,
	combout => \RAM|ram~1680_combout\);

\RAM|ram~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1681_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1678_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1680_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1678_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1680_combout\,
	combout => \RAM|ram~1681_combout\);

\RAM|ram~1809\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1809_combout\ = (\RAM|ram~1756_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1756_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1809_combout\);

\RAM|ram~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~975_q\);

\RAM|ram~1810\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1810_combout\ = (\RAM|ram~1754_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1754_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1810_combout\);

\RAM|ram~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1007_q\);

\RAM|ram~1811\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1811_combout\ = (\RAM|ram~1758_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1758_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1811_combout\);

\RAM|ram~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~943_q\);

\RAM|ram~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1682_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1007_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~943_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1007_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~943_q\,
	combout => \RAM|ram~1682_combout\);

\RAM|ram~1812\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1812_combout\ = (\RAM|ram~1760_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1760_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1812_combout\);

\RAM|ram~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1039_q\);

\RAM|ram~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1683_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1682_combout\ & ((\RAM|ram~1039_q\))) # (!\RAM|ram~1682_combout\ & (\RAM|ram~975_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~975_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1682_combout\,
	datad => \RAM|ram~1039_q\,
	combout => \RAM|ram~1683_combout\);

\RAM|ram~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1684_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1681_combout\ & ((\RAM|ram~1683_combout\))) # (!\RAM|ram~1681_combout\ & (\RAM|ram~1676_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1676_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1681_combout\,
	datad => \RAM|ram~1683_combout\,
	combout => \RAM|ram~1684_combout\);

\RAM|ram~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1685_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & ((\RAM|ram~1674_combout\ & ((\RAM|ram~1684_combout\))) # (!\RAM|ram~1674_combout\ & (\RAM|ram~1653_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & (((\RAM|ram~1674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1653_combout\,
	datab => \Processador|FD|ULA|Add0~4_combout\,
	datac => \RAM|ram~1674_combout\,
	datad => \RAM|ram~1684_combout\,
	combout => \RAM|ram~1685_combout\);

\RAM|ram~1813\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1813_combout\ = (\RAM|process_0~0_combout\ & (!\Processador|FD|ULA|Add0~4_combout\ & !\Processador|FD|ULA|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|process_0~0_combout\,
	datac => \Processador|FD|ULA|Add0~4_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \RAM|ram~1813_combout\);

\RAM|ram~1814\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1814_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1729_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1729_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1814_combout\);

\RAM|ram~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~327_q\);

\RAM|ram~1815\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1815_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1740_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1740_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1815_combout\);

\RAM|ram~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~319_q\);

\RAM|ram~1816\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1816_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1746_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1746_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1816_combout\);

\RAM|ram~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~311_q\);

\RAM|ram~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1686_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~319_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~311_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~319_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~311_q\,
	combout => \RAM|ram~1686_combout\);

\RAM|ram~1817\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1817_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1756_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1756_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1817_combout\);

\RAM|ram~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~335_q\);

\RAM|ram~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1687_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1686_combout\ & ((\RAM|ram~335_q\))) # (!\RAM|ram~1686_combout\ & (\RAM|ram~327_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~327_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1686_combout\,
	datad => \RAM|ram~335_q\,
	combout => \RAM|ram~1687_combout\);

\RAM|ram~1818\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1818_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1738_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1738_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1818_combout\);

\RAM|ram~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~351_q\);

\RAM|ram~1819\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1819_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1732_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1732_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1819_combout\);

\RAM|ram~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~359_q\);

\RAM|ram~1820\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1820_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1748_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1748_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1820_combout\);

\RAM|ram~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~343_q\);

\RAM|ram~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1688_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~359_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~343_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~359_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~343_q\,
	combout => \RAM|ram~1688_combout\);

\RAM|ram~1821\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1821_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1754_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1754_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1821_combout\);

\RAM|ram~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~367_q\);

\RAM|ram~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1689_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1688_combout\ & ((\RAM|ram~367_q\))) # (!\RAM|ram~1688_combout\ & (\RAM|ram~351_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~351_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1688_combout\,
	datad => \RAM|ram~367_q\,
	combout => \RAM|ram~1689_combout\);

\RAM|ram~1822\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1822_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1742_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1742_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1822_combout\);

\RAM|ram~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~287_q\);

\RAM|ram~1823\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1823_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1734_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1734_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1823_combout\);

\RAM|ram~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~295_q\);

\RAM|ram~1824\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1824_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1750_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1750_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1824_combout\);

\RAM|ram~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~279_q\);

\RAM|ram~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1690_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~295_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~279_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~295_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~279_q\,
	combout => \RAM|ram~1690_combout\);

\RAM|ram~1825\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1825_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1758_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1758_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1825_combout\);

\RAM|ram~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~303_q\);

\RAM|ram~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1691_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1690_combout\ & ((\RAM|ram~303_q\))) # (!\RAM|ram~1690_combout\ & (\RAM|ram~287_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~287_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1690_combout\,
	datad => \RAM|ram~303_q\,
	combout => \RAM|ram~1691_combout\);

\RAM|ram~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1692_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1689_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1691_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1689_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1691_combout\,
	combout => \RAM|ram~1692_combout\);

\RAM|ram~1826\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1826_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1736_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1736_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1826_combout\);

\RAM|ram~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~391_q\);

\RAM|ram~1827\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1827_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1744_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1744_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1827_combout\);

\RAM|ram~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~383_q\);

\RAM|ram~1828\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1828_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1752_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1752_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1828_combout\);

\RAM|ram~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~375_q\);

\RAM|ram~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1693_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~383_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~375_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~383_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~375_q\,
	combout => \RAM|ram~1693_combout\);

\RAM|ram~1829\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1829_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1760_combout\ & \RAM|ram~1813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1760_combout\,
	datac => \RAM|ram~1813_combout\,
	combout => \RAM|ram~1829_combout\);

\RAM|ram~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~399_q\);

\RAM|ram~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1694_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1693_combout\ & ((\RAM|ram~399_q\))) # (!\RAM|ram~1693_combout\ & (\RAM|ram~391_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~391_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1693_combout\,
	datad => \RAM|ram~399_q\,
	combout => \RAM|ram~1694_combout\);

\RAM|ram~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1695_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1692_combout\ & ((\RAM|ram~1694_combout\))) # (!\RAM|ram~1692_combout\ & (\RAM|ram~1687_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1687_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1692_combout\,
	datad => \RAM|ram~1694_combout\,
	combout => \RAM|ram~1695_combout\);

\RAM|ram~1830\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1830_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (\RAM|process_0~0_combout\ & !\Processador|FD|ULA|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \RAM|process_0~0_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \RAM|ram~1830_combout\);

\RAM|ram~1831\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1831_combout\ = (\RAM|ram~1729_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1729_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1831_combout\);

\RAM|ram~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~199_q\);

\RAM|ram~1832\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1832_combout\ = (\RAM|ram~1732_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1732_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1832_combout\);

\RAM|ram~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~231_q\);

\RAM|ram~1833\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1833_combout\ = (\RAM|ram~1734_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1734_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1833_combout\);

\RAM|ram~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~167_q\);

\RAM|ram~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1696_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~231_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~167_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~231_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~167_q\,
	combout => \RAM|ram~1696_combout\);

\RAM|ram~1834\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1834_combout\ = (\RAM|ram~1736_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1736_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1834_combout\);

\RAM|ram~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~263_q\);

\RAM|ram~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1697_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1696_combout\ & ((\RAM|ram~263_q\))) # (!\RAM|ram~1696_combout\ & (\RAM|ram~199_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~199_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1696_combout\,
	datad => \RAM|ram~263_q\,
	combout => \RAM|ram~1697_combout\);

\RAM|ram~1841\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1841_combout\ = (\RAM|ram~1738_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1738_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1841_combout\);

\RAM|ram~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~223_q\);

\RAM|ram~1840\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1840_combout\ = (\RAM|ram~1742_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1742_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1840_combout\);

\RAM|ram~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~159_q\);

\RAM|ram~1842\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1842_combout\ = (\RAM|ram~1744_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1744_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1842_combout\);

\RAM|ram~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~255_q\);

\RAM|ram~1839\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1839_combout\ = (\RAM|ram~1740_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1740_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1839_combout\);

\RAM|ram~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~191_q\);

\RAM|ram~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1698_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~255_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~191_q\))))) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- (((\Processador|FD|ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~255_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~191_q\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1698_combout\);

\RAM|ram~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1699_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1698_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1698_combout\ & (\RAM|ram~223_q\)) # (!\RAM|ram~1698_combout\ & ((\RAM|ram~159_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~223_q\,
	datab => \RAM|ram~159_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1698_combout\,
	combout => \RAM|ram~1699_combout\);

\RAM|ram~1835\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1835_combout\ = (\RAM|ram~1746_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1746_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1835_combout\);

\RAM|ram~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~183_q\);

\RAM|ram~1838\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1838_combout\ = (\RAM|ram~1748_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1748_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1838_combout\);

\RAM|ram~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~215_q\);

\RAM|ram~1836\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1836_combout\ = (\RAM|ram~1750_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1750_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1836_combout\);

\RAM|ram~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~151_q\);

\RAM|ram~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1700_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~215_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~151_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~215_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~151_q\,
	combout => \RAM|ram~1700_combout\);

\RAM|ram~1837\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1837_combout\ = (\RAM|ram~1752_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1752_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1837_combout\);

\RAM|ram~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~247_q\);

\RAM|ram~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1701_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1700_combout\ & ((\RAM|ram~247_q\))) # (!\RAM|ram~1700_combout\ & (\RAM|ram~183_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~183_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1700_combout\,
	datad => \RAM|ram~247_q\,
	combout => \RAM|ram~1701_combout\);

\RAM|ram~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1702_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1699_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1701_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1699_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1701_combout\,
	combout => \RAM|ram~1702_combout\);

\RAM|ram~1843\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1843_combout\ = (\RAM|ram~1754_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1754_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1843_combout\);

\RAM|ram~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~239_q\);

\RAM|ram~1844\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1844_combout\ = (\RAM|ram~1756_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1756_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1844_combout\);

\RAM|ram~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~207_q\);

\RAM|ram~1845\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1845_combout\ = (\RAM|ram~1758_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1758_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1845_combout\);

\RAM|ram~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~175_q\);

\RAM|ram~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1703_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~207_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~175_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~207_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~175_q\,
	combout => \RAM|ram~1703_combout\);

\RAM|ram~1846\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1846_combout\ = (\RAM|ram~1760_combout\ & (\RAM|ram~1830_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1760_combout\,
	datab => \RAM|ram~1830_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1846_combout\);

\RAM|ram~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~271_q\);

\RAM|ram~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1704_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1703_combout\ & ((\RAM|ram~271_q\))) # (!\RAM|ram~1703_combout\ & (\RAM|ram~239_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~239_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1703_combout\,
	datad => \RAM|ram~271_q\,
	combout => \RAM|ram~1704_combout\);

\RAM|ram~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1705_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1702_combout\ & ((\RAM|ram~1704_combout\))) # (!\RAM|ram~1702_combout\ & (\RAM|ram~1697_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1697_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1702_combout\,
	datad => \RAM|ram~1704_combout\,
	combout => \RAM|ram~1705_combout\);

\RAM|ram~1847\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1847_combout\ = (\RAM|ram~1732_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1732_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1847_combout\);

\RAM|ram~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~103_q\);

\RAM|ram~1848\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1848_combout\ = (\RAM|ram~1738_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1738_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1848_combout\);

\RAM|ram~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~95_q\);

\RAM|ram~1849\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1849_combout\ = (\RAM|ram~1748_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1748_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1849_combout\);

\RAM|ram~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~87_q\);

\RAM|ram~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1706_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~95_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~87_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~95_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~87_q\,
	combout => \RAM|ram~1706_combout\);

\RAM|ram~1850\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1850_combout\ = (\RAM|ram~1754_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1754_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1850_combout\);

\RAM|ram~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~111_q\);

\RAM|ram~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1707_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1706_combout\ & ((\RAM|ram~111_q\))) # (!\RAM|ram~1706_combout\ & (\RAM|ram~103_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~103_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1706_combout\,
	datad => \RAM|ram~111_q\,
	combout => \RAM|ram~1707_combout\);

\RAM|ram~1851\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1851_combout\ = (\RAM|ram~1740_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1740_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1851_combout\);

\RAM|ram~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~63_q\);

\RAM|ram~1852\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1852_combout\ = (\RAM|ram~1729_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1729_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1852_combout\);

\RAM|ram~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~71_q\);

\RAM|ram~1853\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1853_combout\ = (\RAM|ram~1746_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1746_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1853_combout\);

\RAM|ram~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~55_q\);

\RAM|ram~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1708_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~71_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~55_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~71_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~55_q\,
	combout => \RAM|ram~1708_combout\);

\RAM|ram~1854\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1854_combout\ = (\RAM|ram~1756_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1756_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1854_combout\);

\RAM|ram~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~79_q\);

\RAM|ram~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1709_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1708_combout\ & ((\RAM|ram~79_q\))) # (!\RAM|ram~1708_combout\ & (\RAM|ram~63_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~63_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1708_combout\,
	datad => \RAM|ram~79_q\,
	combout => \RAM|ram~1709_combout\);

\RAM|ram~1855\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1855_combout\ = (\RAM|ram~1734_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1734_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1855_combout\);

\RAM|ram~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~39_q\);

\RAM|ram~1856\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1856_combout\ = (\RAM|ram~1742_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1742_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1856_combout\);

\RAM|ram~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~31_q\);

\RAM|ram~1857\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1857_combout\ = (\RAM|ram~1750_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1750_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1857_combout\);

\RAM|ram~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~23_q\);

\RAM|ram~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1710_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~31_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~23_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~31_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~23_q\,
	combout => \RAM|ram~1710_combout\);

\RAM|ram~1858\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1858_combout\ = (\RAM|ram~1758_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1758_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1858_combout\);

\RAM|ram~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~47_q\);

\RAM|ram~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1711_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1710_combout\ & ((\RAM|ram~47_q\))) # (!\RAM|ram~1710_combout\ & (\RAM|ram~39_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~39_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1710_combout\,
	datad => \RAM|ram~47_q\,
	combout => \RAM|ram~1711_combout\);

\RAM|ram~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1712_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1709_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1711_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1709_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1711_combout\,
	combout => \RAM|ram~1712_combout\);

\RAM|ram~1859\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1859_combout\ = (\RAM|ram~1744_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1744_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1859_combout\);

\RAM|ram~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~127_q\);

\RAM|ram~1860\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1860_combout\ = (\RAM|ram~1736_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1736_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1860_combout\);

\RAM|ram~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~135_q\);

\RAM|ram~1861\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1861_combout\ = (\RAM|ram~1752_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1752_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1861_combout\);

\RAM|ram~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~119_q\);

\RAM|ram~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1713_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~135_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~119_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~135_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~119_q\,
	combout => \RAM|ram~1713_combout\);

\RAM|ram~1862\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1862_combout\ = (\RAM|ram~1760_combout\ & (\RAM|ram~1813_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1760_combout\,
	datab => \RAM|ram~1813_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1862_combout\);

\RAM|ram~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~143_q\);

\RAM|ram~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1714_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1713_combout\ & ((\RAM|ram~143_q\))) # (!\RAM|ram~1713_combout\ & (\RAM|ram~127_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~127_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1713_combout\,
	datad => \RAM|ram~143_q\,
	combout => \RAM|ram~1714_combout\);

\RAM|ram~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1715_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1712_combout\ & ((\RAM|ram~1714_combout\))) # (!\RAM|ram~1712_combout\ & (\RAM|ram~1707_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1707_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1712_combout\,
	datad => \RAM|ram~1714_combout\,
	combout => \RAM|ram~1715_combout\);

\RAM|ram~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1716_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (((\Processador|FD|ULA|Add0~4_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & ((\Processador|FD|ULA|Add0~4_combout\ & (\RAM|ram~1705_combout\)) # (!\Processador|FD|ULA|Add0~4_combout\ 
-- & ((\RAM|ram~1715_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1705_combout\,
	datac => \Processador|FD|ULA|Add0~4_combout\,
	datad => \RAM|ram~1715_combout\,
	combout => \RAM|ram~1716_combout\);

\RAM|ram~1863\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1863_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1740_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1740_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1863_combout\);

\RAM|ram~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~447_q\);

\RAM|ram~1864\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1864_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1738_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1738_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1864_combout\);

\RAM|ram~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~479_q\);

\RAM|ram~1865\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1865_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1742_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1742_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1865_combout\);

\RAM|ram~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~415_q\);

\RAM|ram~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1717_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~479_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~415_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~479_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~415_q\,
	combout => \RAM|ram~1717_combout\);

\RAM|ram~1866\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1866_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1744_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1744_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1866_combout\);

\RAM|ram~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~511_q\);

\RAM|ram~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1718_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1717_combout\ & ((\RAM|ram~511_q\))) # (!\RAM|ram~1717_combout\ & (\RAM|ram~447_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~447_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1717_combout\,
	datad => \RAM|ram~511_q\,
	combout => \RAM|ram~1718_combout\);

\RAM|ram~1867\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1867_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1732_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1732_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1867_combout\);

\RAM|ram~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~487_q\);

\RAM|ram~1868\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1868_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1729_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1729_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1868_combout\);

\RAM|ram~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~455_q\);

\RAM|ram~1869\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1869_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1734_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1734_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1869_combout\);

\RAM|ram~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~423_q\);

\RAM|ram~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1719_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~455_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~423_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~455_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~423_q\,
	combout => \RAM|ram~1719_combout\);

\RAM|ram~1870\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1870_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1736_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1736_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1870_combout\);

\RAM|ram~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~519_q\);

\RAM|ram~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1720_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1719_combout\ & ((\RAM|ram~519_q\))) # (!\RAM|ram~1719_combout\ & (\RAM|ram~487_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~487_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1719_combout\,
	datad => \RAM|ram~519_q\,
	combout => \RAM|ram~1720_combout\);

\RAM|ram~1871\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1871_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1748_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1748_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1871_combout\);

\RAM|ram~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~471_q\);

\RAM|ram~1872\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1872_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1746_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1746_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1872_combout\);

\RAM|ram~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~439_q\);

\RAM|ram~1873\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1873_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1750_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1750_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1873_combout\);

\RAM|ram~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~407_q\);

\RAM|ram~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1721_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~439_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~407_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~439_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~407_q\,
	combout => \RAM|ram~1721_combout\);

\RAM|ram~1874\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1874_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1752_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1752_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1874_combout\);

\RAM|ram~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~503_q\);

\RAM|ram~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1722_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1721_combout\ & ((\RAM|ram~503_q\))) # (!\RAM|ram~1721_combout\ & (\RAM|ram~471_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~471_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1721_combout\,
	datad => \RAM|ram~503_q\,
	combout => \RAM|ram~1722_combout\);

\RAM|ram~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1723_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1720_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1722_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1720_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1722_combout\,
	combout => \RAM|ram~1723_combout\);

\RAM|ram~1875\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1875_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1756_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1756_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1875_combout\);

\RAM|ram~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~463_q\);

\RAM|ram~1876\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1876_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1754_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1754_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1876_combout\);

\RAM|ram~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~495_q\);

\RAM|ram~1877\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1877_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1758_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1758_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1877_combout\);

\RAM|ram~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~431_q\);

\RAM|ram~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1724_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~495_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~431_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~495_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~431_q\,
	combout => \RAM|ram~1724_combout\);

\RAM|ram~1878\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1878_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1760_combout\ & \RAM|ram~1830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1760_combout\,
	datac => \RAM|ram~1830_combout\,
	combout => \RAM|ram~1878_combout\);

\RAM|ram~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \RAM|ram~1878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~527_q\);

\RAM|ram~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1725_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1724_combout\ & ((\RAM|ram~527_q\))) # (!\RAM|ram~1724_combout\ & (\RAM|ram~463_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~463_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1724_combout\,
	datad => \RAM|ram~527_q\,
	combout => \RAM|ram~1725_combout\);

\RAM|ram~1726\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1726_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1723_combout\ & ((\RAM|ram~1725_combout\))) # (!\RAM|ram~1723_combout\ & (\RAM|ram~1718_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1718_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1723_combout\,
	datad => \RAM|ram~1725_combout\,
	combout => \RAM|ram~1726_combout\);

\RAM|ram~1727\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1727_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & ((\RAM|ram~1716_combout\ & ((\RAM|ram~1726_combout\))) # (!\RAM|ram~1716_combout\ & (\RAM|ram~1695_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & (((\RAM|ram~1716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1695_combout\,
	datab => \Processador|FD|ULA|Add0~5_combout\,
	datac => \RAM|ram~1716_combout\,
	datad => \RAM|ram~1726_combout\,
	combout => \RAM|ram~1727_combout\);

\RAM|ram~1728\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1728_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|ram~1685_combout\)) # (!\Processador|FD|ULA|Add0~6_combout\ & ((\RAM|ram~1727_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1685_combout\,
	datab => \RAM|ram~1727_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \RAM|ram~1728_combout\);

\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

\decodificador|habilita[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[1]~5_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (!\Processador|FD|ULA|Add0~0_combout\ & (!\Processador|FD|ULA|Add0~2_combout\ & !\Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \decodificador|habilita[1]~5_combout\);

\Processador|FD|Mux2|saida_MUX[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Mux2|saida_MUX[7]~7_combout\ = (\Processador|FD|ROM|memROM~7_combout\) # ((\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & \Processador|FD|Banco_Regs|registrador[1][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~7_combout\,
	datab => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datac => \Processador|FD|Banco_Regs|registrador[1][7]~q\,
	combout => \Processador|FD|Mux2|saida_MUX[7]~7_combout\);

\Processador|FD|Mux2|saida_MUX[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Mux2|saida_MUX[6]~6_combout\ = (\Processador|FD|ROM|memROM~7_combout\ & (\Processador|FD|PC|DOUT\(1))) # (!\Processador|FD|ROM|memROM~7_combout\ & (((\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & 
-- \Processador|FD|Banco_Regs|registrador[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(1),
	datab => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datac => \Processador|FD|Banco_Regs|registrador[1][6]~q\,
	datad => \Processador|FD|ROM|memROM~7_combout\,
	combout => \Processador|FD|Mux2|saida_MUX[6]~6_combout\);

\Processador|FD|Mux2|saida_MUX[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Mux2|saida_MUX[5]~5_combout\ = (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & (\Processador|FD|Banco_Regs|registrador[1][5]~q\ & !\Processador|FD|ROM|memROM~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][5]~q\,
	datad => \Processador|FD|ROM|memROM~7_combout\,
	combout => \Processador|FD|Mux2|saida_MUX[5]~5_combout\);

\Processador|FD|Banco_Regs|saidaA[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaA[4]~4_combout\ = (\Processador|FD|ROM|memROM~9_combout\ & (\Processador|FD|Banco_Regs|registrador[1][4]~q\ & !\Processador|FD|PC|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~9_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][4]~q\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|Banco_Regs|saidaA[4]~4_combout\);

\Processador|FD|Mux2|saida_MUX[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Mux2|saida_MUX[3]~3_combout\ = (\Processador|FD|ROM|memROM~7_combout\ & (\Processador|FD|PC|DOUT\(1))) # (!\Processador|FD|ROM|memROM~7_combout\ & (((\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & 
-- \Processador|FD|Banco_Regs|registrador[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(1),
	datab => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datac => \Processador|FD|Banco_Regs|registrador[1][3]~q\,
	datad => \Processador|FD|ROM|memROM~7_combout\,
	combout => \Processador|FD|Mux2|saida_MUX[3]~3_combout\);

\Processador|FD|Banco_Regs|saidaA[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaA[2]~2_combout\ = (\Processador|FD|ROM|memROM~9_combout\ & (\Processador|FD|Banco_Regs|registrador[1][2]~q\ & !\Processador|FD|PC|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~9_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][2]~q\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|Banco_Regs|saidaA[2]~2_combout\);

\Processador|FD|Mux2|saida_MUX[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Mux2|saida_MUX[1]~1_combout\ = (\Processador|FD|ROM|memROM~7_combout\ & (((!\Processador|FD|PC|DOUT\(1))))) # (!\Processador|FD|ROM|memROM~7_combout\ & (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & 
-- (\Processador|FD|Banco_Regs|registrador[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][1]~q\,
	datac => \Processador|FD|ROM|memROM~7_combout\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|Mux2|saida_MUX[1]~1_combout\);

\Processador|FD|ULA|soma[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|soma[1]~2_combout\ = (\Processador|FD|Banco_Regs|saidaA[1]~1_combout\ & ((\Processador|FD|Mux2|saida_MUX[1]~1_combout\ & (\Processador|FD|ULA|soma[0]~1\ & VCC)) # (!\Processador|FD|Mux2|saida_MUX[1]~1_combout\ & 
-- (!\Processador|FD|ULA|soma[0]~1\)))) # (!\Processador|FD|Banco_Regs|saidaA[1]~1_combout\ & ((\Processador|FD|Mux2|saida_MUX[1]~1_combout\ & (!\Processador|FD|ULA|soma[0]~1\)) # (!\Processador|FD|Mux2|saida_MUX[1]~1_combout\ & 
-- ((\Processador|FD|ULA|soma[0]~1\) # (GND)))))
-- \Processador|FD|ULA|soma[1]~3\ = CARRY((\Processador|FD|Banco_Regs|saidaA[1]~1_combout\ & (!\Processador|FD|Mux2|saida_MUX[1]~1_combout\ & !\Processador|FD|ULA|soma[0]~1\)) # (!\Processador|FD|Banco_Regs|saidaA[1]~1_combout\ & 
-- ((!\Processador|FD|ULA|soma[0]~1\) # (!\Processador|FD|Mux2|saida_MUX[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaA[1]~1_combout\,
	datab => \Processador|FD|Mux2|saida_MUX[1]~1_combout\,
	datad => VCC,
	cin => \Processador|FD|ULA|soma[0]~1\,
	combout => \Processador|FD|ULA|soma[1]~2_combout\,
	cout => \Processador|FD|ULA|soma[1]~3\);

\Processador|FD|ULA|soma[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|soma[2]~4_combout\ = ((\Processador|FD|Mux2|saida_MUX[2]~2_combout\ $ (\Processador|FD|Banco_Regs|saidaA[2]~2_combout\ $ (!\Processador|FD|ULA|soma[1]~3\)))) # (GND)
-- \Processador|FD|ULA|soma[2]~5\ = CARRY((\Processador|FD|Mux2|saida_MUX[2]~2_combout\ & ((\Processador|FD|Banco_Regs|saidaA[2]~2_combout\) # (!\Processador|FD|ULA|soma[1]~3\))) # (!\Processador|FD|Mux2|saida_MUX[2]~2_combout\ & 
-- (\Processador|FD|Banco_Regs|saidaA[2]~2_combout\ & !\Processador|FD|ULA|soma[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Mux2|saida_MUX[2]~2_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[2]~2_combout\,
	datad => VCC,
	cin => \Processador|FD|ULA|soma[1]~3\,
	combout => \Processador|FD|ULA|soma[2]~4_combout\,
	cout => \Processador|FD|ULA|soma[2]~5\);

\Processador|FD|ULA|soma[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|soma[3]~6_combout\ = (\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & ((\Processador|FD|Mux2|saida_MUX[3]~3_combout\ & (\Processador|FD|ULA|soma[2]~5\ & VCC)) # (!\Processador|FD|Mux2|saida_MUX[3]~3_combout\ & 
-- (!\Processador|FD|ULA|soma[2]~5\)))) # (!\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & ((\Processador|FD|Mux2|saida_MUX[3]~3_combout\ & (!\Processador|FD|ULA|soma[2]~5\)) # (!\Processador|FD|Mux2|saida_MUX[3]~3_combout\ & 
-- ((\Processador|FD|ULA|soma[2]~5\) # (GND)))))
-- \Processador|FD|ULA|soma[3]~7\ = CARRY((\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & (!\Processador|FD|Mux2|saida_MUX[3]~3_combout\ & !\Processador|FD|ULA|soma[2]~5\)) # (!\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & 
-- ((!\Processador|FD|ULA|soma[2]~5\) # (!\Processador|FD|Mux2|saida_MUX[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaA[3]~3_combout\,
	datab => \Processador|FD|Mux2|saida_MUX[3]~3_combout\,
	datad => VCC,
	cin => \Processador|FD|ULA|soma[2]~5\,
	combout => \Processador|FD|ULA|soma[3]~6_combout\,
	cout => \Processador|FD|ULA|soma[3]~7\);

\Processador|FD|ULA|soma[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|soma[4]~8_combout\ = ((\Processador|FD|Mux2|saida_MUX[4]~4_combout\ $ (\Processador|FD|Banco_Regs|saidaA[4]~4_combout\ $ (!\Processador|FD|ULA|soma[3]~7\)))) # (GND)
-- \Processador|FD|ULA|soma[4]~9\ = CARRY((\Processador|FD|Mux2|saida_MUX[4]~4_combout\ & ((\Processador|FD|Banco_Regs|saidaA[4]~4_combout\) # (!\Processador|FD|ULA|soma[3]~7\))) # (!\Processador|FD|Mux2|saida_MUX[4]~4_combout\ & 
-- (\Processador|FD|Banco_Regs|saidaA[4]~4_combout\ & !\Processador|FD|ULA|soma[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Mux2|saida_MUX[4]~4_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[4]~4_combout\,
	datad => VCC,
	cin => \Processador|FD|ULA|soma[3]~7\,
	combout => \Processador|FD|ULA|soma[4]~8_combout\,
	cout => \Processador|FD|ULA|soma[4]~9\);

\Processador|FD|ULA|soma[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|soma[5]~10_combout\ = (\Processador|FD|Banco_Regs|saidaA[5]~5_combout\ & ((\Processador|FD|Mux2|saida_MUX[5]~5_combout\ & (\Processador|FD|ULA|soma[4]~9\ & VCC)) # (!\Processador|FD|Mux2|saida_MUX[5]~5_combout\ & 
-- (!\Processador|FD|ULA|soma[4]~9\)))) # (!\Processador|FD|Banco_Regs|saidaA[5]~5_combout\ & ((\Processador|FD|Mux2|saida_MUX[5]~5_combout\ & (!\Processador|FD|ULA|soma[4]~9\)) # (!\Processador|FD|Mux2|saida_MUX[5]~5_combout\ & 
-- ((\Processador|FD|ULA|soma[4]~9\) # (GND)))))
-- \Processador|FD|ULA|soma[5]~11\ = CARRY((\Processador|FD|Banco_Regs|saidaA[5]~5_combout\ & (!\Processador|FD|Mux2|saida_MUX[5]~5_combout\ & !\Processador|FD|ULA|soma[4]~9\)) # (!\Processador|FD|Banco_Regs|saidaA[5]~5_combout\ & 
-- ((!\Processador|FD|ULA|soma[4]~9\) # (!\Processador|FD|Mux2|saida_MUX[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaA[5]~5_combout\,
	datab => \Processador|FD|Mux2|saida_MUX[5]~5_combout\,
	datad => VCC,
	cin => \Processador|FD|ULA|soma[4]~9\,
	combout => \Processador|FD|ULA|soma[5]~10_combout\,
	cout => \Processador|FD|ULA|soma[5]~11\);

\Processador|FD|ULA|soma[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|soma[6]~12_combout\ = ((\Processador|FD|Banco_Regs|saidaA[6]~6_combout\ $ (\Processador|FD|Mux2|saida_MUX[6]~6_combout\ $ (!\Processador|FD|ULA|soma[5]~11\)))) # (GND)
-- \Processador|FD|ULA|soma[6]~13\ = CARRY((\Processador|FD|Banco_Regs|saidaA[6]~6_combout\ & ((\Processador|FD|Mux2|saida_MUX[6]~6_combout\) # (!\Processador|FD|ULA|soma[5]~11\))) # (!\Processador|FD|Banco_Regs|saidaA[6]~6_combout\ & 
-- (\Processador|FD|Mux2|saida_MUX[6]~6_combout\ & !\Processador|FD|ULA|soma[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaA[6]~6_combout\,
	datab => \Processador|FD|Mux2|saida_MUX[6]~6_combout\,
	datad => VCC,
	cin => \Processador|FD|ULA|soma[5]~11\,
	combout => \Processador|FD|ULA|soma[6]~12_combout\,
	cout => \Processador|FD|ULA|soma[6]~13\);

\Processador|FD|ULA|soma[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|soma[7]~14_combout\ = \Processador|FD|Banco_Regs|saidaA[7]~7_combout\ $ (\Processador|FD|Mux2|saida_MUX[7]~7_combout\ $ (\Processador|FD|ULA|soma[6]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaA[7]~7_combout\,
	datab => \Processador|FD|Mux2|saida_MUX[7]~7_combout\,
	cin => \Processador|FD|ULA|soma[6]~13\,
	combout => \Processador|FD|ULA|soma[7]~14_combout\);

\Processador|FD|ULA|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|Add0~7_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & (\Processador|FD|ULA|soma[7]~14_combout\)) # (!\Processador|FD|ULA|saida[3]~0_combout\ & ((\Processador|FD|Banco_Regs|saidaA[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[7]~14_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[7]~7_combout\,
	datad => \Processador|FD|ULA|saida[3]~0_combout\,
	combout => \Processador|FD|ULA|Add0~7_combout\);

\decodificador|habilita[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[1]~6_combout\ = (\Processador|FD|ULA|Add0~7_combout\ & (!\Processador|FD|ULA|Add0~4_combout\ & (!\Processador|FD|ULA|Add0~5_combout\ & !\Processador|FD|ULA|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~7_combout\,
	datab => \Processador|FD|ULA|Add0~4_combout\,
	datac => \Processador|FD|ULA|Add0~5_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \decodificador|habilita[1]~6_combout\);

\decodificador|habilita[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita\(1) = (\Processador|UC|Equal2~1_combout\ & (\decodificador|habilita[1]~5_combout\ & \decodificador|habilita[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|UC|Equal2~1_combout\,
	datab => \decodificador|habilita[1]~5_combout\,
	datac => \decodificador|habilita[1]~6_combout\,
	combout => \decodificador|habilita\(1));

\Processador|FD|Banco_Regs|registrador[1][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|registrador[1][7]~7_combout\ = (\decodificador|habilita\(1) & ((\SW[7]~input_o\))) # (!\decodificador|habilita\(1) & (\RAM|ram~1728_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1728_combout\,
	datab => \SW[7]~input_o\,
	datad => \decodificador|habilita\(1),
	combout => \Processador|FD|Banco_Regs|registrador[1][7]~7_combout\);

\Processador|FD|Banco_Regs|registrador[1][7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\ = (\Processador|FD|ROM|memROM~4_combout\ & (((!\Processador|FD|ROM|memROM~7_combout\ & !\Processador|FD|ROM|memROM~9_combout\)) # (!\Processador|FD|PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~4_combout\,
	datab => \Processador|FD|ROM|memROM~7_combout\,
	datac => \Processador|FD|ROM|memROM~9_combout\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\);

\Processador|FD|Banco_Regs|registrador[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|registrador[1][7]~7_combout\,
	asdata => \Processador|FD|ULA|Add0~7_combout\,
	sload => \Processador|UC|ALT_INV_Equal2~1_combout\,
	ena => \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|Banco_Regs|registrador[1][7]~q\);

\Processador|FD|Banco_Regs|saidaA[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaA[7]~7_combout\ = (\Processador|FD|ROM|memROM~9_combout\ & (\Processador|FD|Banco_Regs|registrador[1][7]~q\ & !\Processador|FD|PC|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~9_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][7]~q\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|Banco_Regs|saidaA[7]~7_combout\);

\RAM|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|process_0~0_combout\ = (\Processador|UC|Equal2~0_combout\ & ((\Processador|FD|ULA|saida[3]~0_combout\ & ((!\Processador|FD|ULA|soma[7]~14_combout\))) # (!\Processador|FD|ULA|saida[3]~0_combout\ & (!\Processador|FD|Banco_Regs|saidaA[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|UC|Equal2~0_combout\,
	datab => \Processador|FD|ULA|saida[3]~0_combout\,
	datac => \Processador|FD|Banco_Regs|saidaA[7]~7_combout\,
	datad => \Processador|FD|ULA|soma[7]~14_combout\,
	combout => \RAM|process_0~0_combout\);

\RAM|ram~1796\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1796_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (\Processador|FD|ULA|Add0~5_combout\ & (\Processador|FD|ULA|Add0~6_combout\ & \RAM|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \Processador|FD|ULA|Add0~5_combout\,
	datac => \Processador|FD|ULA|Add0~6_combout\,
	datad => \RAM|process_0~0_combout\,
	combout => \RAM|ram~1796_combout\);

\RAM|ram~1797\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1797_combout\ = (\RAM|ram~1740_combout\ & \RAM|ram~1796_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1740_combout\,
	datab => \RAM|ram~1796_combout\,
	combout => \RAM|ram~1797_combout\);

\RAM|ram~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~958_q\);

\RAM|ram~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~990_q\);

\RAM|ram~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~926_q\);

\RAM|ram~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1586_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~990_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~926_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~990_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~926_q\,
	combout => \RAM|ram~1586_combout\);

\RAM|ram~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1022_q\);

\RAM|ram~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1587_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1586_combout\ & ((\RAM|ram~1022_q\))) # (!\RAM|ram~1586_combout\ & (\RAM|ram~958_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~958_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1586_combout\,
	datad => \RAM|ram~1022_q\,
	combout => \RAM|ram~1587_combout\);

\RAM|ram~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~998_q\);

\RAM|ram~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~966_q\);

\RAM|ram~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~934_q\);

\RAM|ram~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1588_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~966_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~934_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~966_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~934_q\,
	combout => \RAM|ram~1588_combout\);

\RAM|ram~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1030_q\);

\RAM|ram~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1589_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1588_combout\ & ((\RAM|ram~1030_q\))) # (!\RAM|ram~1588_combout\ & (\RAM|ram~998_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~998_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1588_combout\,
	datad => \RAM|ram~1030_q\,
	combout => \RAM|ram~1589_combout\);

\RAM|ram~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~982_q\);

\RAM|ram~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~950_q\);

\RAM|ram~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~918_q\);

\RAM|ram~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1590_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~950_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~918_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~950_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~918_q\,
	combout => \RAM|ram~1590_combout\);

\RAM|ram~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1014_q\);

\RAM|ram~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1591_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1590_combout\ & ((\RAM|ram~1014_q\))) # (!\RAM|ram~1590_combout\ & (\RAM|ram~982_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~982_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1590_combout\,
	datad => \RAM|ram~1014_q\,
	combout => \RAM|ram~1591_combout\);

\RAM|ram~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1592_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1589_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1591_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1589_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1591_combout\,
	combout => \RAM|ram~1592_combout\);

\RAM|ram~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~974_q\);

\RAM|ram~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1006_q\);

\RAM|ram~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~942_q\);

\RAM|ram~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1593_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1006_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~942_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1006_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~942_q\,
	combout => \RAM|ram~1593_combout\);

\RAM|ram~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1038_q\);

\RAM|ram~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1594_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1593_combout\ & ((\RAM|ram~1038_q\))) # (!\RAM|ram~1593_combout\ & (\RAM|ram~974_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~974_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1593_combout\,
	datad => \RAM|ram~1038_q\,
	combout => \RAM|ram~1594_combout\);

\RAM|ram~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1595_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1592_combout\ & ((\RAM|ram~1594_combout\))) # (!\RAM|ram~1592_combout\ & (\RAM|ram~1587_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1587_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1592_combout\,
	datad => \RAM|ram~1594_combout\,
	combout => \RAM|ram~1595_combout\);

\RAM|ram~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1596_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & ((\RAM|ram~1585_combout\ & ((\RAM|ram~1595_combout\))) # (!\RAM|ram~1585_combout\ & (\RAM|ram~1564_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & (((\RAM|ram~1585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1564_combout\,
	datab => \Processador|FD|ULA|Add0~4_combout\,
	datac => \RAM|ram~1585_combout\,
	datad => \RAM|ram~1595_combout\,
	combout => \RAM|ram~1596_combout\);

\RAM|ram~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~326_q\);

\RAM|ram~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~318_q\);

\RAM|ram~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~310_q\);

\RAM|ram~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1597_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~318_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~310_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~318_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~310_q\,
	combout => \RAM|ram~1597_combout\);

\RAM|ram~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~334_q\);

\RAM|ram~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1598_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1597_combout\ & ((\RAM|ram~334_q\))) # (!\RAM|ram~1597_combout\ & (\RAM|ram~326_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~326_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1597_combout\,
	datad => \RAM|ram~334_q\,
	combout => \RAM|ram~1598_combout\);

\RAM|ram~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~350_q\);

\RAM|ram~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~358_q\);

\RAM|ram~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~342_q\);

\RAM|ram~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1599_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~358_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~342_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~358_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~342_q\,
	combout => \RAM|ram~1599_combout\);

\RAM|ram~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~366_q\);

\RAM|ram~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1600_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1599_combout\ & ((\RAM|ram~366_q\))) # (!\RAM|ram~1599_combout\ & (\RAM|ram~350_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~350_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1599_combout\,
	datad => \RAM|ram~366_q\,
	combout => \RAM|ram~1600_combout\);

\RAM|ram~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~286_q\);

\RAM|ram~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~294_q\);

\RAM|ram~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~278_q\);

\RAM|ram~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1601_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~294_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~278_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~294_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~278_q\,
	combout => \RAM|ram~1601_combout\);

\RAM|ram~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~302_q\);

\RAM|ram~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1602_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1601_combout\ & ((\RAM|ram~302_q\))) # (!\RAM|ram~1601_combout\ & (\RAM|ram~286_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~286_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1601_combout\,
	datad => \RAM|ram~302_q\,
	combout => \RAM|ram~1602_combout\);

\RAM|ram~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1603_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1600_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1602_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1600_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1602_combout\,
	combout => \RAM|ram~1603_combout\);

\RAM|ram~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~390_q\);

\RAM|ram~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~382_q\);

\RAM|ram~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~374_q\);

\RAM|ram~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1604_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~382_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~374_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~382_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~374_q\,
	combout => \RAM|ram~1604_combout\);

\RAM|ram~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~398_q\);

\RAM|ram~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1605_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1604_combout\ & ((\RAM|ram~398_q\))) # (!\RAM|ram~1604_combout\ & (\RAM|ram~390_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~390_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1604_combout\,
	datad => \RAM|ram~398_q\,
	combout => \RAM|ram~1605_combout\);

\RAM|ram~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1606_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1603_combout\ & ((\RAM|ram~1605_combout\))) # (!\RAM|ram~1603_combout\ & (\RAM|ram~1598_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1598_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1603_combout\,
	datad => \RAM|ram~1605_combout\,
	combout => \RAM|ram~1606_combout\);

\RAM|ram~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~198_q\);

\RAM|ram~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~230_q\);

\RAM|ram~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~166_q\);

\RAM|ram~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1607_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~230_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~166_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~230_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~166_q\,
	combout => \RAM|ram~1607_combout\);

\RAM|ram~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~262_q\);

\RAM|ram~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1608_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1607_combout\ & ((\RAM|ram~262_q\))) # (!\RAM|ram~1607_combout\ & (\RAM|ram~198_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~198_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1607_combout\,
	datad => \RAM|ram~262_q\,
	combout => \RAM|ram~1608_combout\);

\RAM|ram~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~222_q\);

\RAM|ram~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~158_q\);

\RAM|ram~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~254_q\);

\RAM|ram~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~190_q\);

\RAM|ram~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1609_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~254_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~190_q\))))) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- (((\Processador|FD|ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~254_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~190_q\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1609_combout\);

\RAM|ram~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1610_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1609_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1609_combout\ & (\RAM|ram~222_q\)) # (!\RAM|ram~1609_combout\ & ((\RAM|ram~158_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~222_q\,
	datab => \RAM|ram~158_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1609_combout\,
	combout => \RAM|ram~1610_combout\);

\RAM|ram~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~182_q\);

\RAM|ram~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~214_q\);

\RAM|ram~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~150_q\);

\RAM|ram~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1611_combout\ = (\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & ((\RAM|ram~214_q\) # ((\Processador|FD|Banco_Regs|saidaA[2]~2_combout\)))) # (!\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & 
-- (((!\Processador|FD|Banco_Regs|saidaA[2]~2_combout\ & \RAM|ram~150_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~214_q\,
	datab => \Processador|FD|Banco_Regs|saidaA[3]~3_combout\,
	datac => \Processador|FD|Banco_Regs|saidaA[2]~2_combout\,
	datad => \RAM|ram~150_q\,
	combout => \RAM|ram~1611_combout\);

\RAM|ram~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1612_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & ((\Processador|FD|ULA|soma[2]~4_combout\) # ((\RAM|ram~214_q\)))) # (!\Processador|FD|ULA|saida[3]~0_combout\ & (((\RAM|ram~1611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|saida[3]~0_combout\,
	datab => \Processador|FD|ULA|soma[2]~4_combout\,
	datac => \RAM|ram~214_q\,
	datad => \RAM|ram~1611_combout\,
	combout => \RAM|ram~1612_combout\);

\RAM|ram~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1613_combout\ = (\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & (\RAM|ram~150_q\ $ (((\RAM|ram~214_q\) # (\Processador|FD|Banco_Regs|saidaA[2]~2_combout\))))) # (!\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & 
-- (((\Processador|FD|Banco_Regs|saidaA[2]~2_combout\ & \RAM|ram~150_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~214_q\,
	datab => \Processador|FD|Banco_Regs|saidaA[3]~3_combout\,
	datac => \Processador|FD|Banco_Regs|saidaA[2]~2_combout\,
	datad => \RAM|ram~150_q\,
	combout => \RAM|ram~1613_combout\);

\RAM|ram~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1614_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & (!\Processador|FD|ULA|soma[2]~4_combout\ & (\RAM|ram~150_q\))) # (!\Processador|FD|ULA|saida[3]~0_combout\ & ((\RAM|ram~150_q\ $ (\RAM|ram~1613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|saida[3]~0_combout\,
	datab => \Processador|FD|ULA|soma[2]~4_combout\,
	datac => \RAM|ram~150_q\,
	datad => \RAM|ram~1613_combout\,
	combout => \RAM|ram~1614_combout\);

\RAM|ram~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1615_combout\ = (\Processador|FD|ULA|soma[3]~6_combout\ & (\RAM|ram~1612_combout\)) # (!\Processador|FD|ULA|soma[3]~6_combout\ & ((\RAM|ram~1614_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[3]~6_combout\,
	datab => \RAM|ram~1612_combout\,
	datac => \RAM|ram~1614_combout\,
	combout => \RAM|ram~1615_combout\);

\RAM|ram~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~246_q\);

\RAM|ram~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1616_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1615_combout\ & ((\RAM|ram~246_q\))) # (!\RAM|ram~1615_combout\ & (\RAM|ram~182_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~182_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1615_combout\,
	datad => \RAM|ram~246_q\,
	combout => \RAM|ram~1616_combout\);

\RAM|ram~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1617_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1610_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1616_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1610_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1616_combout\,
	combout => \RAM|ram~1617_combout\);

\RAM|ram~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~238_q\);

\RAM|ram~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~206_q\);

\RAM|ram~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~174_q\);

\RAM|ram~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1618_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~206_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~174_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~206_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~174_q\,
	combout => \RAM|ram~1618_combout\);

\RAM|ram~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~270_q\);

\RAM|ram~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1619_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1618_combout\ & ((\RAM|ram~270_q\))) # (!\RAM|ram~1618_combout\ & (\RAM|ram~238_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~238_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1618_combout\,
	datad => \RAM|ram~270_q\,
	combout => \RAM|ram~1619_combout\);

\RAM|ram~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1620_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1617_combout\ & ((\RAM|ram~1619_combout\))) # (!\RAM|ram~1617_combout\ & (\RAM|ram~1608_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1608_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1617_combout\,
	datad => \RAM|ram~1619_combout\,
	combout => \RAM|ram~1620_combout\);

\RAM|ram~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~102_q\);

\RAM|ram~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~94_q\);

\RAM|ram~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~86_q\);

\RAM|ram~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1621_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~94_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~86_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~94_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~86_q\,
	combout => \RAM|ram~1621_combout\);

\RAM|ram~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~110_q\);

\RAM|ram~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1622_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1621_combout\ & ((\RAM|ram~110_q\))) # (!\RAM|ram~1621_combout\ & (\RAM|ram~102_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~102_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1621_combout\,
	datad => \RAM|ram~110_q\,
	combout => \RAM|ram~1622_combout\);

\RAM|ram~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~62_q\);

\RAM|ram~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~70_q\);

\RAM|ram~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~54_q\);

\RAM|ram~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1623_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~70_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~70_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~54_q\,
	combout => \RAM|ram~1623_combout\);

\RAM|ram~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~78_q\);

\RAM|ram~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1624_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1623_combout\ & ((\RAM|ram~78_q\))) # (!\RAM|ram~1623_combout\ & (\RAM|ram~62_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~62_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1623_combout\,
	datad => \RAM|ram~78_q\,
	combout => \RAM|ram~1624_combout\);

\RAM|ram~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~38_q\);

\RAM|ram~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~30_q\);

\RAM|ram~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~22_q\);

\RAM|ram~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1625_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~30_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~22_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~30_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~22_q\,
	combout => \RAM|ram~1625_combout\);

\RAM|ram~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~46_q\);

\RAM|ram~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1626_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1625_combout\ & ((\RAM|ram~46_q\))) # (!\RAM|ram~1625_combout\ & (\RAM|ram~38_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~38_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1625_combout\,
	datad => \RAM|ram~46_q\,
	combout => \RAM|ram~1626_combout\);

\RAM|ram~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1627_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1624_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1626_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1624_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1626_combout\,
	combout => \RAM|ram~1627_combout\);

\RAM|ram~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~126_q\);

\RAM|ram~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~134_q\);

\RAM|ram~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~118_q\);

\RAM|ram~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1628_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~134_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~118_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~134_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~118_q\,
	combout => \RAM|ram~1628_combout\);

\RAM|ram~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~142_q\);

\RAM|ram~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1629_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1628_combout\ & ((\RAM|ram~142_q\))) # (!\RAM|ram~1628_combout\ & (\RAM|ram~126_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~126_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1628_combout\,
	datad => \RAM|ram~142_q\,
	combout => \RAM|ram~1629_combout\);

\RAM|ram~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1630_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1627_combout\ & ((\RAM|ram~1629_combout\))) # (!\RAM|ram~1627_combout\ & (\RAM|ram~1622_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1622_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1627_combout\,
	datad => \RAM|ram~1629_combout\,
	combout => \RAM|ram~1630_combout\);

\RAM|ram~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1631_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (((\Processador|FD|ULA|Add0~4_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & ((\Processador|FD|ULA|Add0~4_combout\ & (\RAM|ram~1620_combout\)) # (!\Processador|FD|ULA|Add0~4_combout\ 
-- & ((\RAM|ram~1630_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1620_combout\,
	datac => \Processador|FD|ULA|Add0~4_combout\,
	datad => \RAM|ram~1630_combout\,
	combout => \RAM|ram~1631_combout\);

\RAM|ram~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~446_q\);

\RAM|ram~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~478_q\);

\RAM|ram~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~414_q\);

\RAM|ram~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1632_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~478_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~414_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~478_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~414_q\,
	combout => \RAM|ram~1632_combout\);

\RAM|ram~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~510_q\);

\RAM|ram~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1633_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1632_combout\ & ((\RAM|ram~510_q\))) # (!\RAM|ram~1632_combout\ & (\RAM|ram~446_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~446_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1632_combout\,
	datad => \RAM|ram~510_q\,
	combout => \RAM|ram~1633_combout\);

\RAM|ram~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~486_q\);

\RAM|ram~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~454_q\);

\RAM|ram~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~422_q\);

\RAM|ram~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1634_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~454_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~422_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~454_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~422_q\,
	combout => \RAM|ram~1634_combout\);

\RAM|ram~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~518_q\);

\RAM|ram~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1635_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1634_combout\ & ((\RAM|ram~518_q\))) # (!\RAM|ram~1634_combout\ & (\RAM|ram~486_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~486_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1634_combout\,
	datad => \RAM|ram~518_q\,
	combout => \RAM|ram~1635_combout\);

\RAM|ram~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~470_q\);

\RAM|ram~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~438_q\);

\RAM|ram~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~406_q\);

\RAM|ram~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1636_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~438_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~406_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~438_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~406_q\,
	combout => \RAM|ram~1636_combout\);

\RAM|ram~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~502_q\);

\RAM|ram~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1637_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1636_combout\ & ((\RAM|ram~502_q\))) # (!\RAM|ram~1636_combout\ & (\RAM|ram~470_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~470_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1636_combout\,
	datad => \RAM|ram~502_q\,
	combout => \RAM|ram~1637_combout\);

\RAM|ram~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1638_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1635_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1637_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1635_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1637_combout\,
	combout => \RAM|ram~1638_combout\);

\RAM|ram~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~462_q\);

\RAM|ram~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~494_q\);

\RAM|ram~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~430_q\);

\RAM|ram~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1639_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~494_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~430_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~494_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~430_q\,
	combout => \RAM|ram~1639_combout\);

\RAM|ram~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \RAM|ram~1878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~526_q\);

\RAM|ram~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1640_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1639_combout\ & ((\RAM|ram~526_q\))) # (!\RAM|ram~1639_combout\ & (\RAM|ram~462_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~462_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1639_combout\,
	datad => \RAM|ram~526_q\,
	combout => \RAM|ram~1640_combout\);

\RAM|ram~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1641_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1638_combout\ & ((\RAM|ram~1640_combout\))) # (!\RAM|ram~1638_combout\ & (\RAM|ram~1633_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1633_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1638_combout\,
	datad => \RAM|ram~1640_combout\,
	combout => \RAM|ram~1641_combout\);

\RAM|ram~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1642_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & ((\RAM|ram~1631_combout\ & ((\RAM|ram~1641_combout\))) # (!\RAM|ram~1631_combout\ & (\RAM|ram~1606_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & (((\RAM|ram~1631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1606_combout\,
	datab => \Processador|FD|ULA|Add0~5_combout\,
	datac => \RAM|ram~1631_combout\,
	datad => \RAM|ram~1641_combout\,
	combout => \RAM|ram~1642_combout\);

\RAM|ram~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1643_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|ram~1596_combout\)) # (!\Processador|FD|ULA|Add0~6_combout\ & ((\RAM|ram~1642_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1596_combout\,
	datab => \RAM|ram~1642_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \RAM|ram~1643_combout\);

\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

\Processador|FD|Banco_Regs|registrador[1][6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|registrador[1][6]~6_combout\ = (\decodificador|habilita\(1) & ((\SW[6]~input_o\))) # (!\decodificador|habilita\(1) & (\RAM|ram~1643_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1643_combout\,
	datab => \SW[6]~input_o\,
	datad => \decodificador|habilita\(1),
	combout => \Processador|FD|Banco_Regs|registrador[1][6]~6_combout\);

\Processador|FD|Banco_Regs|registrador[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|registrador[1][6]~6_combout\,
	asdata => \Processador|FD|ULA|Add0~6_combout\,
	sload => \Processador|UC|ALT_INV_Equal2~1_combout\,
	ena => \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|Banco_Regs|registrador[1][6]~q\);

\Processador|FD|Banco_Regs|saidaA[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaA[6]~6_combout\ = (\Processador|FD|ROM|memROM~9_combout\ & (\Processador|FD|Banco_Regs|registrador[1][6]~q\ & !\Processador|FD|PC|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~9_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][6]~q\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|Banco_Regs|saidaA[6]~6_combout\);

\Processador|FD|ULA|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|Add0~6_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & (\Processador|FD|ULA|soma[6]~12_combout\)) # (!\Processador|FD|ULA|saida[3]~0_combout\ & ((\Processador|FD|Banco_Regs|saidaA[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[6]~12_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[6]~6_combout\,
	datad => \Processador|FD|ULA|saida[3]~0_combout\,
	combout => \Processador|FD|ULA|Add0~6_combout\);

\RAM|ram~1779\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1779_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|process_0~0_combout\ & (!\Processador|FD|ULA|Add0~4_combout\ & !\Processador|FD|ULA|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~6_combout\,
	datab => \RAM|process_0~0_combout\,
	datac => \Processador|FD|ULA|Add0~4_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1779_combout\);

\RAM|ram~1780\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1780_combout\ = (\RAM|ram~1732_combout\ & \RAM|ram~1779_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1732_combout\,
	datab => \RAM|ram~1779_combout\,
	combout => \RAM|ram~1780_combout\);

\RAM|ram~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~613_q\);

\RAM|ram~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~605_q\);

\RAM|ram~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~597_q\);

\RAM|ram~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1490_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~605_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~605_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~597_q\,
	combout => \RAM|ram~1490_combout\);

\RAM|ram~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~621_q\);

\RAM|ram~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1491_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1490_combout\ & ((\RAM|ram~621_q\))) # (!\RAM|ram~1490_combout\ & (\RAM|ram~613_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~613_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1490_combout\,
	datad => \RAM|ram~621_q\,
	combout => \RAM|ram~1491_combout\);

\RAM|ram~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~573_q\);

\RAM|ram~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~581_q\);

\RAM|ram~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~565_q\);

\RAM|ram~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1492_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~581_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~565_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~581_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~565_q\,
	combout => \RAM|ram~1492_combout\);

\RAM|ram~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~589_q\);

\RAM|ram~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1493_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1492_combout\ & ((\RAM|ram~589_q\))) # (!\RAM|ram~1492_combout\ & (\RAM|ram~573_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~573_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1492_combout\,
	datad => \RAM|ram~589_q\,
	combout => \RAM|ram~1493_combout\);

\RAM|ram~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~549_q\);

\RAM|ram~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~541_q\);

\RAM|ram~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~533_q\);

\RAM|ram~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1494_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~541_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~533_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~541_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~533_q\,
	combout => \RAM|ram~1494_combout\);

\RAM|ram~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~557_q\);

\RAM|ram~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1495_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1494_combout\ & ((\RAM|ram~557_q\))) # (!\RAM|ram~1494_combout\ & (\RAM|ram~549_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~549_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1494_combout\,
	datad => \RAM|ram~557_q\,
	combout => \RAM|ram~1495_combout\);

\RAM|ram~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1496_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1493_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1495_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1493_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1495_combout\,
	combout => \RAM|ram~1496_combout\);

\RAM|ram~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~637_q\);

\RAM|ram~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~645_q\);

\RAM|ram~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~629_q\);

\RAM|ram~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1497_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~645_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~645_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~629_q\,
	combout => \RAM|ram~1497_combout\);

\RAM|ram~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~653_q\);

\RAM|ram~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1498_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1497_combout\ & ((\RAM|ram~653_q\))) # (!\RAM|ram~1497_combout\ & (\RAM|ram~637_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~637_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1497_combout\,
	datad => \RAM|ram~653_q\,
	combout => \RAM|ram~1498_combout\);

\RAM|ram~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1499_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1496_combout\ & ((\RAM|ram~1498_combout\))) # (!\RAM|ram~1496_combout\ & (\RAM|ram~1491_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1491_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1496_combout\,
	datad => \RAM|ram~1498_combout\,
	combout => \RAM|ram~1499_combout\);

\RAM|ram~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1500_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (((\Processador|FD|ULA|Add0~5_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & ((\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1489_combout\)) # (!\Processador|FD|ULA|Add0~5_combout\ 
-- & ((\RAM|ram~1499_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \RAM|ram~1489_combout\,
	datac => \Processador|FD|ULA|Add0~5_combout\,
	datad => \RAM|ram~1499_combout\,
	combout => \RAM|ram~1500_combout\);

\RAM|ram~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~957_q\);

\RAM|ram~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~989_q\);

\RAM|ram~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~925_q\);

\RAM|ram~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1501_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~989_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~925_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~989_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~925_q\,
	combout => \RAM|ram~1501_combout\);

\RAM|ram~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1021_q\);

\RAM|ram~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1502_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1501_combout\ & ((\RAM|ram~1021_q\))) # (!\RAM|ram~1501_combout\ & (\RAM|ram~957_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~957_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1501_combout\,
	datad => \RAM|ram~1021_q\,
	combout => \RAM|ram~1502_combout\);

\RAM|ram~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~997_q\);

\RAM|ram~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~965_q\);

\RAM|ram~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~933_q\);

\RAM|ram~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1503_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~965_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~933_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~965_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~933_q\,
	combout => \RAM|ram~1503_combout\);

\RAM|ram~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1029_q\);

\RAM|ram~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1504_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1503_combout\ & ((\RAM|ram~1029_q\))) # (!\RAM|ram~1503_combout\ & (\RAM|ram~997_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~997_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1503_combout\,
	datad => \RAM|ram~1029_q\,
	combout => \RAM|ram~1504_combout\);

\RAM|ram~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~981_q\);

\RAM|ram~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~949_q\);

\RAM|ram~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~917_q\);

\RAM|ram~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1505_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~949_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~917_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~949_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~917_q\,
	combout => \RAM|ram~1505_combout\);

\RAM|ram~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1013_q\);

\RAM|ram~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1506_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1505_combout\ & ((\RAM|ram~1013_q\))) # (!\RAM|ram~1505_combout\ & (\RAM|ram~981_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~981_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1505_combout\,
	datad => \RAM|ram~1013_q\,
	combout => \RAM|ram~1506_combout\);

\RAM|ram~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1507_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1504_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1506_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1504_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1506_combout\,
	combout => \RAM|ram~1507_combout\);

\RAM|ram~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~973_q\);

\RAM|ram~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1005_q\);

\RAM|ram~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~941_q\);

\RAM|ram~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1508_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1005_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~941_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1005_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~941_q\,
	combout => \RAM|ram~1508_combout\);

\RAM|ram~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1037_q\);

\RAM|ram~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1509_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1508_combout\ & ((\RAM|ram~1037_q\))) # (!\RAM|ram~1508_combout\ & (\RAM|ram~973_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~973_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1508_combout\,
	datad => \RAM|ram~1037_q\,
	combout => \RAM|ram~1509_combout\);

\RAM|ram~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1510_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1507_combout\ & ((\RAM|ram~1509_combout\))) # (!\RAM|ram~1507_combout\ & (\RAM|ram~1502_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1502_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1507_combout\,
	datad => \RAM|ram~1509_combout\,
	combout => \RAM|ram~1510_combout\);

\RAM|ram~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1511_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & ((\RAM|ram~1500_combout\ & ((\RAM|ram~1510_combout\))) # (!\RAM|ram~1500_combout\ & (\RAM|ram~1479_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & (((\RAM|ram~1500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1479_combout\,
	datab => \Processador|FD|ULA|Add0~4_combout\,
	datac => \RAM|ram~1500_combout\,
	datad => \RAM|ram~1510_combout\,
	combout => \RAM|ram~1511_combout\);

\RAM|ram~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~325_q\);

\RAM|ram~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~317_q\);

\RAM|ram~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~309_q\);

\RAM|ram~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1512_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~317_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~309_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~317_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~309_q\,
	combout => \RAM|ram~1512_combout\);

\RAM|ram~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~333_q\);

\RAM|ram~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1513_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1512_combout\ & ((\RAM|ram~333_q\))) # (!\RAM|ram~1512_combout\ & (\RAM|ram~325_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~325_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1512_combout\,
	datad => \RAM|ram~333_q\,
	combout => \RAM|ram~1513_combout\);

\RAM|ram~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~349_q\);

\RAM|ram~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~357_q\);

\RAM|ram~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~341_q\);

\RAM|ram~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1514_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~357_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~341_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~357_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~341_q\,
	combout => \RAM|ram~1514_combout\);

\RAM|ram~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~365_q\);

\RAM|ram~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1515_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1514_combout\ & ((\RAM|ram~365_q\))) # (!\RAM|ram~1514_combout\ & (\RAM|ram~349_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~349_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1514_combout\,
	datad => \RAM|ram~365_q\,
	combout => \RAM|ram~1515_combout\);

\RAM|ram~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~285_q\);

\RAM|ram~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~293_q\);

\RAM|ram~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~277_q\);

\RAM|ram~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1516_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~293_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~277_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~293_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~277_q\,
	combout => \RAM|ram~1516_combout\);

\RAM|ram~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~301_q\);

\RAM|ram~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1517_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1516_combout\ & ((\RAM|ram~301_q\))) # (!\RAM|ram~1516_combout\ & (\RAM|ram~285_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~285_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1516_combout\,
	datad => \RAM|ram~301_q\,
	combout => \RAM|ram~1517_combout\);

\RAM|ram~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1518_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1515_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1517_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1515_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1517_combout\,
	combout => \RAM|ram~1518_combout\);

\RAM|ram~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~389_q\);

\RAM|ram~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~381_q\);

\RAM|ram~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~373_q\);

\RAM|ram~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1519_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~381_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~373_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~381_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~373_q\,
	combout => \RAM|ram~1519_combout\);

\RAM|ram~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~397_q\);

\RAM|ram~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1520_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1519_combout\ & ((\RAM|ram~397_q\))) # (!\RAM|ram~1519_combout\ & (\RAM|ram~389_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~389_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1519_combout\,
	datad => \RAM|ram~397_q\,
	combout => \RAM|ram~1520_combout\);

\RAM|ram~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1521_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1518_combout\ & ((\RAM|ram~1520_combout\))) # (!\RAM|ram~1518_combout\ & (\RAM|ram~1513_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1513_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1518_combout\,
	datad => \RAM|ram~1520_combout\,
	combout => \RAM|ram~1521_combout\);

\RAM|ram~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~197_q\);

\RAM|ram~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~229_q\);

\RAM|ram~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~165_q\);

\RAM|ram~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1522_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~229_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~165_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~229_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~165_q\,
	combout => \RAM|ram~1522_combout\);

\RAM|ram~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~261_q\);

\RAM|ram~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1523_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1522_combout\ & ((\RAM|ram~261_q\))) # (!\RAM|ram~1522_combout\ & (\RAM|ram~197_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~197_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1522_combout\,
	datad => \RAM|ram~261_q\,
	combout => \RAM|ram~1523_combout\);

\RAM|ram~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~221_q\);

\RAM|ram~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~189_q\);

\RAM|ram~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~157_q\);

\RAM|ram~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1524_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~189_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~157_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~189_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~157_q\,
	combout => \RAM|ram~1524_combout\);

\RAM|ram~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~253_q\);

\RAM|ram~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1525_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1524_combout\ & ((\RAM|ram~253_q\))) # (!\RAM|ram~1524_combout\ & (\RAM|ram~221_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~221_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1524_combout\,
	datad => \RAM|ram~253_q\,
	combout => \RAM|ram~1525_combout\);

\RAM|ram~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~181_q\);

\RAM|ram~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~213_q\);

\RAM|ram~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~149_q\);

\RAM|ram~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1526_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~213_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~149_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~213_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~149_q\,
	combout => \RAM|ram~1526_combout\);

\RAM|ram~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~245_q\);

\RAM|ram~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1527_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1526_combout\ & ((\RAM|ram~245_q\))) # (!\RAM|ram~1526_combout\ & (\RAM|ram~181_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~181_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1526_combout\,
	datad => \RAM|ram~245_q\,
	combout => \RAM|ram~1527_combout\);

\RAM|ram~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1528_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1525_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1527_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1525_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1527_combout\,
	combout => \RAM|ram~1528_combout\);

\RAM|ram~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~237_q\);

\RAM|ram~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~205_q\);

\RAM|ram~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~173_q\);

\RAM|ram~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1529_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~205_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~173_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~205_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~173_q\,
	combout => \RAM|ram~1529_combout\);

\RAM|ram~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~269_q\);

\RAM|ram~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1530_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1529_combout\ & ((\RAM|ram~269_q\))) # (!\RAM|ram~1529_combout\ & (\RAM|ram~237_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~237_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1529_combout\,
	datad => \RAM|ram~269_q\,
	combout => \RAM|ram~1530_combout\);

\RAM|ram~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1531_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1528_combout\ & ((\RAM|ram~1530_combout\))) # (!\RAM|ram~1528_combout\ & (\RAM|ram~1523_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1523_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1528_combout\,
	datad => \RAM|ram~1530_combout\,
	combout => \RAM|ram~1531_combout\);

\RAM|ram~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~101_q\);

\RAM|ram~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~93_q\);

\RAM|ram~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~85_q\);

\RAM|ram~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1532_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~93_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~85_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~93_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~85_q\,
	combout => \RAM|ram~1532_combout\);

\RAM|ram~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~109_q\);

\RAM|ram~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1533_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1532_combout\ & ((\RAM|ram~109_q\))) # (!\RAM|ram~1532_combout\ & (\RAM|ram~101_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~101_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1532_combout\,
	datad => \RAM|ram~109_q\,
	combout => \RAM|ram~1533_combout\);

\RAM|ram~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~61_q\);

\RAM|ram~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~69_q\);

\RAM|ram~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~53_q\);

\RAM|ram~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1534_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~69_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~69_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~53_q\,
	combout => \RAM|ram~1534_combout\);

\RAM|ram~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~77_q\);

\RAM|ram~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1535_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1534_combout\ & ((\RAM|ram~77_q\))) # (!\RAM|ram~1534_combout\ & (\RAM|ram~61_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~61_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1534_combout\,
	datad => \RAM|ram~77_q\,
	combout => \RAM|ram~1535_combout\);

\RAM|ram~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~37_q\);

\RAM|ram~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~29_q\);

\RAM|ram~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~21_q\);

\RAM|ram~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1536_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~29_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~21_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~29_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~21_q\,
	combout => \RAM|ram~1536_combout\);

\RAM|ram~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~45_q\);

\RAM|ram~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1537_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1536_combout\ & ((\RAM|ram~45_q\))) # (!\RAM|ram~1536_combout\ & (\RAM|ram~37_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~37_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1536_combout\,
	datad => \RAM|ram~45_q\,
	combout => \RAM|ram~1537_combout\);

\RAM|ram~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1538_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1535_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1537_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1535_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1537_combout\,
	combout => \RAM|ram~1538_combout\);

\RAM|ram~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~125_q\);

\RAM|ram~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~133_q\);

\RAM|ram~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~117_q\);

\RAM|ram~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1539_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~133_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~117_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~133_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~117_q\,
	combout => \RAM|ram~1539_combout\);

\RAM|ram~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~141_q\);

\RAM|ram~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1540_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1539_combout\ & ((\RAM|ram~141_q\))) # (!\RAM|ram~1539_combout\ & (\RAM|ram~125_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~125_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1539_combout\,
	datad => \RAM|ram~141_q\,
	combout => \RAM|ram~1540_combout\);

\RAM|ram~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1541_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1538_combout\ & ((\RAM|ram~1540_combout\))) # (!\RAM|ram~1538_combout\ & (\RAM|ram~1533_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1533_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1538_combout\,
	datad => \RAM|ram~1540_combout\,
	combout => \RAM|ram~1541_combout\);

\RAM|ram~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1542_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (((\Processador|FD|ULA|Add0~4_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & ((\Processador|FD|ULA|Add0~4_combout\ & (\RAM|ram~1531_combout\)) # (!\Processador|FD|ULA|Add0~4_combout\ 
-- & ((\RAM|ram~1541_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1531_combout\,
	datac => \Processador|FD|ULA|Add0~4_combout\,
	datad => \RAM|ram~1541_combout\,
	combout => \RAM|ram~1542_combout\);

\RAM|ram~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~445_q\);

\RAM|ram~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~477_q\);

\RAM|ram~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~413_q\);

\RAM|ram~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1543_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~477_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~413_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~477_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~413_q\,
	combout => \RAM|ram~1543_combout\);

\RAM|ram~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~509_q\);

\RAM|ram~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1544_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1543_combout\ & ((\RAM|ram~509_q\))) # (!\RAM|ram~1543_combout\ & (\RAM|ram~445_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~445_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1543_combout\,
	datad => \RAM|ram~509_q\,
	combout => \RAM|ram~1544_combout\);

\RAM|ram~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~485_q\);

\RAM|ram~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~453_q\);

\RAM|ram~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~421_q\);

\RAM|ram~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1545_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~453_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~421_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~453_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~421_q\,
	combout => \RAM|ram~1545_combout\);

\RAM|ram~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~517_q\);

\RAM|ram~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1546_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1545_combout\ & ((\RAM|ram~517_q\))) # (!\RAM|ram~1545_combout\ & (\RAM|ram~485_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~485_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1545_combout\,
	datad => \RAM|ram~517_q\,
	combout => \RAM|ram~1546_combout\);

\RAM|ram~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~469_q\);

\RAM|ram~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~437_q\);

\RAM|ram~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~405_q\);

\RAM|ram~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1547_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~437_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~405_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~437_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~405_q\,
	combout => \RAM|ram~1547_combout\);

\RAM|ram~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~501_q\);

\RAM|ram~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1548_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1547_combout\ & ((\RAM|ram~501_q\))) # (!\RAM|ram~1547_combout\ & (\RAM|ram~469_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~469_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1547_combout\,
	datad => \RAM|ram~501_q\,
	combout => \RAM|ram~1548_combout\);

\RAM|ram~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1549_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1546_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1548_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1546_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1548_combout\,
	combout => \RAM|ram~1549_combout\);

\RAM|ram~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~461_q\);

\RAM|ram~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~493_q\);

\RAM|ram~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~429_q\);

\RAM|ram~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1550_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~493_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~429_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~493_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~429_q\,
	combout => \RAM|ram~1550_combout\);

\RAM|ram~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \RAM|ram~1878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~525_q\);

\RAM|ram~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1551_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1550_combout\ & ((\RAM|ram~525_q\))) # (!\RAM|ram~1550_combout\ & (\RAM|ram~461_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~461_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1550_combout\,
	datad => \RAM|ram~525_q\,
	combout => \RAM|ram~1551_combout\);

\RAM|ram~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1552_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1549_combout\ & ((\RAM|ram~1551_combout\))) # (!\RAM|ram~1549_combout\ & (\RAM|ram~1544_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1544_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1549_combout\,
	datad => \RAM|ram~1551_combout\,
	combout => \RAM|ram~1552_combout\);

\RAM|ram~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1553_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & ((\RAM|ram~1542_combout\ & ((\RAM|ram~1552_combout\))) # (!\RAM|ram~1542_combout\ & (\RAM|ram~1521_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & (((\RAM|ram~1542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1521_combout\,
	datab => \Processador|FD|ULA|Add0~5_combout\,
	datac => \RAM|ram~1542_combout\,
	datad => \RAM|ram~1552_combout\,
	combout => \RAM|ram~1553_combout\);

\RAM|ram~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1554_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|ram~1511_combout\)) # (!\Processador|FD|ULA|Add0~6_combout\ & ((\RAM|ram~1553_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1511_combout\,
	datab => \RAM|ram~1553_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \RAM|ram~1554_combout\);

\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

\Processador|FD|Banco_Regs|registrador[1][5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|registrador[1][5]~5_combout\ = (\decodificador|habilita\(1) & ((\SW[5]~input_o\))) # (!\decodificador|habilita\(1) & (\RAM|ram~1554_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1554_combout\,
	datab => \SW[5]~input_o\,
	datad => \decodificador|habilita\(1),
	combout => \Processador|FD|Banco_Regs|registrador[1][5]~5_combout\);

\Processador|FD|Banco_Regs|registrador[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|registrador[1][5]~5_combout\,
	asdata => \Processador|FD|ULA|Add0~5_combout\,
	sload => \Processador|UC|ALT_INV_Equal2~1_combout\,
	ena => \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|Banco_Regs|registrador[1][5]~q\);

\Processador|FD|Banco_Regs|saidaA[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaA[5]~5_combout\ = (\Processador|FD|ROM|memROM~9_combout\ & (\Processador|FD|Banco_Regs|registrador[1][5]~q\ & !\Processador|FD|PC|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~9_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][5]~q\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|Banco_Regs|saidaA[5]~5_combout\);

\Processador|FD|ULA|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|Add0~5_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & (\Processador|FD|ULA|soma[5]~10_combout\)) # (!\Processador|FD|ULA|saida[3]~0_combout\ & ((\Processador|FD|Banco_Regs|saidaA[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[5]~10_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[5]~5_combout\,
	datad => \Processador|FD|ULA|saida[3]~0_combout\,
	combout => \Processador|FD|ULA|Add0~5_combout\);

\RAM|ram~1762\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1762_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|process_0~0_combout\ & !\Processador|FD|ULA|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \Processador|FD|ULA|Add0~6_combout\,
	datac => \RAM|process_0~0_combout\,
	datad => \Processador|FD|ULA|Add0~4_combout\,
	combout => \RAM|ram~1762_combout\);

\RAM|ram~1763\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1763_combout\ = (\RAM|ram~1729_combout\ & \RAM|ram~1762_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1729_combout\,
	datab => \RAM|ram~1762_combout\,
	combout => \RAM|ram~1763_combout\);

\RAM|ram~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~835_q\);

\RAM|ram~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~827_q\);

\RAM|ram~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~819_q\);

\RAM|ram~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1309_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~827_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~819_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~827_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~819_q\,
	combout => \RAM|ram~1309_combout\);

\RAM|ram~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~843_q\);

\RAM|ram~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1310_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1309_combout\ & ((\RAM|ram~843_q\))) # (!\RAM|ram~1309_combout\ & (\RAM|ram~835_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~835_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1309_combout\,
	datad => \RAM|ram~843_q\,
	combout => \RAM|ram~1310_combout\);

\RAM|ram~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~859_q\);

\RAM|ram~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~867_q\);

\RAM|ram~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~851_q\);

\RAM|ram~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1311_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~867_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~851_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~867_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~851_q\,
	combout => \RAM|ram~1311_combout\);

\RAM|ram~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~875_q\);

\RAM|ram~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1312_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1311_combout\ & ((\RAM|ram~875_q\))) # (!\RAM|ram~1311_combout\ & (\RAM|ram~859_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~859_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1311_combout\,
	datad => \RAM|ram~875_q\,
	combout => \RAM|ram~1312_combout\);

\RAM|ram~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~795_q\);

\RAM|ram~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~803_q\);

\RAM|ram~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~787_q\);

\RAM|ram~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1313_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~803_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~787_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~803_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~787_q\,
	combout => \RAM|ram~1313_combout\);

\RAM|ram~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~811_q\);

\RAM|ram~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1314_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1313_combout\ & ((\RAM|ram~811_q\))) # (!\RAM|ram~1313_combout\ & (\RAM|ram~795_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~795_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1313_combout\,
	datad => \RAM|ram~811_q\,
	combout => \RAM|ram~1314_combout\);

\RAM|ram~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1315_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1312_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1314_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1312_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1314_combout\,
	combout => \RAM|ram~1315_combout\);

\RAM|ram~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~899_q\);

\RAM|ram~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~891_q\);

\RAM|ram~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~883_q\);

\RAM|ram~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1316_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~891_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~883_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~891_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~883_q\,
	combout => \RAM|ram~1316_combout\);

\RAM|ram~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~907_q\);

\RAM|ram~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1317_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1316_combout\ & ((\RAM|ram~907_q\))) # (!\RAM|ram~1316_combout\ & (\RAM|ram~899_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~899_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1316_combout\,
	datad => \RAM|ram~907_q\,
	combout => \RAM|ram~1317_combout\);

\RAM|ram~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1318_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1315_combout\ & ((\RAM|ram~1317_combout\))) # (!\RAM|ram~1315_combout\ & (\RAM|ram~1310_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1310_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1315_combout\,
	datad => \RAM|ram~1317_combout\,
	combout => \RAM|ram~1318_combout\);

\RAM|ram~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~611_q\);

\RAM|ram~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~603_q\);

\RAM|ram~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~595_q\);

\RAM|ram~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1319_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~603_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~595_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~603_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~595_q\,
	combout => \RAM|ram~1319_combout\);

\RAM|ram~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~619_q\);

\RAM|ram~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1320_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1319_combout\ & ((\RAM|ram~619_q\))) # (!\RAM|ram~1319_combout\ & (\RAM|ram~611_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~611_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1319_combout\,
	datad => \RAM|ram~619_q\,
	combout => \RAM|ram~1320_combout\);

\RAM|ram~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~571_q\);

\RAM|ram~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~579_q\);

\RAM|ram~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~563_q\);

\RAM|ram~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1321_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~579_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~563_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~579_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~563_q\,
	combout => \RAM|ram~1321_combout\);

\RAM|ram~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~587_q\);

\RAM|ram~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1322_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1321_combout\ & ((\RAM|ram~587_q\))) # (!\RAM|ram~1321_combout\ & (\RAM|ram~571_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~571_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1321_combout\,
	datad => \RAM|ram~587_q\,
	combout => \RAM|ram~1322_combout\);

\RAM|ram~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~547_q\);

\RAM|ram~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~539_q\);

\RAM|ram~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~531_q\);

\RAM|ram~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1323_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~539_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~531_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~539_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~531_q\,
	combout => \RAM|ram~1323_combout\);

\RAM|ram~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~555_q\);

\RAM|ram~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1324_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1323_combout\ & ((\RAM|ram~555_q\))) # (!\RAM|ram~1323_combout\ & (\RAM|ram~547_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~547_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1323_combout\,
	datad => \RAM|ram~555_q\,
	combout => \RAM|ram~1324_combout\);

\RAM|ram~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1325_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1322_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1324_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1322_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1324_combout\,
	combout => \RAM|ram~1325_combout\);

\RAM|ram~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~635_q\);

\RAM|ram~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~643_q\);

\RAM|ram~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~627_q\);

\RAM|ram~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1326_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~643_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~643_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~627_q\,
	combout => \RAM|ram~1326_combout\);

\RAM|ram~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~651_q\);

\RAM|ram~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1327_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1326_combout\ & ((\RAM|ram~651_q\))) # (!\RAM|ram~1326_combout\ & (\RAM|ram~635_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~635_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1326_combout\,
	datad => \RAM|ram~651_q\,
	combout => \RAM|ram~1327_combout\);

\RAM|ram~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1328_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1325_combout\ & ((\RAM|ram~1327_combout\))) # (!\RAM|ram~1325_combout\ & (\RAM|ram~1320_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1320_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1325_combout\,
	datad => \RAM|ram~1327_combout\,
	combout => \RAM|ram~1328_combout\);

\RAM|ram~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1329_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (((\Processador|FD|ULA|Add0~5_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & ((\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1318_combout\)) # (!\Processador|FD|ULA|Add0~5_combout\ 
-- & ((\RAM|ram~1328_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \RAM|ram~1318_combout\,
	datac => \Processador|FD|ULA|Add0~5_combout\,
	datad => \RAM|ram~1328_combout\,
	combout => \RAM|ram~1329_combout\);

\RAM|ram~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~955_q\);

\RAM|ram~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~987_q\);

\RAM|ram~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~923_q\);

\RAM|ram~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1330_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~987_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~923_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~987_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~923_q\,
	combout => \RAM|ram~1330_combout\);

\RAM|ram~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1019_q\);

\RAM|ram~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1331_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1330_combout\ & ((\RAM|ram~1019_q\))) # (!\RAM|ram~1330_combout\ & (\RAM|ram~955_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~955_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1330_combout\,
	datad => \RAM|ram~1019_q\,
	combout => \RAM|ram~1331_combout\);

\RAM|ram~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~995_q\);

\RAM|ram~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~963_q\);

\RAM|ram~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~931_q\);

\RAM|ram~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1332_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~963_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~931_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~963_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~931_q\,
	combout => \RAM|ram~1332_combout\);

\RAM|ram~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1027_q\);

\RAM|ram~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1333_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1332_combout\ & ((\RAM|ram~1027_q\))) # (!\RAM|ram~1332_combout\ & (\RAM|ram~995_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~995_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1332_combout\,
	datad => \RAM|ram~1027_q\,
	combout => \RAM|ram~1333_combout\);

\RAM|ram~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~979_q\);

\RAM|ram~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~947_q\);

\RAM|ram~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~915_q\);

\RAM|ram~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1334_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~947_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~915_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~947_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~915_q\,
	combout => \RAM|ram~1334_combout\);

\RAM|ram~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1011_q\);

\RAM|ram~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1335_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1334_combout\ & ((\RAM|ram~1011_q\))) # (!\RAM|ram~1334_combout\ & (\RAM|ram~979_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~979_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1334_combout\,
	datad => \RAM|ram~1011_q\,
	combout => \RAM|ram~1335_combout\);

\RAM|ram~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1336_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1333_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1335_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1333_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1335_combout\,
	combout => \RAM|ram~1336_combout\);

\RAM|ram~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~971_q\);

\RAM|ram~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1003_q\);

\RAM|ram~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~939_q\);

\RAM|ram~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1337_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1003_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~939_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1003_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~939_q\,
	combout => \RAM|ram~1337_combout\);

\RAM|ram~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1035_q\);

\RAM|ram~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1338_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1337_combout\ & ((\RAM|ram~1035_q\))) # (!\RAM|ram~1337_combout\ & (\RAM|ram~971_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~971_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1337_combout\,
	datad => \RAM|ram~1035_q\,
	combout => \RAM|ram~1338_combout\);

\RAM|ram~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1339_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1336_combout\ & ((\RAM|ram~1338_combout\))) # (!\RAM|ram~1336_combout\ & (\RAM|ram~1331_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1331_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1336_combout\,
	datad => \RAM|ram~1338_combout\,
	combout => \RAM|ram~1339_combout\);

\RAM|ram~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1340_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & ((\RAM|ram~1329_combout\ & ((\RAM|ram~1339_combout\))) # (!\RAM|ram~1329_combout\ & (\RAM|ram~1308_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & (((\RAM|ram~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1308_combout\,
	datab => \Processador|FD|ULA|Add0~4_combout\,
	datac => \RAM|ram~1329_combout\,
	datad => \RAM|ram~1339_combout\,
	combout => \RAM|ram~1340_combout\);

\RAM|ram~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~323_q\);

\RAM|ram~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~315_q\);

\RAM|ram~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~307_q\);

\RAM|ram~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1341_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~315_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~315_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~307_q\,
	combout => \RAM|ram~1341_combout\);

\RAM|ram~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~331_q\);

\RAM|ram~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1342_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1341_combout\ & ((\RAM|ram~331_q\))) # (!\RAM|ram~1341_combout\ & (\RAM|ram~323_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~323_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1341_combout\,
	datad => \RAM|ram~331_q\,
	combout => \RAM|ram~1342_combout\);

\RAM|ram~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~347_q\);

\RAM|ram~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~355_q\);

\RAM|ram~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~339_q\);

\RAM|ram~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1343_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~355_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~339_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~355_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~339_q\,
	combout => \RAM|ram~1343_combout\);

\RAM|ram~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~363_q\);

\RAM|ram~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1344_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1343_combout\ & ((\RAM|ram~363_q\))) # (!\RAM|ram~1343_combout\ & (\RAM|ram~347_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~347_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1343_combout\,
	datad => \RAM|ram~363_q\,
	combout => \RAM|ram~1344_combout\);

\RAM|ram~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~283_q\);

\RAM|ram~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~291_q\);

\RAM|ram~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~275_q\);

\RAM|ram~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1345_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~291_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~275_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~291_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~275_q\,
	combout => \RAM|ram~1345_combout\);

\RAM|ram~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~299_q\);

\RAM|ram~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1346_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1345_combout\ & ((\RAM|ram~299_q\))) # (!\RAM|ram~1345_combout\ & (\RAM|ram~283_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~283_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1345_combout\,
	datad => \RAM|ram~299_q\,
	combout => \RAM|ram~1346_combout\);

\RAM|ram~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1347_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1344_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1346_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1344_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1346_combout\,
	combout => \RAM|ram~1347_combout\);

\RAM|ram~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~387_q\);

\RAM|ram~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~379_q\);

\RAM|ram~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~371_q\);

\RAM|ram~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1348_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~379_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~371_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~379_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~371_q\,
	combout => \RAM|ram~1348_combout\);

\RAM|ram~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~395_q\);

\RAM|ram~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1349_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1348_combout\ & ((\RAM|ram~395_q\))) # (!\RAM|ram~1348_combout\ & (\RAM|ram~387_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~387_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1348_combout\,
	datad => \RAM|ram~395_q\,
	combout => \RAM|ram~1349_combout\);

\RAM|ram~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1350_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1347_combout\ & ((\RAM|ram~1349_combout\))) # (!\RAM|ram~1347_combout\ & (\RAM|ram~1342_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1342_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1347_combout\,
	datad => \RAM|ram~1349_combout\,
	combout => \RAM|ram~1350_combout\);

\RAM|ram~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~99_q\);

\RAM|ram~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~91_q\);

\RAM|ram~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~83_q\);

\RAM|ram~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1351_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~91_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~83_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~91_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~83_q\,
	combout => \RAM|ram~1351_combout\);

\RAM|ram~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~107_q\);

\RAM|ram~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1352_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1351_combout\ & ((\RAM|ram~107_q\))) # (!\RAM|ram~1351_combout\ & (\RAM|ram~99_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~99_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1351_combout\,
	datad => \RAM|ram~107_q\,
	combout => \RAM|ram~1352_combout\);

\RAM|ram~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~59_q\);

\RAM|ram~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~67_q\);

\RAM|ram~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~51_q\);

\RAM|ram~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1353_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~67_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~67_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~51_q\,
	combout => \RAM|ram~1353_combout\);

\RAM|ram~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~75_q\);

\RAM|ram~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1354_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1353_combout\ & ((\RAM|ram~75_q\))) # (!\RAM|ram~1353_combout\ & (\RAM|ram~59_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~59_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1353_combout\,
	datad => \RAM|ram~75_q\,
	combout => \RAM|ram~1354_combout\);

\RAM|ram~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~35_q\);

\RAM|ram~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~27_q\);

\RAM|ram~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~19_q\);

\RAM|ram~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1355_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~27_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~19_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~27_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~19_q\,
	combout => \RAM|ram~1355_combout\);

\RAM|ram~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~43_q\);

\RAM|ram~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1356_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1355_combout\ & ((\RAM|ram~43_q\))) # (!\RAM|ram~1355_combout\ & (\RAM|ram~35_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~35_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1355_combout\,
	datad => \RAM|ram~43_q\,
	combout => \RAM|ram~1356_combout\);

\RAM|ram~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1357_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1354_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1356_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1354_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1356_combout\,
	combout => \RAM|ram~1357_combout\);

\RAM|ram~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~123_q\);

\RAM|ram~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~131_q\);

\RAM|ram~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~115_q\);

\RAM|ram~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1358_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~131_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~115_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~131_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~115_q\,
	combout => \RAM|ram~1358_combout\);

\RAM|ram~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~139_q\);

\RAM|ram~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1359_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1358_combout\ & ((\RAM|ram~139_q\))) # (!\RAM|ram~1358_combout\ & (\RAM|ram~123_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~123_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1358_combout\,
	datad => \RAM|ram~139_q\,
	combout => \RAM|ram~1359_combout\);

\RAM|ram~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1360_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1357_combout\ & ((\RAM|ram~1359_combout\))) # (!\RAM|ram~1357_combout\ & (\RAM|ram~1352_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1352_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1357_combout\,
	datad => \RAM|ram~1359_combout\,
	combout => \RAM|ram~1360_combout\);

\RAM|ram~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~235_q\);

\RAM|ram~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~203_q\);

\RAM|ram~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~171_q\);

\RAM|ram~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1361_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~203_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~171_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~203_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~171_q\,
	combout => \RAM|ram~1361_combout\);

\RAM|ram~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~267_q\);

\RAM|ram~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1362_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1361_combout\ & ((\RAM|ram~267_q\))) # (!\RAM|ram~1361_combout\ & (\RAM|ram~235_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~235_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1361_combout\,
	datad => \RAM|ram~267_q\,
	combout => \RAM|ram~1362_combout\);

\RAM|ram~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~211_q\);

\RAM|ram~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~147_q\);

\RAM|ram~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1363_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~211_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~147_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~211_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~147_q\,
	combout => \RAM|ram~1363_combout\);

\RAM|ram~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~243_q\);

\RAM|ram~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~179_q\);

\RAM|ram~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1364_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1363_combout\ & (\RAM|ram~243_q\)) # (!\RAM|ram~1363_combout\ & ((\RAM|ram~179_q\))))) # (!\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1363_combout\,
	datac => \RAM|ram~243_q\,
	datad => \RAM|ram~179_q\,
	combout => \RAM|ram~1364_combout\);

\RAM|ram~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1365_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1362_combout\ & (\Processador|FD|ULA|Add0~0_combout\))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((!\Processador|FD|ULA|Add0~0_combout\ & \RAM|ram~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1362_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1364_combout\,
	combout => \RAM|ram~1365_combout\);

\RAM|ram~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~195_q\);

\RAM|ram~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~227_q\);

\RAM|ram~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~163_q\);

\RAM|ram~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1366_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~227_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~163_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~227_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~163_q\,
	combout => \RAM|ram~1366_combout\);

\RAM|ram~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~259_q\);

\RAM|ram~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1367_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1366_combout\ & ((\RAM|ram~259_q\))) # (!\RAM|ram~1366_combout\ & (\RAM|ram~195_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~195_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1366_combout\,
	datad => \RAM|ram~259_q\,
	combout => \RAM|ram~1367_combout\);

\RAM|ram~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~219_q\);

\RAM|ram~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~155_q\);

\RAM|ram~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~251_q\);

\RAM|ram~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~187_q\);

\RAM|ram~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1368_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~251_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~187_q\))))) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- (((\Processador|FD|ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~251_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~187_q\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1368_combout\);

\RAM|ram~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1369_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1368_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1368_combout\ & (\RAM|ram~219_q\)) # (!\RAM|ram~1368_combout\ & ((\RAM|ram~155_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~219_q\,
	datab => \RAM|ram~155_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1368_combout\,
	combout => \RAM|ram~1369_combout\);

\RAM|ram~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1370_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1367_combout\ & ((!\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1369_combout\ & \Processador|FD|ULA|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1367_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1369_combout\,
	datad => \Processador|FD|ULA|Add0~0_combout\,
	combout => \RAM|ram~1370_combout\);

\RAM|ram~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1371_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (\Processador|FD|ULA|Add0~4_combout\)) # (!\Processador|FD|ULA|Add0~5_combout\ & ((\RAM|ram~1370_combout\) # (!\Processador|FD|ULA|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \Processador|FD|ULA|Add0~4_combout\,
	datac => \RAM|ram~1370_combout\,
	combout => \RAM|ram~1371_combout\);

\RAM|ram~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1372_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (((\RAM|ram~1365_combout\) # (\RAM|ram~1371_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & (\RAM|ram~1360_combout\ & ((\RAM|ram~1371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \RAM|ram~1360_combout\,
	datac => \RAM|ram~1365_combout\,
	datad => \RAM|ram~1371_combout\,
	combout => \RAM|ram~1372_combout\);

\RAM|ram~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~443_q\);

\RAM|ram~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~475_q\);

\RAM|ram~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~411_q\);

\RAM|ram~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1373_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~475_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~411_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~475_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~411_q\,
	combout => \RAM|ram~1373_combout\);

\RAM|ram~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~507_q\);

\RAM|ram~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1374_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1373_combout\ & ((\RAM|ram~507_q\))) # (!\RAM|ram~1373_combout\ & (\RAM|ram~443_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~443_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1373_combout\,
	datad => \RAM|ram~507_q\,
	combout => \RAM|ram~1374_combout\);

\RAM|ram~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~483_q\);

\RAM|ram~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~451_q\);

\RAM|ram~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~419_q\);

\RAM|ram~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1375_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~451_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~419_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~451_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~419_q\,
	combout => \RAM|ram~1375_combout\);

\RAM|ram~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~515_q\);

\RAM|ram~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1376_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1375_combout\ & ((\RAM|ram~515_q\))) # (!\RAM|ram~1375_combout\ & (\RAM|ram~483_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~483_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1375_combout\,
	datad => \RAM|ram~515_q\,
	combout => \RAM|ram~1376_combout\);

\RAM|ram~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~467_q\);

\RAM|ram~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~435_q\);

\RAM|ram~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~403_q\);

\RAM|ram~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1377_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~435_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~403_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~435_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~403_q\,
	combout => \RAM|ram~1377_combout\);

\RAM|ram~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~499_q\);

\RAM|ram~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1378_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1377_combout\ & ((\RAM|ram~499_q\))) # (!\RAM|ram~1377_combout\ & (\RAM|ram~467_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~467_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1377_combout\,
	datad => \RAM|ram~499_q\,
	combout => \RAM|ram~1378_combout\);

\RAM|ram~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1379_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1376_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1378_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1376_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1378_combout\,
	combout => \RAM|ram~1379_combout\);

\RAM|ram~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~459_q\);

\RAM|ram~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~491_q\);

\RAM|ram~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~427_q\);

\RAM|ram~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1380_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~491_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~427_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~491_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~427_q\,
	combout => \RAM|ram~1380_combout\);

\RAM|ram~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \RAM|ram~1878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~523_q\);

\RAM|ram~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1381_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1380_combout\ & ((\RAM|ram~523_q\))) # (!\RAM|ram~1380_combout\ & (\RAM|ram~459_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~459_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1380_combout\,
	datad => \RAM|ram~523_q\,
	combout => \RAM|ram~1381_combout\);

\RAM|ram~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1382_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1379_combout\ & ((\RAM|ram~1381_combout\))) # (!\RAM|ram~1379_combout\ & (\RAM|ram~1374_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1374_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1379_combout\,
	datad => \RAM|ram~1381_combout\,
	combout => \RAM|ram~1382_combout\);

\RAM|ram~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1383_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & ((\RAM|ram~1372_combout\ & ((\RAM|ram~1382_combout\))) # (!\RAM|ram~1372_combout\ & (\RAM|ram~1350_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & (((\RAM|ram~1372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1350_combout\,
	datab => \Processador|FD|ULA|Add0~5_combout\,
	datac => \RAM|ram~1372_combout\,
	datad => \RAM|ram~1382_combout\,
	combout => \RAM|ram~1383_combout\);

\RAM|ram~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1384_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|ram~1340_combout\)) # (!\Processador|FD|ULA|Add0~6_combout\ & ((\RAM|ram~1383_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1340_combout\,
	datab => \RAM|ram~1383_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \RAM|ram~1384_combout\);

\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

\Processador|FD|Banco_Regs|registrador[1][3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|registrador[1][3]~3_combout\ = (\decodificador|habilita\(1) & ((\SW[3]~input_o\))) # (!\decodificador|habilita\(1) & (\RAM|ram~1384_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1384_combout\,
	datab => \SW[3]~input_o\,
	datad => \decodificador|habilita\(1),
	combout => \Processador|FD|Banco_Regs|registrador[1][3]~3_combout\);

\Processador|FD|Banco_Regs|registrador[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|registrador[1][3]~3_combout\,
	asdata => \Processador|FD|ULA|Add0~3_combout\,
	sload => \Processador|UC|ALT_INV_Equal2~1_combout\,
	ena => \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|Banco_Regs|registrador[1][3]~q\);

\Processador|FD|Banco_Regs|saidaA[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaA[3]~3_combout\ = (\Processador|FD|ROM|memROM~9_combout\ & (\Processador|FD|Banco_Regs|registrador[1][3]~q\ & !\Processador|FD|PC|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~9_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][3]~q\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|Banco_Regs|saidaA[3]~3_combout\);

\Processador|FD|ULA|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|Add0~3_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & (\Processador|FD|ULA|soma[3]~6_combout\)) # (!\Processador|FD|ULA|saida[3]~0_combout\ & ((\Processador|FD|Banco_Regs|saidaA[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[3]~6_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[3]~3_combout\,
	datad => \Processador|FD|ULA|saida[3]~0_combout\,
	combout => \Processador|FD|ULA|Add0~3_combout\);

\RAM|ram~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~676_q\);

\RAM|ram~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1385_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~740_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~676_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~740_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~676_q\,
	combout => \RAM|ram~1385_combout\);

\RAM|ram~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~772_q\);

\RAM|ram~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1386_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1385_combout\ & ((\RAM|ram~772_q\))) # (!\RAM|ram~1385_combout\ & (\RAM|ram~708_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~708_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1385_combout\,
	datad => \RAM|ram~772_q\,
	combout => \RAM|ram~1386_combout\);

\RAM|ram~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~732_q\);

\RAM|ram~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~700_q\);

\RAM|ram~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~668_q\);

\RAM|ram~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1387_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~700_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~668_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~700_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~668_q\,
	combout => \RAM|ram~1387_combout\);

\RAM|ram~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~764_q\);

\RAM|ram~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1388_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1387_combout\ & ((\RAM|ram~764_q\))) # (!\RAM|ram~1387_combout\ & (\RAM|ram~732_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~732_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1387_combout\,
	datad => \RAM|ram~764_q\,
	combout => \RAM|ram~1388_combout\);

\RAM|ram~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~692_q\);

\RAM|ram~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~724_q\);

\RAM|ram~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~660_q\);

\RAM|ram~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1389_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~724_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~724_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~660_q\,
	combout => \RAM|ram~1389_combout\);

\RAM|ram~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~756_q\);

\RAM|ram~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1390_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1389_combout\ & ((\RAM|ram~756_q\))) # (!\RAM|ram~1389_combout\ & (\RAM|ram~692_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~692_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1389_combout\,
	datad => \RAM|ram~756_q\,
	combout => \RAM|ram~1390_combout\);

\RAM|ram~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1391_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1388_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1390_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1388_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1390_combout\,
	combout => \RAM|ram~1391_combout\);

\RAM|ram~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~748_q\);

\RAM|ram~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~716_q\);

\RAM|ram~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~684_q\);

\RAM|ram~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1392_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~716_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~684_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~716_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~684_q\,
	combout => \RAM|ram~1392_combout\);

\RAM|ram~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~780_q\);

\RAM|ram~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1393_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1392_combout\ & ((\RAM|ram~780_q\))) # (!\RAM|ram~1392_combout\ & (\RAM|ram~748_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~748_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1392_combout\,
	datad => \RAM|ram~780_q\,
	combout => \RAM|ram~1393_combout\);

\RAM|ram~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1394_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1391_combout\ & ((\RAM|ram~1393_combout\))) # (!\RAM|ram~1391_combout\ & (\RAM|ram~1386_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1386_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1391_combout\,
	datad => \RAM|ram~1393_combout\,
	combout => \RAM|ram~1394_combout\);

\RAM|ram~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~836_q\);

\RAM|ram~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~828_q\);

\RAM|ram~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~820_q\);

\RAM|ram~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1395_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~828_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~820_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~828_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~820_q\,
	combout => \RAM|ram~1395_combout\);

\RAM|ram~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~844_q\);

\RAM|ram~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1396_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1395_combout\ & ((\RAM|ram~844_q\))) # (!\RAM|ram~1395_combout\ & (\RAM|ram~836_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~836_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1395_combout\,
	datad => \RAM|ram~844_q\,
	combout => \RAM|ram~1396_combout\);

\RAM|ram~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~860_q\);

\RAM|ram~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~868_q\);

\RAM|ram~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~852_q\);

\RAM|ram~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1397_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~868_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~852_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~868_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~852_q\,
	combout => \RAM|ram~1397_combout\);

\RAM|ram~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~876_q\);

\RAM|ram~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1398_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1397_combout\ & ((\RAM|ram~876_q\))) # (!\RAM|ram~1397_combout\ & (\RAM|ram~860_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~860_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1397_combout\,
	datad => \RAM|ram~876_q\,
	combout => \RAM|ram~1398_combout\);

\RAM|ram~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~796_q\);

\RAM|ram~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~804_q\);

\RAM|ram~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~788_q\);

\RAM|ram~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1399_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~804_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~788_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~804_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~788_q\,
	combout => \RAM|ram~1399_combout\);

\RAM|ram~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~812_q\);

\RAM|ram~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1400_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1399_combout\ & ((\RAM|ram~812_q\))) # (!\RAM|ram~1399_combout\ & (\RAM|ram~796_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~796_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1399_combout\,
	datad => \RAM|ram~812_q\,
	combout => \RAM|ram~1400_combout\);

\RAM|ram~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1401_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1398_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1400_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1398_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1400_combout\,
	combout => \RAM|ram~1401_combout\);

\RAM|ram~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~900_q\);

\RAM|ram~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~892_q\);

\RAM|ram~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~884_q\);

\RAM|ram~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1402_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~892_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~884_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~892_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~884_q\,
	combout => \RAM|ram~1402_combout\);

\RAM|ram~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~908_q\);

\RAM|ram~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1403_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1402_combout\ & ((\RAM|ram~908_q\))) # (!\RAM|ram~1402_combout\ & (\RAM|ram~900_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~900_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1402_combout\,
	datad => \RAM|ram~908_q\,
	combout => \RAM|ram~1403_combout\);

\RAM|ram~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1404_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1401_combout\ & ((\RAM|ram~1403_combout\))) # (!\RAM|ram~1401_combout\ & (\RAM|ram~1396_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1396_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1401_combout\,
	datad => \RAM|ram~1403_combout\,
	combout => \RAM|ram~1404_combout\);

\RAM|ram~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~612_q\);

\RAM|ram~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~604_q\);

\RAM|ram~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~596_q\);

\RAM|ram~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1405_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~604_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~596_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~604_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~596_q\,
	combout => \RAM|ram~1405_combout\);

\RAM|ram~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~620_q\);

\RAM|ram~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1406_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1405_combout\ & ((\RAM|ram~620_q\))) # (!\RAM|ram~1405_combout\ & (\RAM|ram~612_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~612_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1405_combout\,
	datad => \RAM|ram~620_q\,
	combout => \RAM|ram~1406_combout\);

\RAM|ram~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~572_q\);

\RAM|ram~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~580_q\);

\RAM|ram~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~564_q\);

\RAM|ram~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1407_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~580_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~564_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~580_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~564_q\,
	combout => \RAM|ram~1407_combout\);

\RAM|ram~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~588_q\);

\RAM|ram~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1408_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1407_combout\ & ((\RAM|ram~588_q\))) # (!\RAM|ram~1407_combout\ & (\RAM|ram~572_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~572_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1407_combout\,
	datad => \RAM|ram~588_q\,
	combout => \RAM|ram~1408_combout\);

\RAM|ram~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~548_q\);

\RAM|ram~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~540_q\);

\RAM|ram~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~532_q\);

\RAM|ram~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1409_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~540_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~532_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~540_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~532_q\,
	combout => \RAM|ram~1409_combout\);

\RAM|ram~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~556_q\);

\RAM|ram~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1410_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1409_combout\ & ((\RAM|ram~556_q\))) # (!\RAM|ram~1409_combout\ & (\RAM|ram~548_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~548_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1409_combout\,
	datad => \RAM|ram~556_q\,
	combout => \RAM|ram~1410_combout\);

\RAM|ram~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1411_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1408_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1410_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1408_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1410_combout\,
	combout => \RAM|ram~1411_combout\);

\RAM|ram~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~636_q\);

\RAM|ram~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~644_q\);

\RAM|ram~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~628_q\);

\RAM|ram~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1412_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~644_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~628_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~644_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~628_q\,
	combout => \RAM|ram~1412_combout\);

\RAM|ram~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~652_q\);

\RAM|ram~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1413_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1412_combout\ & ((\RAM|ram~652_q\))) # (!\RAM|ram~1412_combout\ & (\RAM|ram~636_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~636_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1412_combout\,
	datad => \RAM|ram~652_q\,
	combout => \RAM|ram~1413_combout\);

\RAM|ram~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1414_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1411_combout\ & ((\RAM|ram~1413_combout\))) # (!\RAM|ram~1411_combout\ & (\RAM|ram~1406_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1406_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1411_combout\,
	datad => \RAM|ram~1413_combout\,
	combout => \RAM|ram~1414_combout\);

\RAM|ram~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1415_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (((\Processador|FD|ULA|Add0~5_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & ((\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1404_combout\)) # (!\Processador|FD|ULA|Add0~5_combout\ 
-- & ((\RAM|ram~1414_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \RAM|ram~1404_combout\,
	datac => \Processador|FD|ULA|Add0~5_combout\,
	datad => \RAM|ram~1414_combout\,
	combout => \RAM|ram~1415_combout\);

\RAM|ram~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~956_q\);

\RAM|ram~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~988_q\);

\RAM|ram~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~924_q\);

\RAM|ram~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1416_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~988_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~924_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~988_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~924_q\,
	combout => \RAM|ram~1416_combout\);

\RAM|ram~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1020_q\);

\RAM|ram~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1417_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1416_combout\ & ((\RAM|ram~1020_q\))) # (!\RAM|ram~1416_combout\ & (\RAM|ram~956_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~956_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1416_combout\,
	datad => \RAM|ram~1020_q\,
	combout => \RAM|ram~1417_combout\);

\RAM|ram~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~996_q\);

\RAM|ram~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~964_q\);

\RAM|ram~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~932_q\);

\RAM|ram~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1418_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~964_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~932_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~964_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~932_q\,
	combout => \RAM|ram~1418_combout\);

\RAM|ram~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1028_q\);

\RAM|ram~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1419_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1418_combout\ & ((\RAM|ram~1028_q\))) # (!\RAM|ram~1418_combout\ & (\RAM|ram~996_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~996_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1418_combout\,
	datad => \RAM|ram~1028_q\,
	combout => \RAM|ram~1419_combout\);

\RAM|ram~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~980_q\);

\RAM|ram~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~948_q\);

\RAM|ram~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~916_q\);

\RAM|ram~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1420_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~948_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~916_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~948_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~916_q\,
	combout => \RAM|ram~1420_combout\);

\RAM|ram~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1012_q\);

\RAM|ram~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1421_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1420_combout\ & ((\RAM|ram~1012_q\))) # (!\RAM|ram~1420_combout\ & (\RAM|ram~980_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~980_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1420_combout\,
	datad => \RAM|ram~1012_q\,
	combout => \RAM|ram~1421_combout\);

\RAM|ram~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1422_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1419_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1421_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1419_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1421_combout\,
	combout => \RAM|ram~1422_combout\);

\RAM|ram~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~972_q\);

\RAM|ram~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1004_q\);

\RAM|ram~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~940_q\);

\RAM|ram~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1423_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1004_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~940_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1004_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~940_q\,
	combout => \RAM|ram~1423_combout\);

\RAM|ram~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1036_q\);

\RAM|ram~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1424_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1423_combout\ & ((\RAM|ram~1036_q\))) # (!\RAM|ram~1423_combout\ & (\RAM|ram~972_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~972_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1423_combout\,
	datad => \RAM|ram~1036_q\,
	combout => \RAM|ram~1424_combout\);

\RAM|ram~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1425_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1422_combout\ & ((\RAM|ram~1424_combout\))) # (!\RAM|ram~1422_combout\ & (\RAM|ram~1417_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1417_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1422_combout\,
	datad => \RAM|ram~1424_combout\,
	combout => \RAM|ram~1425_combout\);

\RAM|ram~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1426_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & ((\RAM|ram~1415_combout\ & ((\RAM|ram~1425_combout\))) # (!\RAM|ram~1415_combout\ & (\RAM|ram~1394_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & (((\RAM|ram~1415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1394_combout\,
	datab => \Processador|FD|ULA|Add0~4_combout\,
	datac => \RAM|ram~1415_combout\,
	datad => \RAM|ram~1425_combout\,
	combout => \RAM|ram~1426_combout\);

\RAM|ram~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~324_q\);

\RAM|ram~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~316_q\);

\RAM|ram~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~308_q\);

\RAM|ram~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1427_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~316_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~316_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~308_q\,
	combout => \RAM|ram~1427_combout\);

\RAM|ram~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~332_q\);

\RAM|ram~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1428_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1427_combout\ & ((\RAM|ram~332_q\))) # (!\RAM|ram~1427_combout\ & (\RAM|ram~324_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~324_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1427_combout\,
	datad => \RAM|ram~332_q\,
	combout => \RAM|ram~1428_combout\);

\RAM|ram~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~348_q\);

\RAM|ram~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~356_q\);

\RAM|ram~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~340_q\);

\RAM|ram~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1429_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~356_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~340_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~356_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~340_q\,
	combout => \RAM|ram~1429_combout\);

\RAM|ram~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~364_q\);

\RAM|ram~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1430_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1429_combout\ & ((\RAM|ram~364_q\))) # (!\RAM|ram~1429_combout\ & (\RAM|ram~348_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~348_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1429_combout\,
	datad => \RAM|ram~364_q\,
	combout => \RAM|ram~1430_combout\);

\RAM|ram~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~284_q\);

\RAM|ram~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~292_q\);

\RAM|ram~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~276_q\);

\RAM|ram~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1431_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~292_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~276_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~292_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~276_q\,
	combout => \RAM|ram~1431_combout\);

\RAM|ram~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~300_q\);

\RAM|ram~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1432_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1431_combout\ & ((\RAM|ram~300_q\))) # (!\RAM|ram~1431_combout\ & (\RAM|ram~284_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~284_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1431_combout\,
	datad => \RAM|ram~300_q\,
	combout => \RAM|ram~1432_combout\);

\RAM|ram~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1433_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1430_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1432_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1430_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1432_combout\,
	combout => \RAM|ram~1433_combout\);

\RAM|ram~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~388_q\);

\RAM|ram~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~380_q\);

\RAM|ram~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~372_q\);

\RAM|ram~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1434_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~380_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~372_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~380_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~372_q\,
	combout => \RAM|ram~1434_combout\);

\RAM|ram~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~396_q\);

\RAM|ram~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1435_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1434_combout\ & ((\RAM|ram~396_q\))) # (!\RAM|ram~1434_combout\ & (\RAM|ram~388_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~388_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1434_combout\,
	datad => \RAM|ram~396_q\,
	combout => \RAM|ram~1435_combout\);

\RAM|ram~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1436_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1433_combout\ & ((\RAM|ram~1435_combout\))) # (!\RAM|ram~1433_combout\ & (\RAM|ram~1428_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1428_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1433_combout\,
	datad => \RAM|ram~1435_combout\,
	combout => \RAM|ram~1436_combout\);

\RAM|ram~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~196_q\);

\RAM|ram~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~228_q\);

\RAM|ram~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~164_q\);

\RAM|ram~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1437_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~228_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~164_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~228_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~164_q\,
	combout => \RAM|ram~1437_combout\);

\RAM|ram~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~260_q\);

\RAM|ram~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1438_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1437_combout\ & ((\RAM|ram~260_q\))) # (!\RAM|ram~1437_combout\ & (\RAM|ram~196_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~196_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1437_combout\,
	datad => \RAM|ram~260_q\,
	combout => \RAM|ram~1438_combout\);

\RAM|ram~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~220_q\);

\RAM|ram~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~156_q\);

\RAM|ram~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~252_q\);

\RAM|ram~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~188_q\);

\RAM|ram~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1439_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~252_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~188_q\))))) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- (((\Processador|FD|ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~252_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~188_q\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1439_combout\);

\RAM|ram~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1440_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1439_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1439_combout\ & (\RAM|ram~220_q\)) # (!\RAM|ram~1439_combout\ & ((\RAM|ram~156_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~220_q\,
	datab => \RAM|ram~156_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1439_combout\,
	combout => \RAM|ram~1440_combout\);

\RAM|ram~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~180_q\);

\RAM|ram~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~212_q\);

\RAM|ram~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~148_q\);

\RAM|ram~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1441_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~212_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~148_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~212_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~148_q\,
	combout => \RAM|ram~1441_combout\);

\RAM|ram~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~244_q\);

\RAM|ram~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1442_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1441_combout\ & ((\RAM|ram~244_q\))) # (!\RAM|ram~1441_combout\ & (\RAM|ram~180_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~180_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1441_combout\,
	datad => \RAM|ram~244_q\,
	combout => \RAM|ram~1442_combout\);

\RAM|ram~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1443_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1440_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1442_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1440_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1442_combout\,
	combout => \RAM|ram~1443_combout\);

\RAM|ram~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~236_q\);

\RAM|ram~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~204_q\);

\RAM|ram~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~172_q\);

\RAM|ram~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1444_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~204_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~172_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~204_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~172_q\,
	combout => \RAM|ram~1444_combout\);

\RAM|ram~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~268_q\);

\RAM|ram~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1445_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1444_combout\ & ((\RAM|ram~268_q\))) # (!\RAM|ram~1444_combout\ & (\RAM|ram~236_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~236_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1444_combout\,
	datad => \RAM|ram~268_q\,
	combout => \RAM|ram~1445_combout\);

\RAM|ram~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1446_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1443_combout\ & ((\RAM|ram~1445_combout\))) # (!\RAM|ram~1443_combout\ & (\RAM|ram~1438_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1438_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1443_combout\,
	datad => \RAM|ram~1445_combout\,
	combout => \RAM|ram~1446_combout\);

\RAM|ram~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~100_q\);

\RAM|ram~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~92_q\);

\RAM|ram~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~84_q\);

\RAM|ram~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1447_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~92_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~84_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~92_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~84_q\,
	combout => \RAM|ram~1447_combout\);

\RAM|ram~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~108_q\);

\RAM|ram~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1448_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1447_combout\ & ((\RAM|ram~108_q\))) # (!\RAM|ram~1447_combout\ & (\RAM|ram~100_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~100_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1447_combout\,
	datad => \RAM|ram~108_q\,
	combout => \RAM|ram~1448_combout\);

\RAM|ram~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~60_q\);

\RAM|ram~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~68_q\);

\RAM|ram~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~52_q\);

\RAM|ram~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1449_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~68_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~68_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~52_q\,
	combout => \RAM|ram~1449_combout\);

\RAM|ram~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~76_q\);

\RAM|ram~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1450_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1449_combout\ & ((\RAM|ram~76_q\))) # (!\RAM|ram~1449_combout\ & (\RAM|ram~60_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~60_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1449_combout\,
	datad => \RAM|ram~76_q\,
	combout => \RAM|ram~1450_combout\);

\RAM|ram~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~36_q\);

\RAM|ram~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~28_q\);

\RAM|ram~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~20_q\);

\RAM|ram~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1451_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~28_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~20_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~28_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~20_q\,
	combout => \RAM|ram~1451_combout\);

\RAM|ram~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~44_q\);

\RAM|ram~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1452_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1451_combout\ & ((\RAM|ram~44_q\))) # (!\RAM|ram~1451_combout\ & (\RAM|ram~36_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~36_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1451_combout\,
	datad => \RAM|ram~44_q\,
	combout => \RAM|ram~1452_combout\);

\RAM|ram~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1453_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1450_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1452_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1450_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1452_combout\,
	combout => \RAM|ram~1453_combout\);

\RAM|ram~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~124_q\);

\RAM|ram~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~132_q\);

\RAM|ram~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~116_q\);

\RAM|ram~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1454_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~132_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~116_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~132_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~116_q\,
	combout => \RAM|ram~1454_combout\);

\RAM|ram~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~140_q\);

\RAM|ram~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1455_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1454_combout\ & ((\RAM|ram~140_q\))) # (!\RAM|ram~1454_combout\ & (\RAM|ram~124_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~124_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1454_combout\,
	datad => \RAM|ram~140_q\,
	combout => \RAM|ram~1455_combout\);

\RAM|ram~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1456_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1453_combout\ & ((\RAM|ram~1455_combout\))) # (!\RAM|ram~1453_combout\ & (\RAM|ram~1448_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1448_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1453_combout\,
	datad => \RAM|ram~1455_combout\,
	combout => \RAM|ram~1456_combout\);

\RAM|ram~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1457_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (((\Processador|FD|ULA|Add0~4_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & ((\Processador|FD|ULA|Add0~4_combout\ & (\RAM|ram~1446_combout\)) # (!\Processador|FD|ULA|Add0~4_combout\ 
-- & ((\RAM|ram~1456_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1446_combout\,
	datac => \Processador|FD|ULA|Add0~4_combout\,
	datad => \RAM|ram~1456_combout\,
	combout => \RAM|ram~1457_combout\);

\RAM|ram~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~444_q\);

\RAM|ram~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~476_q\);

\RAM|ram~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~412_q\);

\RAM|ram~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1458_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~476_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~412_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~476_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~412_q\,
	combout => \RAM|ram~1458_combout\);

\RAM|ram~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~508_q\);

\RAM|ram~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1459_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1458_combout\ & ((\RAM|ram~508_q\))) # (!\RAM|ram~1458_combout\ & (\RAM|ram~444_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~444_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1458_combout\,
	datad => \RAM|ram~508_q\,
	combout => \RAM|ram~1459_combout\);

\RAM|ram~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~484_q\);

\RAM|ram~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~452_q\);

\RAM|ram~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~420_q\);

\RAM|ram~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1460_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~452_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~420_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~452_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~420_q\,
	combout => \RAM|ram~1460_combout\);

\RAM|ram~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~516_q\);

\RAM|ram~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1461_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1460_combout\ & ((\RAM|ram~516_q\))) # (!\RAM|ram~1460_combout\ & (\RAM|ram~484_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~484_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1460_combout\,
	datad => \RAM|ram~516_q\,
	combout => \RAM|ram~1461_combout\);

\RAM|ram~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~468_q\);

\RAM|ram~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~436_q\);

\RAM|ram~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~404_q\);

\RAM|ram~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1462_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~436_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~404_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~436_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~404_q\,
	combout => \RAM|ram~1462_combout\);

\RAM|ram~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~500_q\);

\RAM|ram~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1463_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1462_combout\ & ((\RAM|ram~500_q\))) # (!\RAM|ram~1462_combout\ & (\RAM|ram~468_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~468_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1462_combout\,
	datad => \RAM|ram~500_q\,
	combout => \RAM|ram~1463_combout\);

\RAM|ram~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1464_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1461_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1463_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1461_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1463_combout\,
	combout => \RAM|ram~1464_combout\);

\RAM|ram~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~460_q\);

\RAM|ram~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~492_q\);

\RAM|ram~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~428_q\);

\RAM|ram~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1465_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~492_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~428_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~492_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~428_q\,
	combout => \RAM|ram~1465_combout\);

\RAM|ram~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \RAM|ram~1878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~524_q\);

\RAM|ram~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1466_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1465_combout\ & ((\RAM|ram~524_q\))) # (!\RAM|ram~1465_combout\ & (\RAM|ram~460_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~460_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1465_combout\,
	datad => \RAM|ram~524_q\,
	combout => \RAM|ram~1466_combout\);

\RAM|ram~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1467_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1464_combout\ & ((\RAM|ram~1466_combout\))) # (!\RAM|ram~1464_combout\ & (\RAM|ram~1459_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1459_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1464_combout\,
	datad => \RAM|ram~1466_combout\,
	combout => \RAM|ram~1467_combout\);

\RAM|ram~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1468_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & ((\RAM|ram~1457_combout\ & ((\RAM|ram~1467_combout\))) # (!\RAM|ram~1457_combout\ & (\RAM|ram~1436_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & (((\RAM|ram~1457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1436_combout\,
	datab => \Processador|FD|ULA|Add0~5_combout\,
	datac => \RAM|ram~1457_combout\,
	datad => \RAM|ram~1467_combout\,
	combout => \RAM|ram~1468_combout\);

\RAM|ram~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1469_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|ram~1426_combout\)) # (!\Processador|FD|ULA|Add0~6_combout\ & ((\RAM|ram~1468_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1426_combout\,
	datab => \RAM|ram~1468_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \RAM|ram~1469_combout\);

\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

\Processador|FD|Banco_Regs|registrador[1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|registrador[1][4]~4_combout\ = (\decodificador|habilita\(1) & ((\SW[4]~input_o\))) # (!\decodificador|habilita\(1) & (\RAM|ram~1469_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1469_combout\,
	datab => \SW[4]~input_o\,
	datad => \decodificador|habilita\(1),
	combout => \Processador|FD|Banco_Regs|registrador[1][4]~4_combout\);

\Processador|FD|Banco_Regs|registrador[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|registrador[1][4]~4_combout\,
	asdata => \Processador|FD|ULA|Add0~4_combout\,
	sload => \Processador|UC|ALT_INV_Equal2~1_combout\,
	ena => \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|Banco_Regs|registrador[1][4]~q\);

\Processador|FD|Mux2|saida_MUX[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Mux2|saida_MUX[4]~4_combout\ = (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & (\Processador|FD|Banco_Regs|registrador[1][4]~q\ & !\Processador|FD|ROM|memROM~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][4]~q\,
	datad => \Processador|FD|ROM|memROM~7_combout\,
	combout => \Processador|FD|Mux2|saida_MUX[4]~4_combout\);

\Processador|FD|ULA|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|Add0~4_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & (\Processador|FD|ULA|soma[4]~8_combout\)) # (!\Processador|FD|ULA|saida[3]~0_combout\ & ((\Processador|FD|Banco_Regs|saidaA[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[4]~8_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[4]~4_combout\,
	datad => \Processador|FD|ULA|saida[3]~0_combout\,
	combout => \Processador|FD|ULA|Add0~4_combout\);

\RAM|ram~1730\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1730_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|process_0~0_combout\ & !\Processador|FD|ULA|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \Processador|FD|ULA|Add0~6_combout\,
	datac => \RAM|process_0~0_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \RAM|ram~1730_combout\);

\RAM|ram~1733\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1733_combout\ = (\RAM|ram~1730_combout\ & \RAM|ram~1732_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1730_combout\,
	datab => \RAM|ram~1732_combout\,
	combout => \RAM|ram~1733_combout\);

\RAM|ram~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~738_q\);

\RAM|ram~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~674_q\);

\RAM|ram~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1214_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~738_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~674_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~738_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~674_q\,
	combout => \RAM|ram~1214_combout\);

\RAM|ram~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~770_q\);

\RAM|ram~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1215_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1214_combout\ & ((\RAM|ram~770_q\))) # (!\RAM|ram~1214_combout\ & (\RAM|ram~706_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~706_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1214_combout\,
	datad => \RAM|ram~770_q\,
	combout => \RAM|ram~1215_combout\);

\RAM|ram~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~730_q\);

\RAM|ram~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~698_q\);

\RAM|ram~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~666_q\);

\RAM|ram~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1216_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~698_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~666_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~698_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~666_q\,
	combout => \RAM|ram~1216_combout\);

\RAM|ram~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~762_q\);

\RAM|ram~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1217_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1216_combout\ & ((\RAM|ram~762_q\))) # (!\RAM|ram~1216_combout\ & (\RAM|ram~730_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~730_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1216_combout\,
	datad => \RAM|ram~762_q\,
	combout => \RAM|ram~1217_combout\);

\RAM|ram~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~690_q\);

\RAM|ram~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~722_q\);

\RAM|ram~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~658_q\);

\RAM|ram~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1218_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~722_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~722_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~658_q\,
	combout => \RAM|ram~1218_combout\);

\RAM|ram~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~754_q\);

\RAM|ram~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1219_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1218_combout\ & ((\RAM|ram~754_q\))) # (!\RAM|ram~1218_combout\ & (\RAM|ram~690_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~690_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1218_combout\,
	datad => \RAM|ram~754_q\,
	combout => \RAM|ram~1219_combout\);

\RAM|ram~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1220_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1217_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1219_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1217_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1219_combout\,
	combout => \RAM|ram~1220_combout\);

\RAM|ram~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~746_q\);

\RAM|ram~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~714_q\);

\RAM|ram~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~682_q\);

\RAM|ram~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1221_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~714_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~682_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~714_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~682_q\,
	combout => \RAM|ram~1221_combout\);

\RAM|ram~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~778_q\);

\RAM|ram~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1222_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1221_combout\ & ((\RAM|ram~778_q\))) # (!\RAM|ram~1221_combout\ & (\RAM|ram~746_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~746_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1221_combout\,
	datad => \RAM|ram~778_q\,
	combout => \RAM|ram~1222_combout\);

\RAM|ram~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1223_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1220_combout\ & ((\RAM|ram~1222_combout\))) # (!\RAM|ram~1220_combout\ & (\RAM|ram~1215_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1215_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1220_combout\,
	datad => \RAM|ram~1222_combout\,
	combout => \RAM|ram~1223_combout\);

\RAM|ram~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~834_q\);

\RAM|ram~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~826_q\);

\RAM|ram~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~818_q\);

\RAM|ram~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1224_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~826_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~818_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~826_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~818_q\,
	combout => \RAM|ram~1224_combout\);

\RAM|ram~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~842_q\);

\RAM|ram~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1225_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1224_combout\ & ((\RAM|ram~842_q\))) # (!\RAM|ram~1224_combout\ & (\RAM|ram~834_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~834_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1224_combout\,
	datad => \RAM|ram~842_q\,
	combout => \RAM|ram~1225_combout\);

\RAM|ram~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~858_q\);

\RAM|ram~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~866_q\);

\RAM|ram~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~850_q\);

\RAM|ram~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1226_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~866_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~850_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~866_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~850_q\,
	combout => \RAM|ram~1226_combout\);

\RAM|ram~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~874_q\);

\RAM|ram~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1227_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1226_combout\ & ((\RAM|ram~874_q\))) # (!\RAM|ram~1226_combout\ & (\RAM|ram~858_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~858_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1226_combout\,
	datad => \RAM|ram~874_q\,
	combout => \RAM|ram~1227_combout\);

\RAM|ram~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~794_q\);

\RAM|ram~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~802_q\);

\RAM|ram~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~786_q\);

\RAM|ram~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1228_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~802_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~786_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~802_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~786_q\,
	combout => \RAM|ram~1228_combout\);

\RAM|ram~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~810_q\);

\RAM|ram~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1229_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1228_combout\ & ((\RAM|ram~810_q\))) # (!\RAM|ram~1228_combout\ & (\RAM|ram~794_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~794_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1228_combout\,
	datad => \RAM|ram~810_q\,
	combout => \RAM|ram~1229_combout\);

\RAM|ram~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1230_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1227_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1229_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1227_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1229_combout\,
	combout => \RAM|ram~1230_combout\);

\RAM|ram~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~898_q\);

\RAM|ram~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~890_q\);

\RAM|ram~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~882_q\);

\RAM|ram~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1231_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~890_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~882_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~890_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~882_q\,
	combout => \RAM|ram~1231_combout\);

\RAM|ram~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~906_q\);

\RAM|ram~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1232_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1231_combout\ & ((\RAM|ram~906_q\))) # (!\RAM|ram~1231_combout\ & (\RAM|ram~898_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~898_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1231_combout\,
	datad => \RAM|ram~906_q\,
	combout => \RAM|ram~1232_combout\);

\RAM|ram~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1233_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1230_combout\ & ((\RAM|ram~1232_combout\))) # (!\RAM|ram~1230_combout\ & (\RAM|ram~1225_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1225_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1230_combout\,
	datad => \RAM|ram~1232_combout\,
	combout => \RAM|ram~1233_combout\);

\RAM|ram~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~610_q\);

\RAM|ram~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~602_q\);

\RAM|ram~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~594_q\);

\RAM|ram~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1234_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~602_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~602_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~594_q\,
	combout => \RAM|ram~1234_combout\);

\RAM|ram~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~618_q\);

\RAM|ram~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1235_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1234_combout\ & ((\RAM|ram~618_q\))) # (!\RAM|ram~1234_combout\ & (\RAM|ram~610_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~610_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1234_combout\,
	datad => \RAM|ram~618_q\,
	combout => \RAM|ram~1235_combout\);

\RAM|ram~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~570_q\);

\RAM|ram~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~578_q\);

\RAM|ram~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~562_q\);

\RAM|ram~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1236_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~578_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~562_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~578_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~562_q\,
	combout => \RAM|ram~1236_combout\);

\RAM|ram~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~586_q\);

\RAM|ram~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1237_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1236_combout\ & ((\RAM|ram~586_q\))) # (!\RAM|ram~1236_combout\ & (\RAM|ram~570_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~570_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1236_combout\,
	datad => \RAM|ram~586_q\,
	combout => \RAM|ram~1237_combout\);

\RAM|ram~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~546_q\);

\RAM|ram~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~538_q\);

\RAM|ram~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~530_q\);

\RAM|ram~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1238_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~538_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~530_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~538_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~530_q\,
	combout => \RAM|ram~1238_combout\);

\RAM|ram~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~554_q\);

\RAM|ram~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1239_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1238_combout\ & ((\RAM|ram~554_q\))) # (!\RAM|ram~1238_combout\ & (\RAM|ram~546_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~546_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1238_combout\,
	datad => \RAM|ram~554_q\,
	combout => \RAM|ram~1239_combout\);

\RAM|ram~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1240_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1237_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1239_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1237_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1239_combout\,
	combout => \RAM|ram~1240_combout\);

\RAM|ram~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~634_q\);

\RAM|ram~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~642_q\);

\RAM|ram~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~626_q\);

\RAM|ram~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1241_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~642_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~626_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~642_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~626_q\,
	combout => \RAM|ram~1241_combout\);

\RAM|ram~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~650_q\);

\RAM|ram~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1242_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1241_combout\ & ((\RAM|ram~650_q\))) # (!\RAM|ram~1241_combout\ & (\RAM|ram~634_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~634_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1241_combout\,
	datad => \RAM|ram~650_q\,
	combout => \RAM|ram~1242_combout\);

\RAM|ram~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1243_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1240_combout\ & ((\RAM|ram~1242_combout\))) # (!\RAM|ram~1240_combout\ & (\RAM|ram~1235_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1235_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1240_combout\,
	datad => \RAM|ram~1242_combout\,
	combout => \RAM|ram~1243_combout\);

\RAM|ram~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1244_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (((\Processador|FD|ULA|Add0~5_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & ((\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1233_combout\)) # (!\Processador|FD|ULA|Add0~5_combout\ 
-- & ((\RAM|ram~1243_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \RAM|ram~1233_combout\,
	datac => \Processador|FD|ULA|Add0~5_combout\,
	datad => \RAM|ram~1243_combout\,
	combout => \RAM|ram~1244_combout\);

\RAM|ram~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~954_q\);

\RAM|ram~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~986_q\);

\RAM|ram~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~922_q\);

\RAM|ram~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1245_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~986_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~922_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~986_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~922_q\,
	combout => \RAM|ram~1245_combout\);

\RAM|ram~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1018_q\);

\RAM|ram~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1246_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1245_combout\ & ((\RAM|ram~1018_q\))) # (!\RAM|ram~1245_combout\ & (\RAM|ram~954_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~954_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1245_combout\,
	datad => \RAM|ram~1018_q\,
	combout => \RAM|ram~1246_combout\);

\RAM|ram~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~994_q\);

\RAM|ram~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~962_q\);

\RAM|ram~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~930_q\);

\RAM|ram~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1247_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~962_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~930_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~962_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~930_q\,
	combout => \RAM|ram~1247_combout\);

\RAM|ram~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1026_q\);

\RAM|ram~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1248_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1247_combout\ & ((\RAM|ram~1026_q\))) # (!\RAM|ram~1247_combout\ & (\RAM|ram~994_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~994_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1247_combout\,
	datad => \RAM|ram~1026_q\,
	combout => \RAM|ram~1248_combout\);

\RAM|ram~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~978_q\);

\RAM|ram~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~946_q\);

\RAM|ram~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~914_q\);

\RAM|ram~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1249_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~946_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~914_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~946_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~914_q\,
	combout => \RAM|ram~1249_combout\);

\RAM|ram~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1010_q\);

\RAM|ram~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1250_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1249_combout\ & ((\RAM|ram~1010_q\))) # (!\RAM|ram~1249_combout\ & (\RAM|ram~978_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~978_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1249_combout\,
	datad => \RAM|ram~1010_q\,
	combout => \RAM|ram~1250_combout\);

\RAM|ram~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1251_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1248_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1250_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1248_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1250_combout\,
	combout => \RAM|ram~1251_combout\);

\RAM|ram~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~970_q\);

\RAM|ram~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1002_q\);

\RAM|ram~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~938_q\);

\RAM|ram~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1252_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1002_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~938_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1002_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~938_q\,
	combout => \RAM|ram~1252_combout\);

\RAM|ram~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1034_q\);

\RAM|ram~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1253_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1252_combout\ & ((\RAM|ram~1034_q\))) # (!\RAM|ram~1252_combout\ & (\RAM|ram~970_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~970_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1252_combout\,
	datad => \RAM|ram~1034_q\,
	combout => \RAM|ram~1253_combout\);

\RAM|ram~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1254_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1251_combout\ & ((\RAM|ram~1253_combout\))) # (!\RAM|ram~1251_combout\ & (\RAM|ram~1246_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1246_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1251_combout\,
	datad => \RAM|ram~1253_combout\,
	combout => \RAM|ram~1254_combout\);

\RAM|ram~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1255_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & ((\RAM|ram~1244_combout\ & ((\RAM|ram~1254_combout\))) # (!\RAM|ram~1244_combout\ & (\RAM|ram~1223_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & (((\RAM|ram~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1223_combout\,
	datab => \Processador|FD|ULA|Add0~4_combout\,
	datac => \RAM|ram~1244_combout\,
	datad => \RAM|ram~1254_combout\,
	combout => \RAM|ram~1255_combout\);

\RAM|ram~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~322_q\);

\RAM|ram~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~314_q\);

\RAM|ram~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~306_q\);

\RAM|ram~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1256_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~314_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~306_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~314_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~306_q\,
	combout => \RAM|ram~1256_combout\);

\RAM|ram~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~330_q\);

\RAM|ram~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1257_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1256_combout\ & ((\RAM|ram~330_q\))) # (!\RAM|ram~1256_combout\ & (\RAM|ram~322_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~322_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1256_combout\,
	datad => \RAM|ram~330_q\,
	combout => \RAM|ram~1257_combout\);

\RAM|ram~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~346_q\);

\RAM|ram~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~354_q\);

\RAM|ram~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~338_q\);

\RAM|ram~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1258_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~354_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~338_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~354_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~338_q\,
	combout => \RAM|ram~1258_combout\);

\RAM|ram~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~362_q\);

\RAM|ram~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1259_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1258_combout\ & ((\RAM|ram~362_q\))) # (!\RAM|ram~1258_combout\ & (\RAM|ram~346_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~346_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1258_combout\,
	datad => \RAM|ram~362_q\,
	combout => \RAM|ram~1259_combout\);

\RAM|ram~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~282_q\);

\RAM|ram~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~290_q\);

\RAM|ram~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~274_q\);

\RAM|ram~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1260_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~290_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~274_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~290_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~274_q\,
	combout => \RAM|ram~1260_combout\);

\RAM|ram~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~298_q\);

\RAM|ram~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1261_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1260_combout\ & ((\RAM|ram~298_q\))) # (!\RAM|ram~1260_combout\ & (\RAM|ram~282_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~282_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1260_combout\,
	datad => \RAM|ram~298_q\,
	combout => \RAM|ram~1261_combout\);

\RAM|ram~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1262_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1259_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1261_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1259_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1261_combout\,
	combout => \RAM|ram~1262_combout\);

\RAM|ram~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~386_q\);

\RAM|ram~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~378_q\);

\RAM|ram~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~370_q\);

\RAM|ram~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1263_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~378_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~370_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~378_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~370_q\,
	combout => \RAM|ram~1263_combout\);

\RAM|ram~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~394_q\);

\RAM|ram~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1264_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1263_combout\ & ((\RAM|ram~394_q\))) # (!\RAM|ram~1263_combout\ & (\RAM|ram~386_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~386_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1263_combout\,
	datad => \RAM|ram~394_q\,
	combout => \RAM|ram~1264_combout\);

\RAM|ram~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1265_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1262_combout\ & ((\RAM|ram~1264_combout\))) # (!\RAM|ram~1262_combout\ & (\RAM|ram~1257_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1257_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1262_combout\,
	datad => \RAM|ram~1264_combout\,
	combout => \RAM|ram~1265_combout\);

\RAM|ram~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~194_q\);

\RAM|ram~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~226_q\);

\RAM|ram~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~162_q\);

\RAM|ram~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1266_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~226_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~162_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~226_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~162_q\,
	combout => \RAM|ram~1266_combout\);

\RAM|ram~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~258_q\);

\RAM|ram~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1267_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1266_combout\ & ((\RAM|ram~258_q\))) # (!\RAM|ram~1266_combout\ & (\RAM|ram~194_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~194_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1266_combout\,
	datad => \RAM|ram~258_q\,
	combout => \RAM|ram~1267_combout\);

\RAM|ram~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~218_q\);

\RAM|ram~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~154_q\);

\RAM|ram~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~250_q\);

\RAM|ram~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~186_q\);

\RAM|ram~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1268_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~250_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~186_q\))))) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- (((\Processador|FD|ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~250_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~186_q\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1268_combout\);

\RAM|ram~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1269_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1268_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1268_combout\ & (\RAM|ram~218_q\)) # (!\RAM|ram~1268_combout\ & ((\RAM|ram~154_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~218_q\,
	datab => \RAM|ram~154_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1268_combout\,
	combout => \RAM|ram~1269_combout\);

\RAM|ram~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~178_q\);

\RAM|ram~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~210_q\);

\RAM|ram~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~146_q\);

\RAM|ram~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1270_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~210_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~146_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~210_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~146_q\,
	combout => \RAM|ram~1270_combout\);

\RAM|ram~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~242_q\);

\RAM|ram~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1271_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1270_combout\ & ((\RAM|ram~242_q\))) # (!\RAM|ram~1270_combout\ & (\RAM|ram~178_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~178_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1270_combout\,
	datad => \RAM|ram~242_q\,
	combout => \RAM|ram~1271_combout\);

\RAM|ram~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1272_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1269_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1271_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1269_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1271_combout\,
	combout => \RAM|ram~1272_combout\);

\RAM|ram~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~234_q\);

\RAM|ram~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~202_q\);

\RAM|ram~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~170_q\);

\RAM|ram~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1273_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~202_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~170_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~202_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~170_q\,
	combout => \RAM|ram~1273_combout\);

\RAM|ram~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~266_q\);

\RAM|ram~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1274_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1273_combout\ & ((\RAM|ram~266_q\))) # (!\RAM|ram~1273_combout\ & (\RAM|ram~234_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~234_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1273_combout\,
	datad => \RAM|ram~266_q\,
	combout => \RAM|ram~1274_combout\);

\RAM|ram~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1275_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1272_combout\ & ((\RAM|ram~1274_combout\))) # (!\RAM|ram~1272_combout\ & (\RAM|ram~1267_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1267_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1272_combout\,
	datad => \RAM|ram~1274_combout\,
	combout => \RAM|ram~1275_combout\);

\RAM|ram~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~98_q\);

\RAM|ram~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~90_q\);

\RAM|ram~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~82_q\);

\RAM|ram~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1276_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~90_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~82_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~90_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~82_q\,
	combout => \RAM|ram~1276_combout\);

\RAM|ram~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~106_q\);

\RAM|ram~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1277_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1276_combout\ & ((\RAM|ram~106_q\))) # (!\RAM|ram~1276_combout\ & (\RAM|ram~98_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~98_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1276_combout\,
	datad => \RAM|ram~106_q\,
	combout => \RAM|ram~1277_combout\);

\RAM|ram~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~58_q\);

\RAM|ram~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~66_q\);

\RAM|ram~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~50_q\);

\RAM|ram~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1278_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~66_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~66_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~50_q\,
	combout => \RAM|ram~1278_combout\);

\RAM|ram~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~74_q\);

\RAM|ram~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1279_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1278_combout\ & ((\RAM|ram~74_q\))) # (!\RAM|ram~1278_combout\ & (\RAM|ram~58_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~58_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1278_combout\,
	datad => \RAM|ram~74_q\,
	combout => \RAM|ram~1279_combout\);

\RAM|ram~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~34_q\);

\RAM|ram~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~26_q\);

\RAM|ram~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~18_q\);

\RAM|ram~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1280_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~26_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~18_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~26_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~18_q\,
	combout => \RAM|ram~1280_combout\);

\RAM|ram~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~42_q\);

\RAM|ram~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1281_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1280_combout\ & ((\RAM|ram~42_q\))) # (!\RAM|ram~1280_combout\ & (\RAM|ram~34_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~34_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1280_combout\,
	datad => \RAM|ram~42_q\,
	combout => \RAM|ram~1281_combout\);

\RAM|ram~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1282_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1279_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1281_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1279_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1281_combout\,
	combout => \RAM|ram~1282_combout\);

\RAM|ram~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~122_q\);

\RAM|ram~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~130_q\);

\RAM|ram~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~114_q\);

\RAM|ram~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1283_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~130_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~114_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~130_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~114_q\,
	combout => \RAM|ram~1283_combout\);

\RAM|ram~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~138_q\);

\RAM|ram~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1284_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1283_combout\ & ((\RAM|ram~138_q\))) # (!\RAM|ram~1283_combout\ & (\RAM|ram~122_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~122_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1283_combout\,
	datad => \RAM|ram~138_q\,
	combout => \RAM|ram~1284_combout\);

\RAM|ram~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1285_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1282_combout\ & ((\RAM|ram~1284_combout\))) # (!\RAM|ram~1282_combout\ & (\RAM|ram~1277_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1277_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1282_combout\,
	datad => \RAM|ram~1284_combout\,
	combout => \RAM|ram~1285_combout\);

\RAM|ram~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1286_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (((\Processador|FD|ULA|Add0~4_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & ((\Processador|FD|ULA|Add0~4_combout\ & (\RAM|ram~1275_combout\)) # (!\Processador|FD|ULA|Add0~4_combout\ 
-- & ((\RAM|ram~1285_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1275_combout\,
	datac => \Processador|FD|ULA|Add0~4_combout\,
	datad => \RAM|ram~1285_combout\,
	combout => \RAM|ram~1286_combout\);

\RAM|ram~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~442_q\);

\RAM|ram~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~474_q\);

\RAM|ram~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~410_q\);

\RAM|ram~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1287_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~474_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~410_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~474_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~410_q\,
	combout => \RAM|ram~1287_combout\);

\RAM|ram~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~506_q\);

\RAM|ram~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1288_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1287_combout\ & ((\RAM|ram~506_q\))) # (!\RAM|ram~1287_combout\ & (\RAM|ram~442_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~442_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1287_combout\,
	datad => \RAM|ram~506_q\,
	combout => \RAM|ram~1288_combout\);

\RAM|ram~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~482_q\);

\RAM|ram~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~450_q\);

\RAM|ram~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~418_q\);

\RAM|ram~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1289_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~450_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~418_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~450_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~418_q\,
	combout => \RAM|ram~1289_combout\);

\RAM|ram~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~514_q\);

\RAM|ram~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1290_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1289_combout\ & ((\RAM|ram~514_q\))) # (!\RAM|ram~1289_combout\ & (\RAM|ram~482_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~482_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1289_combout\,
	datad => \RAM|ram~514_q\,
	combout => \RAM|ram~1290_combout\);

\RAM|ram~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~466_q\);

\RAM|ram~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~434_q\);

\RAM|ram~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~402_q\);

\RAM|ram~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1291_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~434_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~402_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~434_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~402_q\,
	combout => \RAM|ram~1291_combout\);

\RAM|ram~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~498_q\);

\RAM|ram~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1292_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1291_combout\ & ((\RAM|ram~498_q\))) # (!\RAM|ram~1291_combout\ & (\RAM|ram~466_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~466_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1291_combout\,
	datad => \RAM|ram~498_q\,
	combout => \RAM|ram~1292_combout\);

\RAM|ram~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1293_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1290_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1292_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1290_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1292_combout\,
	combout => \RAM|ram~1293_combout\);

\RAM|ram~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~458_q\);

\RAM|ram~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~490_q\);

\RAM|ram~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~426_q\);

\RAM|ram~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1294_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~490_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~426_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~490_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~426_q\,
	combout => \RAM|ram~1294_combout\);

\RAM|ram~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \RAM|ram~1878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~522_q\);

\RAM|ram~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1295_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1294_combout\ & ((\RAM|ram~522_q\))) # (!\RAM|ram~1294_combout\ & (\RAM|ram~458_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~458_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1294_combout\,
	datad => \RAM|ram~522_q\,
	combout => \RAM|ram~1295_combout\);

\RAM|ram~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1296_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1293_combout\ & ((\RAM|ram~1295_combout\))) # (!\RAM|ram~1293_combout\ & (\RAM|ram~1288_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1288_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1293_combout\,
	datad => \RAM|ram~1295_combout\,
	combout => \RAM|ram~1296_combout\);

\RAM|ram~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1297_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & ((\RAM|ram~1286_combout\ & ((\RAM|ram~1296_combout\))) # (!\RAM|ram~1286_combout\ & (\RAM|ram~1265_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & (((\RAM|ram~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1265_combout\,
	datab => \Processador|FD|ULA|Add0~5_combout\,
	datac => \RAM|ram~1286_combout\,
	datad => \RAM|ram~1296_combout\,
	combout => \RAM|ram~1297_combout\);

\RAM|ram~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1298_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|ram~1255_combout\)) # (!\Processador|FD|ULA|Add0~6_combout\ & ((\RAM|ram~1297_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1255_combout\,
	datab => \RAM|ram~1297_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \RAM|ram~1298_combout\);

\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

\Processador|FD|Banco_Regs|registrador[1][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|registrador[1][2]~2_combout\ = (\decodificador|habilita\(1) & ((\SW[2]~input_o\))) # (!\decodificador|habilita\(1) & (\RAM|ram~1298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1298_combout\,
	datab => \SW[2]~input_o\,
	datad => \decodificador|habilita\(1),
	combout => \Processador|FD|Banco_Regs|registrador[1][2]~2_combout\);

\Processador|FD|Banco_Regs|registrador[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|registrador[1][2]~2_combout\,
	asdata => \Processador|FD|ULA|Add0~2_combout\,
	sload => \Processador|UC|ALT_INV_Equal2~1_combout\,
	ena => \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|Banco_Regs|registrador[1][2]~q\);

\Processador|FD|Mux2|saida_MUX[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Mux2|saida_MUX[2]~2_combout\ = (\Processador|FD|Banco_Regs|saidaB[7]~0_combout\ & (\Processador|FD|Banco_Regs|registrador[1][2]~q\ & !\Processador|FD|ROM|memROM~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][2]~q\,
	datad => \Processador|FD|ROM|memROM~7_combout\,
	combout => \Processador|FD|Mux2|saida_MUX[2]~2_combout\);

\Processador|FD|ULA|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|Add0~2_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & (\Processador|FD|ULA|soma[2]~4_combout\)) # (!\Processador|FD|ULA|saida[3]~0_combout\ & ((\Processador|FD|Banco_Regs|saidaA[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[2]~4_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[2]~2_combout\,
	datad => \Processador|FD|ULA|saida[3]~0_combout\,
	combout => \Processador|FD|ULA|Add0~2_combout\);

\RAM|ram~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~737_q\);

\RAM|ram~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~673_q\);

\RAM|ram~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1125_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~737_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~673_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~737_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~673_q\,
	combout => \RAM|ram~1125_combout\);

\RAM|ram~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~769_q\);

\RAM|ram~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1126_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1125_combout\ & ((\RAM|ram~769_q\))) # (!\RAM|ram~1125_combout\ & (\RAM|ram~705_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~705_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1125_combout\,
	datad => \RAM|ram~769_q\,
	combout => \RAM|ram~1126_combout\);

\RAM|ram~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~729_q\);

\RAM|ram~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~697_q\);

\RAM|ram~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~665_q\);

\RAM|ram~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1127_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~697_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~665_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~697_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~665_q\,
	combout => \RAM|ram~1127_combout\);

\RAM|ram~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~761_q\);

\RAM|ram~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1128_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1127_combout\ & ((\RAM|ram~761_q\))) # (!\RAM|ram~1127_combout\ & (\RAM|ram~729_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~729_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1127_combout\,
	datad => \RAM|ram~761_q\,
	combout => \RAM|ram~1128_combout\);

\RAM|ram~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~689_q\);

\RAM|ram~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~721_q\);

\RAM|ram~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~657_q\);

\RAM|ram~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1129_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~721_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~657_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~721_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~657_q\,
	combout => \RAM|ram~1129_combout\);

\RAM|ram~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~753_q\);

\RAM|ram~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1130_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1129_combout\ & ((\RAM|ram~753_q\))) # (!\RAM|ram~1129_combout\ & (\RAM|ram~689_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~689_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1129_combout\,
	datad => \RAM|ram~753_q\,
	combout => \RAM|ram~1130_combout\);

\RAM|ram~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1131_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1128_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1128_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1130_combout\,
	combout => \RAM|ram~1131_combout\);

\RAM|ram~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~745_q\);

\RAM|ram~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~713_q\);

\RAM|ram~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~681_q\);

\RAM|ram~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1132_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~713_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~681_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~713_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~681_q\,
	combout => \RAM|ram~1132_combout\);

\RAM|ram~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~777_q\);

\RAM|ram~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1133_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1132_combout\ & ((\RAM|ram~777_q\))) # (!\RAM|ram~1132_combout\ & (\RAM|ram~745_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~745_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1132_combout\,
	datad => \RAM|ram~777_q\,
	combout => \RAM|ram~1133_combout\);

\RAM|ram~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1134_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1131_combout\ & ((\RAM|ram~1133_combout\))) # (!\RAM|ram~1131_combout\ & (\RAM|ram~1126_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1126_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1131_combout\,
	datad => \RAM|ram~1133_combout\,
	combout => \RAM|ram~1134_combout\);

\RAM|ram~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~833_q\);

\RAM|ram~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~825_q\);

\RAM|ram~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~817_q\);

\RAM|ram~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1135_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~825_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~817_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~825_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~817_q\,
	combout => \RAM|ram~1135_combout\);

\RAM|ram~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~841_q\);

\RAM|ram~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1136_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1135_combout\ & ((\RAM|ram~841_q\))) # (!\RAM|ram~1135_combout\ & (\RAM|ram~833_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~833_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1135_combout\,
	datad => \RAM|ram~841_q\,
	combout => \RAM|ram~1136_combout\);

\RAM|ram~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~857_q\);

\RAM|ram~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~865_q\);

\RAM|ram~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~849_q\);

\RAM|ram~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1137_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~865_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~849_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~865_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~849_q\,
	combout => \RAM|ram~1137_combout\);

\RAM|ram~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~873_q\);

\RAM|ram~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1138_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1137_combout\ & ((\RAM|ram~873_q\))) # (!\RAM|ram~1137_combout\ & (\RAM|ram~857_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~857_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1137_combout\,
	datad => \RAM|ram~873_q\,
	combout => \RAM|ram~1138_combout\);

\RAM|ram~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~793_q\);

\RAM|ram~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~801_q\);

\RAM|ram~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~785_q\);

\RAM|ram~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1139_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~801_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~785_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~801_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~785_q\,
	combout => \RAM|ram~1139_combout\);

\RAM|ram~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~809_q\);

\RAM|ram~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1140_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1139_combout\ & ((\RAM|ram~809_q\))) # (!\RAM|ram~1139_combout\ & (\RAM|ram~793_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~793_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1139_combout\,
	datad => \RAM|ram~809_q\,
	combout => \RAM|ram~1140_combout\);

\RAM|ram~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1141_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1138_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1140_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1138_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1140_combout\,
	combout => \RAM|ram~1141_combout\);

\RAM|ram~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~897_q\);

\RAM|ram~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~889_q\);

\RAM|ram~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~881_q\);

\RAM|ram~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1142_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~889_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~881_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~889_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~881_q\,
	combout => \RAM|ram~1142_combout\);

\RAM|ram~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~905_q\);

\RAM|ram~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1143_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1142_combout\ & ((\RAM|ram~905_q\))) # (!\RAM|ram~1142_combout\ & (\RAM|ram~897_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~897_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1142_combout\,
	datad => \RAM|ram~905_q\,
	combout => \RAM|ram~1143_combout\);

\RAM|ram~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1144_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1141_combout\ & ((\RAM|ram~1143_combout\))) # (!\RAM|ram~1141_combout\ & (\RAM|ram~1136_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1136_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1141_combout\,
	datad => \RAM|ram~1143_combout\,
	combout => \RAM|ram~1144_combout\);

\RAM|ram~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~609_q\);

\RAM|ram~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~601_q\);

\RAM|ram~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~593_q\);

\RAM|ram~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1145_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~601_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~593_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~601_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~593_q\,
	combout => \RAM|ram~1145_combout\);

\RAM|ram~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~617_q\);

\RAM|ram~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1146_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1145_combout\ & ((\RAM|ram~617_q\))) # (!\RAM|ram~1145_combout\ & (\RAM|ram~609_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~609_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1145_combout\,
	datad => \RAM|ram~617_q\,
	combout => \RAM|ram~1146_combout\);

\RAM|ram~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~569_q\);

\RAM|ram~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~577_q\);

\RAM|ram~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~561_q\);

\RAM|ram~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1147_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~577_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~561_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~577_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~561_q\,
	combout => \RAM|ram~1147_combout\);

\RAM|ram~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~585_q\);

\RAM|ram~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1148_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1147_combout\ & ((\RAM|ram~585_q\))) # (!\RAM|ram~1147_combout\ & (\RAM|ram~569_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~569_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1147_combout\,
	datad => \RAM|ram~585_q\,
	combout => \RAM|ram~1148_combout\);

\RAM|ram~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~545_q\);

\RAM|ram~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~537_q\);

\RAM|ram~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~529_q\);

\RAM|ram~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1149_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~537_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~529_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~537_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~529_q\,
	combout => \RAM|ram~1149_combout\);

\RAM|ram~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~553_q\);

\RAM|ram~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1150_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1149_combout\ & ((\RAM|ram~553_q\))) # (!\RAM|ram~1149_combout\ & (\RAM|ram~545_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~545_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1149_combout\,
	datad => \RAM|ram~553_q\,
	combout => \RAM|ram~1150_combout\);

\RAM|ram~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1151_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1148_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1150_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1148_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1150_combout\,
	combout => \RAM|ram~1151_combout\);

\RAM|ram~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~633_q\);

\RAM|ram~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~641_q\);

\RAM|ram~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~625_q\);

\RAM|ram~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1152_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~641_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~625_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~641_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~625_q\,
	combout => \RAM|ram~1152_combout\);

\RAM|ram~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~649_q\);

\RAM|ram~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1153_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1152_combout\ & ((\RAM|ram~649_q\))) # (!\RAM|ram~1152_combout\ & (\RAM|ram~633_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~633_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1152_combout\,
	datad => \RAM|ram~649_q\,
	combout => \RAM|ram~1153_combout\);

\RAM|ram~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1154_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1151_combout\ & ((\RAM|ram~1153_combout\))) # (!\RAM|ram~1151_combout\ & (\RAM|ram~1146_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1146_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1151_combout\,
	datad => \RAM|ram~1153_combout\,
	combout => \RAM|ram~1154_combout\);

\RAM|ram~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1155_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (((\Processador|FD|ULA|Add0~5_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & ((\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1144_combout\)) # (!\Processador|FD|ULA|Add0~5_combout\ 
-- & ((\RAM|ram~1154_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \RAM|ram~1144_combout\,
	datac => \Processador|FD|ULA|Add0~5_combout\,
	datad => \RAM|ram~1154_combout\,
	combout => \RAM|ram~1155_combout\);

\RAM|ram~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~953_q\);

\RAM|ram~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~985_q\);

\RAM|ram~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~921_q\);

\RAM|ram~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1156_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~985_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~921_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~985_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~921_q\,
	combout => \RAM|ram~1156_combout\);

\RAM|ram~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1017_q\);

\RAM|ram~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1157_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1156_combout\ & ((\RAM|ram~1017_q\))) # (!\RAM|ram~1156_combout\ & (\RAM|ram~953_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~953_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1156_combout\,
	datad => \RAM|ram~1017_q\,
	combout => \RAM|ram~1157_combout\);

\RAM|ram~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~993_q\);

\RAM|ram~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~961_q\);

\RAM|ram~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~929_q\);

\RAM|ram~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1158_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~961_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~929_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~961_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~929_q\,
	combout => \RAM|ram~1158_combout\);

\RAM|ram~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1025_q\);

\RAM|ram~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1159_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1158_combout\ & ((\RAM|ram~1025_q\))) # (!\RAM|ram~1158_combout\ & (\RAM|ram~993_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~993_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1158_combout\,
	datad => \RAM|ram~1025_q\,
	combout => \RAM|ram~1159_combout\);

\RAM|ram~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~977_q\);

\RAM|ram~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~945_q\);

\RAM|ram~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~913_q\);

\RAM|ram~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1160_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~945_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~913_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~945_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~913_q\,
	combout => \RAM|ram~1160_combout\);

\RAM|ram~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1009_q\);

\RAM|ram~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1161_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1160_combout\ & ((\RAM|ram~1009_q\))) # (!\RAM|ram~1160_combout\ & (\RAM|ram~977_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~977_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1160_combout\,
	datad => \RAM|ram~1009_q\,
	combout => \RAM|ram~1161_combout\);

\RAM|ram~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1162_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1159_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1161_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1159_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1161_combout\,
	combout => \RAM|ram~1162_combout\);

\RAM|ram~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~969_q\);

\RAM|ram~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1001_q\);

\RAM|ram~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~937_q\);

\RAM|ram~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1163_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1001_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~937_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1001_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~937_q\,
	combout => \RAM|ram~1163_combout\);

\RAM|ram~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1033_q\);

\RAM|ram~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1164_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1163_combout\ & ((\RAM|ram~1033_q\))) # (!\RAM|ram~1163_combout\ & (\RAM|ram~969_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~969_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1163_combout\,
	datad => \RAM|ram~1033_q\,
	combout => \RAM|ram~1164_combout\);

\RAM|ram~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1165_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1162_combout\ & ((\RAM|ram~1164_combout\))) # (!\RAM|ram~1162_combout\ & (\RAM|ram~1157_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1157_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1162_combout\,
	datad => \RAM|ram~1164_combout\,
	combout => \RAM|ram~1165_combout\);

\RAM|ram~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1166_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & ((\RAM|ram~1155_combout\ & ((\RAM|ram~1165_combout\))) # (!\RAM|ram~1155_combout\ & (\RAM|ram~1134_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & (((\RAM|ram~1155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1134_combout\,
	datab => \Processador|FD|ULA|Add0~4_combout\,
	datac => \RAM|ram~1155_combout\,
	datad => \RAM|ram~1165_combout\,
	combout => \RAM|ram~1166_combout\);

\RAM|ram~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~321_q\);

\RAM|ram~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~313_q\);

\RAM|ram~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~305_q\);

\RAM|ram~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1167_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~313_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~305_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~313_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~305_q\,
	combout => \RAM|ram~1167_combout\);

\RAM|ram~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~329_q\);

\RAM|ram~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1168_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1167_combout\ & ((\RAM|ram~329_q\))) # (!\RAM|ram~1167_combout\ & (\RAM|ram~321_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~321_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1167_combout\,
	datad => \RAM|ram~329_q\,
	combout => \RAM|ram~1168_combout\);

\RAM|ram~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~345_q\);

\RAM|ram~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~353_q\);

\RAM|ram~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~337_q\);

\RAM|ram~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1169_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~353_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~337_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~353_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~337_q\,
	combout => \RAM|ram~1169_combout\);

\RAM|ram~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~361_q\);

\RAM|ram~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1170_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1169_combout\ & ((\RAM|ram~361_q\))) # (!\RAM|ram~1169_combout\ & (\RAM|ram~345_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~345_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1169_combout\,
	datad => \RAM|ram~361_q\,
	combout => \RAM|ram~1170_combout\);

\RAM|ram~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~281_q\);

\RAM|ram~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~289_q\);

\RAM|ram~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~273_q\);

\RAM|ram~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1171_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~289_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~273_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~289_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~273_q\,
	combout => \RAM|ram~1171_combout\);

\RAM|ram~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~297_q\);

\RAM|ram~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1172_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1171_combout\ & ((\RAM|ram~297_q\))) # (!\RAM|ram~1171_combout\ & (\RAM|ram~281_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~281_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1171_combout\,
	datad => \RAM|ram~297_q\,
	combout => \RAM|ram~1172_combout\);

\RAM|ram~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1173_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1170_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1172_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1170_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1172_combout\,
	combout => \RAM|ram~1173_combout\);

\RAM|ram~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~385_q\);

\RAM|ram~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~377_q\);

\RAM|ram~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~369_q\);

\RAM|ram~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1174_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~377_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~369_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~377_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~369_q\,
	combout => \RAM|ram~1174_combout\);

\RAM|ram~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~393_q\);

\RAM|ram~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1175_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1174_combout\ & ((\RAM|ram~393_q\))) # (!\RAM|ram~1174_combout\ & (\RAM|ram~385_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~385_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1174_combout\,
	datad => \RAM|ram~393_q\,
	combout => \RAM|ram~1175_combout\);

\RAM|ram~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1176_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1173_combout\ & ((\RAM|ram~1175_combout\))) # (!\RAM|ram~1173_combout\ & (\RAM|ram~1168_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1168_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1173_combout\,
	datad => \RAM|ram~1175_combout\,
	combout => \RAM|ram~1176_combout\);

\RAM|ram~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~193_q\);

\RAM|ram~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~225_q\);

\RAM|ram~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~161_q\);

\RAM|ram~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1177_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~225_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~161_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~225_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~161_q\,
	combout => \RAM|ram~1177_combout\);

\RAM|ram~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~257_q\);

\RAM|ram~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1178_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1177_combout\ & ((\RAM|ram~257_q\))) # (!\RAM|ram~1177_combout\ & (\RAM|ram~193_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~193_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1177_combout\,
	datad => \RAM|ram~257_q\,
	combout => \RAM|ram~1178_combout\);

\RAM|ram~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~217_q\);

\RAM|ram~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~153_q\);

\RAM|ram~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~249_q\);

\RAM|ram~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~185_q\);

\RAM|ram~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1179_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~249_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~185_q\))))) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- (((\Processador|FD|ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~249_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~185_q\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1179_combout\);

\RAM|ram~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1180_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1179_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1179_combout\ & (\RAM|ram~217_q\)) # (!\RAM|ram~1179_combout\ & ((\RAM|ram~153_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~217_q\,
	datab => \RAM|ram~153_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1179_combout\,
	combout => \RAM|ram~1180_combout\);

\RAM|ram~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~177_q\);

\RAM|ram~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~209_q\);

\RAM|ram~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~145_q\);

\RAM|ram~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1181_combout\ = (\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & ((\RAM|ram~209_q\) # ((\Processador|FD|Banco_Regs|saidaA[2]~2_combout\)))) # (!\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & 
-- (((!\Processador|FD|Banco_Regs|saidaA[2]~2_combout\ & \RAM|ram~145_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~209_q\,
	datab => \Processador|FD|Banco_Regs|saidaA[3]~3_combout\,
	datac => \Processador|FD|Banco_Regs|saidaA[2]~2_combout\,
	datad => \RAM|ram~145_q\,
	combout => \RAM|ram~1181_combout\);

\RAM|ram~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1182_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & ((\Processador|FD|ULA|soma[2]~4_combout\) # ((\RAM|ram~209_q\)))) # (!\Processador|FD|ULA|saida[3]~0_combout\ & (((\RAM|ram~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|saida[3]~0_combout\,
	datab => \Processador|FD|ULA|soma[2]~4_combout\,
	datac => \RAM|ram~209_q\,
	datad => \RAM|ram~1181_combout\,
	combout => \RAM|ram~1182_combout\);

\RAM|ram~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1183_combout\ = (\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & (\RAM|ram~145_q\ $ (((\RAM|ram~209_q\) # (\Processador|FD|Banco_Regs|saidaA[2]~2_combout\))))) # (!\Processador|FD|Banco_Regs|saidaA[3]~3_combout\ & 
-- (((\Processador|FD|Banco_Regs|saidaA[2]~2_combout\ & \RAM|ram~145_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~209_q\,
	datab => \Processador|FD|Banco_Regs|saidaA[3]~3_combout\,
	datac => \Processador|FD|Banco_Regs|saidaA[2]~2_combout\,
	datad => \RAM|ram~145_q\,
	combout => \RAM|ram~1183_combout\);

\RAM|ram~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1184_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & (!\Processador|FD|ULA|soma[2]~4_combout\ & (\RAM|ram~145_q\))) # (!\Processador|FD|ULA|saida[3]~0_combout\ & ((\RAM|ram~145_q\ $ (\RAM|ram~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|saida[3]~0_combout\,
	datab => \Processador|FD|ULA|soma[2]~4_combout\,
	datac => \RAM|ram~145_q\,
	datad => \RAM|ram~1183_combout\,
	combout => \RAM|ram~1184_combout\);

\RAM|ram~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1185_combout\ = (\Processador|FD|ULA|soma[3]~6_combout\ & (\RAM|ram~1182_combout\)) # (!\Processador|FD|ULA|soma[3]~6_combout\ & ((\RAM|ram~1184_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[3]~6_combout\,
	datab => \RAM|ram~1182_combout\,
	datac => \RAM|ram~1184_combout\,
	combout => \RAM|ram~1185_combout\);

\RAM|ram~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~241_q\);

\RAM|ram~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1186_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1185_combout\ & ((\RAM|ram~241_q\))) # (!\RAM|ram~1185_combout\ & (\RAM|ram~177_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~177_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1185_combout\,
	datad => \RAM|ram~241_q\,
	combout => \RAM|ram~1186_combout\);

\RAM|ram~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1187_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1180_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1186_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1180_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1186_combout\,
	combout => \RAM|ram~1187_combout\);

\RAM|ram~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~233_q\);

\RAM|ram~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~201_q\);

\RAM|ram~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~169_q\);

\RAM|ram~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1188_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~201_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~169_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~201_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~169_q\,
	combout => \RAM|ram~1188_combout\);

\RAM|ram~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~265_q\);

\RAM|ram~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1189_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1188_combout\ & ((\RAM|ram~265_q\))) # (!\RAM|ram~1188_combout\ & (\RAM|ram~233_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~233_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1188_combout\,
	datad => \RAM|ram~265_q\,
	combout => \RAM|ram~1189_combout\);

\RAM|ram~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1190_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1187_combout\ & ((\RAM|ram~1189_combout\))) # (!\RAM|ram~1187_combout\ & (\RAM|ram~1178_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1178_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1187_combout\,
	datad => \RAM|ram~1189_combout\,
	combout => \RAM|ram~1190_combout\);

\RAM|ram~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~97_q\);

\RAM|ram~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~89_q\);

\RAM|ram~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~81_q\);

\RAM|ram~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1191_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~89_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~81_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~89_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~81_q\,
	combout => \RAM|ram~1191_combout\);

\RAM|ram~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~105_q\);

\RAM|ram~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1192_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1191_combout\ & ((\RAM|ram~105_q\))) # (!\RAM|ram~1191_combout\ & (\RAM|ram~97_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~97_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1191_combout\,
	datad => \RAM|ram~105_q\,
	combout => \RAM|ram~1192_combout\);

\RAM|ram~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~57_q\);

\RAM|ram~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~65_q\);

\RAM|ram~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~49_q\);

\RAM|ram~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1193_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~65_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~49_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~65_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~49_q\,
	combout => \RAM|ram~1193_combout\);

\RAM|ram~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~73_q\);

\RAM|ram~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1194_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1193_combout\ & ((\RAM|ram~73_q\))) # (!\RAM|ram~1193_combout\ & (\RAM|ram~57_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~57_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1193_combout\,
	datad => \RAM|ram~73_q\,
	combout => \RAM|ram~1194_combout\);

\RAM|ram~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~33_q\);

\RAM|ram~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~25_q\);

\RAM|ram~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~17_q\);

\RAM|ram~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1195_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~25_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~17_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~25_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~17_q\,
	combout => \RAM|ram~1195_combout\);

\RAM|ram~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~41_q\);

\RAM|ram~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1196_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1195_combout\ & ((\RAM|ram~41_q\))) # (!\RAM|ram~1195_combout\ & (\RAM|ram~33_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~33_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1195_combout\,
	datad => \RAM|ram~41_q\,
	combout => \RAM|ram~1196_combout\);

\RAM|ram~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1197_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1194_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1196_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1194_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1196_combout\,
	combout => \RAM|ram~1197_combout\);

\RAM|ram~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~121_q\);

\RAM|ram~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~129_q\);

\RAM|ram~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~113_q\);

\RAM|ram~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1198_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~129_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~113_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~129_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~113_q\,
	combout => \RAM|ram~1198_combout\);

\RAM|ram~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~137_q\);

\RAM|ram~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1199_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1198_combout\ & ((\RAM|ram~137_q\))) # (!\RAM|ram~1198_combout\ & (\RAM|ram~121_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~121_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1198_combout\,
	datad => \RAM|ram~137_q\,
	combout => \RAM|ram~1199_combout\);

\RAM|ram~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1200_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1197_combout\ & ((\RAM|ram~1199_combout\))) # (!\RAM|ram~1197_combout\ & (\RAM|ram~1192_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1192_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1197_combout\,
	datad => \RAM|ram~1199_combout\,
	combout => \RAM|ram~1200_combout\);

\RAM|ram~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1201_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (((\Processador|FD|ULA|Add0~4_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & ((\Processador|FD|ULA|Add0~4_combout\ & (\RAM|ram~1190_combout\)) # (!\Processador|FD|ULA|Add0~4_combout\ 
-- & ((\RAM|ram~1200_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1190_combout\,
	datac => \Processador|FD|ULA|Add0~4_combout\,
	datad => \RAM|ram~1200_combout\,
	combout => \RAM|ram~1201_combout\);

\RAM|ram~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~441_q\);

\RAM|ram~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~473_q\);

\RAM|ram~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~409_q\);

\RAM|ram~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1202_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~473_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~409_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~473_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~409_q\,
	combout => \RAM|ram~1202_combout\);

\RAM|ram~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~505_q\);

\RAM|ram~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1203_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1202_combout\ & ((\RAM|ram~505_q\))) # (!\RAM|ram~1202_combout\ & (\RAM|ram~441_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~441_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1202_combout\,
	datad => \RAM|ram~505_q\,
	combout => \RAM|ram~1203_combout\);

\RAM|ram~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~481_q\);

\RAM|ram~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~449_q\);

\RAM|ram~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~417_q\);

\RAM|ram~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1204_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~449_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~417_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~449_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~417_q\,
	combout => \RAM|ram~1204_combout\);

\RAM|ram~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~513_q\);

\RAM|ram~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1205_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1204_combout\ & ((\RAM|ram~513_q\))) # (!\RAM|ram~1204_combout\ & (\RAM|ram~481_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~481_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1204_combout\,
	datad => \RAM|ram~513_q\,
	combout => \RAM|ram~1205_combout\);

\RAM|ram~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~465_q\);

\RAM|ram~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~433_q\);

\RAM|ram~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~401_q\);

\RAM|ram~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1206_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~433_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~401_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~433_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~401_q\,
	combout => \RAM|ram~1206_combout\);

\RAM|ram~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~497_q\);

\RAM|ram~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1207_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1206_combout\ & ((\RAM|ram~497_q\))) # (!\RAM|ram~1206_combout\ & (\RAM|ram~465_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~465_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1206_combout\,
	datad => \RAM|ram~497_q\,
	combout => \RAM|ram~1207_combout\);

\RAM|ram~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1208_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1205_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1207_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1205_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1207_combout\,
	combout => \RAM|ram~1208_combout\);

\RAM|ram~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~457_q\);

\RAM|ram~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~489_q\);

\RAM|ram~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~425_q\);

\RAM|ram~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1209_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~489_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~425_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~489_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~425_q\,
	combout => \RAM|ram~1209_combout\);

\RAM|ram~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \RAM|ram~1878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~521_q\);

\RAM|ram~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1210_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1209_combout\ & ((\RAM|ram~521_q\))) # (!\RAM|ram~1209_combout\ & (\RAM|ram~457_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~457_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1209_combout\,
	datad => \RAM|ram~521_q\,
	combout => \RAM|ram~1210_combout\);

\RAM|ram~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1211_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1208_combout\ & ((\RAM|ram~1210_combout\))) # (!\RAM|ram~1208_combout\ & (\RAM|ram~1203_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1203_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1208_combout\,
	datad => \RAM|ram~1210_combout\,
	combout => \RAM|ram~1211_combout\);

\RAM|ram~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1212_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & ((\RAM|ram~1201_combout\ & ((\RAM|ram~1211_combout\))) # (!\RAM|ram~1201_combout\ & (\RAM|ram~1176_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & (((\RAM|ram~1201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1176_combout\,
	datab => \Processador|FD|ULA|Add0~5_combout\,
	datac => \RAM|ram~1201_combout\,
	datad => \RAM|ram~1211_combout\,
	combout => \RAM|ram~1212_combout\);

\RAM|ram~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1213_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|ram~1166_combout\)) # (!\Processador|FD|ULA|Add0~6_combout\ & ((\RAM|ram~1212_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1166_combout\,
	datab => \RAM|ram~1212_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \RAM|ram~1213_combout\);

\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

\Processador|FD|Banco_Regs|registrador[1][1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|registrador[1][1]~1_combout\ = (\decodificador|habilita\(1) & ((\SW[1]~input_o\))) # (!\decodificador|habilita\(1) & (\RAM|ram~1213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1213_combout\,
	datab => \SW[1]~input_o\,
	datad => \decodificador|habilita\(1),
	combout => \Processador|FD|Banco_Regs|registrador[1][1]~1_combout\);

\Processador|FD|Banco_Regs|registrador[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|registrador[1][1]~1_combout\,
	asdata => \Processador|FD|ULA|Add0~1_combout\,
	sload => \Processador|UC|ALT_INV_Equal2~1_combout\,
	ena => \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|Banco_Regs|registrador[1][1]~q\);

\Processador|FD|Banco_Regs|saidaA[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaA[1]~1_combout\ = (\Processador|FD|ROM|memROM~9_combout\ & (\Processador|FD|Banco_Regs|registrador[1][1]~q\ & !\Processador|FD|PC|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ROM|memROM~9_combout\,
	datab => \Processador|FD|Banco_Regs|registrador[1][1]~q\,
	datad => \Processador|FD|PC|DOUT\(1),
	combout => \Processador|FD|Banco_Regs|saidaA[1]~1_combout\);

\Processador|FD|ULA|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|ULA|Add0~1_combout\ = (\Processador|FD|ULA|saida[3]~0_combout\ & (\Processador|FD|ULA|soma[1]~2_combout\)) # (!\Processador|FD|ULA|saida[3]~0_combout\ & ((\Processador|FD|Banco_Regs|saidaA[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[1]~2_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[1]~1_combout\,
	datad => \Processador|FD|ULA|saida[3]~0_combout\,
	combout => \Processador|FD|ULA|Add0~1_combout\);

\RAM|ram~1729\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1729_combout\ = (!\Processador|FD|ULA|Add0~0_combout\ & (\Processador|FD|ULA|Add0~1_combout\ & (\Processador|FD|ULA|Add0~2_combout\ & !\Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1729_combout\);

\RAM|ram~1731\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1731_combout\ = (\RAM|ram~1729_combout\ & \RAM|ram~1730_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1729_combout\,
	datab => \RAM|ram~1730_combout\,
	combout => \RAM|ram~1731_combout\);

\RAM|ram~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~704_q\);

\RAM|ram~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~736_q\);

\RAM|ram~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~672_q\);

\RAM|ram~1040\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1040_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~736_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~736_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~672_q\,
	combout => \RAM|ram~1040_combout\);

\RAM|ram~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~768_q\);

\RAM|ram~1041\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1041_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1040_combout\ & ((\RAM|ram~768_q\))) # (!\RAM|ram~1040_combout\ & (\RAM|ram~704_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~704_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1040_combout\,
	datad => \RAM|ram~768_q\,
	combout => \RAM|ram~1041_combout\);

\RAM|ram~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~728_q\);

\RAM|ram~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~696_q\);

\RAM|ram~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~664_q\);

\RAM|ram~1042\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1042_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~696_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~664_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~696_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~664_q\,
	combout => \RAM|ram~1042_combout\);

\RAM|ram~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~760_q\);

\RAM|ram~1043\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1043_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1042_combout\ & ((\RAM|ram~760_q\))) # (!\RAM|ram~1042_combout\ & (\RAM|ram~728_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~728_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1042_combout\,
	datad => \RAM|ram~760_q\,
	combout => \RAM|ram~1043_combout\);

\RAM|ram~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~688_q\);

\RAM|ram~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~720_q\);

\RAM|ram~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~656_q\);

\RAM|ram~1044\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1044_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~720_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~656_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~720_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~656_q\,
	combout => \RAM|ram~1044_combout\);

\RAM|ram~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~752_q\);

\RAM|ram~1045\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1045_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1044_combout\ & ((\RAM|ram~752_q\))) # (!\RAM|ram~1044_combout\ & (\RAM|ram~688_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~688_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1044_combout\,
	datad => \RAM|ram~752_q\,
	combout => \RAM|ram~1045_combout\);

\RAM|ram~1046\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1046_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~1043_combout\)) # (!\Processador|FD|ULA|Add0~0_combout\ 
-- & ((\RAM|ram~1045_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~1043_combout\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~1045_combout\,
	combout => \RAM|ram~1046_combout\);

\RAM|ram~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~744_q\);

\RAM|ram~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~712_q\);

\RAM|ram~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~680_q\);

\RAM|ram~1047\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1047_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~712_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~680_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~712_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~680_q\,
	combout => \RAM|ram~1047_combout\);

\RAM|ram~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~776_q\);

\RAM|ram~1048\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1048_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1047_combout\ & ((\RAM|ram~776_q\))) # (!\RAM|ram~1047_combout\ & (\RAM|ram~744_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~744_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1047_combout\,
	datad => \RAM|ram~776_q\,
	combout => \RAM|ram~1048_combout\);

\RAM|ram~1049\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1049_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1046_combout\ & ((\RAM|ram~1048_combout\))) # (!\RAM|ram~1046_combout\ & (\RAM|ram~1041_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1041_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1046_combout\,
	datad => \RAM|ram~1048_combout\,
	combout => \RAM|ram~1049_combout\);

\RAM|ram~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~832_q\);

\RAM|ram~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~824_q\);

\RAM|ram~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~816_q\);

\RAM|ram~1050\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1050_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~824_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~816_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~824_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~816_q\,
	combout => \RAM|ram~1050_combout\);

\RAM|ram~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~840_q\);

\RAM|ram~1051\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1051_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1050_combout\ & ((\RAM|ram~840_q\))) # (!\RAM|ram~1050_combout\ & (\RAM|ram~832_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1050_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~832_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1050_combout\,
	datad => \RAM|ram~840_q\,
	combout => \RAM|ram~1051_combout\);

\RAM|ram~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~856_q\);

\RAM|ram~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~864_q\);

\RAM|ram~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~848_q\);

\RAM|ram~1052\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1052_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~864_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~848_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~864_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~848_q\,
	combout => \RAM|ram~1052_combout\);

\RAM|ram~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~872_q\);

\RAM|ram~1053\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1053_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1052_combout\ & ((\RAM|ram~872_q\))) # (!\RAM|ram~1052_combout\ & (\RAM|ram~856_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~856_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1052_combout\,
	datad => \RAM|ram~872_q\,
	combout => \RAM|ram~1053_combout\);

\RAM|ram~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~792_q\);

\RAM|ram~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~800_q\);

\RAM|ram~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~784_q\);

\RAM|ram~1054\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1054_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~800_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~784_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~800_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~784_q\,
	combout => \RAM|ram~1054_combout\);

\RAM|ram~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~808_q\);

\RAM|ram~1055\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1055_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1054_combout\ & ((\RAM|ram~808_q\))) # (!\RAM|ram~1054_combout\ & (\RAM|ram~792_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~792_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1054_combout\,
	datad => \RAM|ram~808_q\,
	combout => \RAM|ram~1055_combout\);

\RAM|ram~1056\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1056_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1053_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1055_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1053_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1055_combout\,
	combout => \RAM|ram~1056_combout\);

\RAM|ram~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~896_q\);

\RAM|ram~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~888_q\);

\RAM|ram~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~880_q\);

\RAM|ram~1057\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1057_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~888_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~880_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~888_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~880_q\,
	combout => \RAM|ram~1057_combout\);

\RAM|ram~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~904_q\);

\RAM|ram~1058\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1058_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1057_combout\ & ((\RAM|ram~904_q\))) # (!\RAM|ram~1057_combout\ & (\RAM|ram~896_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~896_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1057_combout\,
	datad => \RAM|ram~904_q\,
	combout => \RAM|ram~1058_combout\);

\RAM|ram~1059\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1059_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1056_combout\ & ((\RAM|ram~1058_combout\))) # (!\RAM|ram~1056_combout\ & (\RAM|ram~1051_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1051_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1056_combout\,
	datad => \RAM|ram~1058_combout\,
	combout => \RAM|ram~1059_combout\);

\RAM|ram~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~608_q\);

\RAM|ram~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~600_q\);

\RAM|ram~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~592_q\);

\RAM|ram~1060\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1060_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~600_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~592_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~600_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~592_q\,
	combout => \RAM|ram~1060_combout\);

\RAM|ram~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~616_q\);

\RAM|ram~1061\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1061_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1060_combout\ & ((\RAM|ram~616_q\))) # (!\RAM|ram~1060_combout\ & (\RAM|ram~608_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1060_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~608_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1060_combout\,
	datad => \RAM|ram~616_q\,
	combout => \RAM|ram~1061_combout\);

\RAM|ram~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~568_q\);

\RAM|ram~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~576_q\);

\RAM|ram~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~560_q\);

\RAM|ram~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1062_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~576_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~560_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~576_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~560_q\,
	combout => \RAM|ram~1062_combout\);

\RAM|ram~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~584_q\);

\RAM|ram~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1063_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1062_combout\ & ((\RAM|ram~584_q\))) # (!\RAM|ram~1062_combout\ & (\RAM|ram~568_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~568_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1062_combout\,
	datad => \RAM|ram~584_q\,
	combout => \RAM|ram~1063_combout\);

\RAM|ram~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~544_q\);

\RAM|ram~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~536_q\);

\RAM|ram~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~528_q\);

\RAM|ram~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1064_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~536_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~528_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~536_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~528_q\,
	combout => \RAM|ram~1064_combout\);

\RAM|ram~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~552_q\);

\RAM|ram~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1065_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1064_combout\ & ((\RAM|ram~552_q\))) # (!\RAM|ram~1064_combout\ & (\RAM|ram~544_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~544_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1064_combout\,
	datad => \RAM|ram~552_q\,
	combout => \RAM|ram~1065_combout\);

\RAM|ram~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1066_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1063_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1065_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1063_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1065_combout\,
	combout => \RAM|ram~1066_combout\);

\RAM|ram~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~632_q\);

\RAM|ram~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~640_q\);

\RAM|ram~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~624_q\);

\RAM|ram~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1067_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~640_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~624_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~640_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~624_q\,
	combout => \RAM|ram~1067_combout\);

\RAM|ram~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~648_q\);

\RAM|ram~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1068_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1067_combout\ & ((\RAM|ram~648_q\))) # (!\RAM|ram~1067_combout\ & (\RAM|ram~632_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~632_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1067_combout\,
	datad => \RAM|ram~648_q\,
	combout => \RAM|ram~1068_combout\);

\RAM|ram~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1069_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1066_combout\ & ((\RAM|ram~1068_combout\))) # (!\RAM|ram~1066_combout\ & (\RAM|ram~1061_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1061_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1066_combout\,
	datad => \RAM|ram~1068_combout\,
	combout => \RAM|ram~1069_combout\);

\RAM|ram~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1070_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (((\Processador|FD|ULA|Add0~5_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & ((\Processador|FD|ULA|Add0~5_combout\ & (\RAM|ram~1059_combout\)) # (!\Processador|FD|ULA|Add0~5_combout\ 
-- & ((\RAM|ram~1069_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \RAM|ram~1059_combout\,
	datac => \Processador|FD|ULA|Add0~5_combout\,
	datad => \RAM|ram~1069_combout\,
	combout => \RAM|ram~1070_combout\);

\RAM|ram~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~952_q\);

\RAM|ram~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~984_q\);

\RAM|ram~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~920_q\);

\RAM|ram~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1071_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~984_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~920_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~984_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~920_q\,
	combout => \RAM|ram~1071_combout\);

\RAM|ram~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1016_q\);

\RAM|ram~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1072_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1071_combout\ & ((\RAM|ram~1016_q\))) # (!\RAM|ram~1071_combout\ & (\RAM|ram~952_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~952_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1071_combout\,
	datad => \RAM|ram~1016_q\,
	combout => \RAM|ram~1072_combout\);

\RAM|ram~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~992_q\);

\RAM|ram~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~960_q\);

\RAM|ram~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~928_q\);

\RAM|ram~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1073_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~960_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~928_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~960_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~928_q\,
	combout => \RAM|ram~1073_combout\);

\RAM|ram~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1024_q\);

\RAM|ram~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1074_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1073_combout\ & ((\RAM|ram~1024_q\))) # (!\RAM|ram~1073_combout\ & (\RAM|ram~992_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~992_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1073_combout\,
	datad => \RAM|ram~1024_q\,
	combout => \RAM|ram~1074_combout\);

\RAM|ram~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~976_q\);

\RAM|ram~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~944_q\);

\RAM|ram~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~912_q\);

\RAM|ram~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1075_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~944_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~912_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~944_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~912_q\,
	combout => \RAM|ram~1075_combout\);

\RAM|ram~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1008_q\);

\RAM|ram~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1076_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1075_combout\ & ((\RAM|ram~1008_q\))) # (!\RAM|ram~1075_combout\ & (\RAM|ram~976_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~976_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1075_combout\,
	datad => \RAM|ram~1008_q\,
	combout => \RAM|ram~1076_combout\);

\RAM|ram~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1077_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1074_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1076_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1074_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1076_combout\,
	combout => \RAM|ram~1077_combout\);

\RAM|ram~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~968_q\);

\RAM|ram~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1000_q\);

\RAM|ram~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~936_q\);

\RAM|ram~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1078_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1000_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~936_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1000_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~936_q\,
	combout => \RAM|ram~1078_combout\);

\RAM|ram~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~1032_q\);

\RAM|ram~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1079_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1078_combout\ & ((\RAM|ram~1032_q\))) # (!\RAM|ram~1078_combout\ & (\RAM|ram~968_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~968_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1078_combout\,
	datad => \RAM|ram~1032_q\,
	combout => \RAM|ram~1079_combout\);

\RAM|ram~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1080_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1077_combout\ & ((\RAM|ram~1079_combout\))) # (!\RAM|ram~1077_combout\ & (\RAM|ram~1072_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1072_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1077_combout\,
	datad => \RAM|ram~1079_combout\,
	combout => \RAM|ram~1080_combout\);

\RAM|ram~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1081_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & ((\RAM|ram~1070_combout\ & ((\RAM|ram~1080_combout\))) # (!\RAM|ram~1070_combout\ & (\RAM|ram~1049_combout\)))) # (!\Processador|FD|ULA|Add0~4_combout\ & (((\RAM|ram~1070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1049_combout\,
	datab => \Processador|FD|ULA|Add0~4_combout\,
	datac => \RAM|ram~1070_combout\,
	datad => \RAM|ram~1080_combout\,
	combout => \RAM|ram~1081_combout\);

\RAM|ram~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~320_q\);

\RAM|ram~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~312_q\);

\RAM|ram~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~304_q\);

\RAM|ram~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1082_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~312_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~312_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~304_q\,
	combout => \RAM|ram~1082_combout\);

\RAM|ram~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~328_q\);

\RAM|ram~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1083_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1082_combout\ & ((\RAM|ram~328_q\))) # (!\RAM|ram~1082_combout\ & (\RAM|ram~320_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~320_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1082_combout\,
	datad => \RAM|ram~328_q\,
	combout => \RAM|ram~1083_combout\);

\RAM|ram~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~344_q\);

\RAM|ram~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~352_q\);

\RAM|ram~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~336_q\);

\RAM|ram~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1084_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~352_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~336_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~352_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~336_q\,
	combout => \RAM|ram~1084_combout\);

\RAM|ram~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~360_q\);

\RAM|ram~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1085_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1084_combout\ & ((\RAM|ram~360_q\))) # (!\RAM|ram~1084_combout\ & (\RAM|ram~344_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~344_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1084_combout\,
	datad => \RAM|ram~360_q\,
	combout => \RAM|ram~1085_combout\);

\RAM|ram~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~280_q\);

\RAM|ram~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~288_q\);

\RAM|ram~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~272_q\);

\RAM|ram~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1086_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~288_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~272_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~288_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~272_q\,
	combout => \RAM|ram~1086_combout\);

\RAM|ram~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~296_q\);

\RAM|ram~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1087_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1086_combout\ & ((\RAM|ram~296_q\))) # (!\RAM|ram~1086_combout\ & (\RAM|ram~280_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~280_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1086_combout\,
	datad => \RAM|ram~296_q\,
	combout => \RAM|ram~1087_combout\);

\RAM|ram~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1088_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~1085_combout\)) # (!\Processador|FD|ULA|Add0~3_combout\ 
-- & ((\RAM|ram~1087_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~1085_combout\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1087_combout\,
	combout => \RAM|ram~1088_combout\);

\RAM|ram~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~384_q\);

\RAM|ram~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~376_q\);

\RAM|ram~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~368_q\);

\RAM|ram~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1089_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~376_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~368_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~376_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~368_q\,
	combout => \RAM|ram~1089_combout\);

\RAM|ram~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~392_q\);

\RAM|ram~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1090_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1089_combout\ & ((\RAM|ram~392_q\))) # (!\RAM|ram~1089_combout\ & (\RAM|ram~384_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~384_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1089_combout\,
	datad => \RAM|ram~392_q\,
	combout => \RAM|ram~1090_combout\);

\RAM|ram~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1091_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1088_combout\ & ((\RAM|ram~1090_combout\))) # (!\RAM|ram~1088_combout\ & (\RAM|ram~1083_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1083_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1088_combout\,
	datad => \RAM|ram~1090_combout\,
	combout => \RAM|ram~1091_combout\);

\RAM|ram~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~192_q\);

\RAM|ram~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~224_q\);

\RAM|ram~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~160_q\);

\RAM|ram~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1092_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~224_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~160_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~224_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~160_q\,
	combout => \RAM|ram~1092_combout\);

\RAM|ram~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~256_q\);

\RAM|ram~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1093_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1092_combout\ & ((\RAM|ram~256_q\))) # (!\RAM|ram~1092_combout\ & (\RAM|ram~192_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~192_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1092_combout\,
	datad => \RAM|ram~256_q\,
	combout => \RAM|ram~1093_combout\);

\RAM|ram~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~176_q\);

\RAM|ram~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~144_q\);

\RAM|ram~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~240_q\);

\RAM|ram~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~208_q\);

\RAM|ram~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1094_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~240_q\) # ((!\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~208_q\ & \Processador|FD|ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~240_q\,
	datac => \RAM|ram~208_q\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \RAM|ram~1094_combout\);

\RAM|ram~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1095_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1094_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1094_combout\ & (\RAM|ram~176_q\)) # (!\RAM|ram~1094_combout\ & ((\RAM|ram~144_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~176_q\,
	datab => \RAM|ram~144_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1094_combout\,
	combout => \RAM|ram~1095_combout\);

\RAM|ram~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~184_q\);

\RAM|ram~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~152_q\);

\RAM|ram~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~216_q\);

\RAM|ram~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~248_q\);

\RAM|ram~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1096_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~248_q\)) # (!\Processador|FD|ULA|Add0~3_combout\))) # (!\Processador|FD|ULA|Add0~2_combout\ & (\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~216_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~216_q\,
	datad => \RAM|ram~248_q\,
	combout => \RAM|ram~1096_combout\);

\RAM|ram~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1097_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1096_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1096_combout\ & (\RAM|ram~184_q\)) # (!\RAM|ram~1096_combout\ & ((\RAM|ram~152_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~184_q\,
	datab => \RAM|ram~152_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~1096_combout\,
	combout => \RAM|ram~1097_combout\);

\RAM|ram~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1098_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (\Processador|FD|ULA|Add0~0_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1097_combout\))) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- (\RAM|ram~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1095_combout\,
	datad => \RAM|ram~1097_combout\,
	combout => \RAM|ram~1098_combout\);

\RAM|ram~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~232_q\);

\RAM|ram~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~200_q\);

\RAM|ram~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~168_q\);

\RAM|ram~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1099_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~200_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~168_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~200_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~168_q\,
	combout => \RAM|ram~1099_combout\);

\RAM|ram~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~264_q\);

\RAM|ram~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1100_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1099_combout\ & ((\RAM|ram~264_q\))) # (!\RAM|ram~1099_combout\ & (\RAM|ram~232_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~232_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1099_combout\,
	datad => \RAM|ram~264_q\,
	combout => \RAM|ram~1100_combout\);

\RAM|ram~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1101_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1098_combout\ & ((\RAM|ram~1100_combout\))) # (!\RAM|ram~1098_combout\ & (\RAM|ram~1093_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1093_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1098_combout\,
	datad => \RAM|ram~1100_combout\,
	combout => \RAM|ram~1101_combout\);

\RAM|ram~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~96_q\);

\RAM|ram~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~88_q\);

\RAM|ram~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~80_q\);

\RAM|ram~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1102_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~88_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~80_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~88_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~80_q\,
	combout => \RAM|ram~1102_combout\);

\RAM|ram~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~104_q\);

\RAM|ram~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1103_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1102_combout\ & ((\RAM|ram~104_q\))) # (!\RAM|ram~1102_combout\ & (\RAM|ram~96_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~96_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1102_combout\,
	datad => \RAM|ram~104_q\,
	combout => \RAM|ram~1103_combout\);

\RAM|ram~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~56_q\);

\RAM|ram~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~64_q\);

\RAM|ram~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~48_q\);

\RAM|ram~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1104_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~64_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~64_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~48_q\,
	combout => \RAM|ram~1104_combout\);

\RAM|ram~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~72_q\);

\RAM|ram~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1105_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1104_combout\ & ((\RAM|ram~72_q\))) # (!\RAM|ram~1104_combout\ & (\RAM|ram~56_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~56_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1104_combout\,
	datad => \RAM|ram~72_q\,
	combout => \RAM|ram~1105_combout\);

\RAM|ram~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~32_q\);

\RAM|ram~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~24_q\);

\RAM|ram~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~16_q\);

\RAM|ram~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1106_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & (((\Processador|FD|ULA|Add0~0_combout\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & ((\Processador|FD|ULA|Add0~0_combout\ & (\RAM|ram~24_q\)) # (!\Processador|FD|ULA|Add0~0_combout\ & 
-- ((\RAM|ram~16_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~1_combout\,
	datab => \RAM|ram~24_q\,
	datac => \Processador|FD|ULA|Add0~0_combout\,
	datad => \RAM|ram~16_q\,
	combout => \RAM|ram~1106_combout\);

\RAM|ram~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~40_q\);

\RAM|ram~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1107_combout\ = (\Processador|FD|ULA|Add0~1_combout\ & ((\RAM|ram~1106_combout\ & ((\RAM|ram~40_q\))) # (!\RAM|ram~1106_combout\ & (\RAM|ram~32_q\)))) # (!\Processador|FD|ULA|Add0~1_combout\ & (((\RAM|ram~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~32_q\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \RAM|ram~1106_combout\,
	datad => \RAM|ram~40_q\,
	combout => \RAM|ram~1107_combout\);

\RAM|ram~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1108_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~1105_combout\)) # (!\Processador|FD|ULA|Add0~2_combout\ 
-- & ((\RAM|ram~1107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~1105_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~1107_combout\,
	combout => \RAM|ram~1108_combout\);

\RAM|ram~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~120_q\);

\RAM|ram~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~128_q\);

\RAM|ram~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~112_q\);

\RAM|ram~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1109_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~128_q\)) # (!\Processador|FD|ULA|Add0~1_combout\ & 
-- ((\RAM|ram~112_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~128_q\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~112_q\,
	combout => \RAM|ram~1109_combout\);

\RAM|ram~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~136_q\);

\RAM|ram~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1110_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1109_combout\ & ((\RAM|ram~136_q\))) # (!\RAM|ram~1109_combout\ & (\RAM|ram~120_q\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~120_q\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1109_combout\,
	datad => \RAM|ram~136_q\,
	combout => \RAM|ram~1110_combout\);

\RAM|ram~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1111_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1108_combout\ & ((\RAM|ram~1110_combout\))) # (!\RAM|ram~1108_combout\ & (\RAM|ram~1103_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1103_combout\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1108_combout\,
	datad => \RAM|ram~1110_combout\,
	combout => \RAM|ram~1111_combout\);

\RAM|ram~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1112_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & (((\Processador|FD|ULA|Add0~4_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & ((\Processador|FD|ULA|Add0~4_combout\ & (\RAM|ram~1101_combout\)) # (!\Processador|FD|ULA|Add0~4_combout\ 
-- & ((\RAM|ram~1111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~5_combout\,
	datab => \RAM|ram~1101_combout\,
	datac => \Processador|FD|ULA|Add0~4_combout\,
	datad => \RAM|ram~1111_combout\,
	combout => \RAM|ram~1112_combout\);

\RAM|ram~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~440_q\);

\RAM|ram~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~472_q\);

\RAM|ram~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~408_q\);

\RAM|ram~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1113_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~472_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~408_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~472_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~408_q\,
	combout => \RAM|ram~1113_combout\);

\RAM|ram~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~504_q\);

\RAM|ram~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1114_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1113_combout\ & ((\RAM|ram~504_q\))) # (!\RAM|ram~1113_combout\ & (\RAM|ram~440_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~440_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1113_combout\,
	datad => \RAM|ram~504_q\,
	combout => \RAM|ram~1114_combout\);

\RAM|ram~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~480_q\);

\RAM|ram~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~448_q\);

\RAM|ram~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~416_q\);

\RAM|ram~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1115_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~448_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~416_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~448_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~416_q\,
	combout => \RAM|ram~1115_combout\);

\RAM|ram~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~512_q\);

\RAM|ram~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1116_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1115_combout\ & ((\RAM|ram~512_q\))) # (!\RAM|ram~1115_combout\ & (\RAM|ram~480_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~480_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1115_combout\,
	datad => \RAM|ram~512_q\,
	combout => \RAM|ram~1116_combout\);

\RAM|ram~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~464_q\);

\RAM|ram~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~432_q\);

\RAM|ram~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~400_q\);

\RAM|ram~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1117_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & (((\Processador|FD|ULA|Add0~2_combout\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|Add0~2_combout\ & (\RAM|ram~432_q\)) # (!\Processador|FD|ULA|Add0~2_combout\ & 
-- ((\RAM|ram~400_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \RAM|ram~432_q\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \RAM|ram~400_q\,
	combout => \RAM|ram~1117_combout\);

\RAM|ram~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~496_q\);

\RAM|ram~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1118_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\RAM|ram~1117_combout\ & ((\RAM|ram~496_q\))) # (!\RAM|ram~1117_combout\ & (\RAM|ram~464_q\)))) # (!\Processador|FD|ULA|Add0~3_combout\ & (((\RAM|ram~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~464_q\,
	datab => \Processador|FD|ULA|Add0~3_combout\,
	datac => \RAM|ram~1117_combout\,
	datad => \RAM|ram~496_q\,
	combout => \RAM|ram~1118_combout\);

\RAM|ram~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1119_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (((\Processador|FD|ULA|Add0~1_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|Add0~1_combout\ & (\RAM|ram~1116_combout\)) # (!\Processador|FD|ULA|Add0~1_combout\ 
-- & ((\RAM|ram~1118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \RAM|ram~1116_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \RAM|ram~1118_combout\,
	combout => \RAM|ram~1119_combout\);

\RAM|ram~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~456_q\);

\RAM|ram~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~488_q\);

\RAM|ram~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~424_q\);

\RAM|ram~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1120_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (((\Processador|FD|ULA|Add0~3_combout\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & ((\Processador|FD|ULA|Add0~3_combout\ & (\RAM|ram~488_q\)) # (!\Processador|FD|ULA|Add0~3_combout\ & 
-- ((\RAM|ram~424_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \RAM|ram~488_q\,
	datac => \Processador|FD|ULA|Add0~3_combout\,
	datad => \RAM|ram~424_q\,
	combout => \RAM|ram~1120_combout\);

\RAM|ram~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \RAM|ram~1878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram~520_q\);

\RAM|ram~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1121_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & ((\RAM|ram~1120_combout\ & ((\RAM|ram~520_q\))) # (!\RAM|ram~1120_combout\ & (\RAM|ram~456_q\)))) # (!\Processador|FD|ULA|Add0~2_combout\ & (((\RAM|ram~1120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~456_q\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \RAM|ram~1120_combout\,
	datad => \RAM|ram~520_q\,
	combout => \RAM|ram~1121_combout\);

\RAM|ram~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1122_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & ((\RAM|ram~1119_combout\ & ((\RAM|ram~1121_combout\))) # (!\RAM|ram~1119_combout\ & (\RAM|ram~1114_combout\)))) # (!\Processador|FD|ULA|Add0~0_combout\ & (((\RAM|ram~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1114_combout\,
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \RAM|ram~1119_combout\,
	datad => \RAM|ram~1121_combout\,
	combout => \RAM|ram~1122_combout\);

\RAM|ram~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1123_combout\ = (\Processador|FD|ULA|Add0~5_combout\ & ((\RAM|ram~1112_combout\ & ((\RAM|ram~1122_combout\))) # (!\RAM|ram~1112_combout\ & (\RAM|ram~1091_combout\)))) # (!\Processador|FD|ULA|Add0~5_combout\ & (((\RAM|ram~1112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1091_combout\,
	datab => \Processador|FD|ULA|Add0~5_combout\,
	datac => \RAM|ram~1112_combout\,
	datad => \RAM|ram~1122_combout\,
	combout => \RAM|ram~1123_combout\);

\RAM|ram~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram~1124_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\RAM|ram~1081_combout\)) # (!\Processador|FD|ULA|Add0~6_combout\ & ((\RAM|ram~1123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1081_combout\,
	datab => \RAM|ram~1123_combout\,
	datad => \Processador|FD|ULA|Add0~6_combout\,
	combout => \RAM|ram~1124_combout\);

\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

\Processador|FD|Banco_Regs|registrador[1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|registrador[1][0]~0_combout\ = (\decodificador|habilita\(1) & ((\SW[0]~input_o\))) # (!\decodificador|habilita\(1) & (\RAM|ram~1124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram~1124_combout\,
	datab => \SW[0]~input_o\,
	datad => \decodificador|habilita\(1),
	combout => \Processador|FD|Banco_Regs|registrador[1][0]~0_combout\);

\Processador|FD|Banco_Regs|registrador[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|registrador[1][0]~0_combout\,
	asdata => \Processador|FD|ULA|Add0~0_combout\,
	sload => \Processador|UC|ALT_INV_Equal2~1_combout\,
	ena => \Processador|FD|Banco_Regs|registrador[1][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processador|FD|Banco_Regs|registrador[1][0]~q\);

\Processador|FD|Banco_Regs|saidaB[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|FD|Banco_Regs|saidaB[0]~1_combout\ = (\Processador|FD|Banco_Regs|registrador[1][0]~q\ & \Processador|FD|Banco_Regs|saidaB[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|Banco_Regs|registrador[1][0]~q\,
	datab => \Processador|FD|Banco_Regs|saidaB[7]~0_combout\,
	combout => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\);

\decodificador|habilita[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[14]~0_combout\ = (\Processador|UC|Equal2~0_combout\ & ((\Processador|FD|ULA|saida[3]~0_combout\ & (\Processador|FD|ULA|soma[7]~14_combout\)) # (!\Processador|FD|ULA|saida[3]~0_combout\ & 
-- ((\Processador|FD|Banco_Regs|saidaA[7]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|UC|Equal2~0_combout\,
	datab => \Processador|FD|ULA|soma[7]~14_combout\,
	datac => \Processador|FD|Banco_Regs|saidaA[7]~7_combout\,
	datad => \Processador|FD|ULA|saida[3]~0_combout\,
	combout => \decodificador|habilita[14]~0_combout\);

\decodificador|habilita[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[14]~1_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\decodificador|habilita[14]~0_combout\ & !\Processador|FD|ULA|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~6_combout\,
	datab => \decodificador|habilita[14]~0_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \decodificador|habilita[14]~1_combout\);

\decodificador|habilita[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[4]~2_combout\ = (\Processador|FD|ULA|Add0~3_combout\ & ((\Processador|FD|ULA|saida[3]~0_combout\ & ((!\Processador|FD|ULA|soma[4]~8_combout\))) # (!\Processador|FD|ULA|saida[3]~0_combout\ & 
-- (!\Processador|FD|Banco_Regs|saidaA[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~3_combout\,
	datab => \Processador|FD|ULA|saida[3]~0_combout\,
	datac => \Processador|FD|Banco_Regs|saidaA[4]~4_combout\,
	datad => \Processador|FD|ULA|soma[4]~8_combout\,
	combout => \decodificador|habilita[4]~2_combout\);

\decodificador|habilita[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[4]~3_combout\ = (!\Processador|FD|ULA|Add0~0_combout\ & (!\Processador|FD|ULA|Add0~1_combout\ & !\Processador|FD|ULA|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Processador|FD|ULA|Add0~0_combout\,
	datac => \Processador|FD|ULA|Add0~1_combout\,
	datad => \Processador|FD|ULA|Add0~2_combout\,
	combout => \decodificador|habilita[4]~3_combout\);

\decodificador|habilita[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[4]~4_combout\ = (\decodificador|habilita[14]~1_combout\ & (\decodificador|habilita[4]~2_combout\ & \decodificador|habilita[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decodificador|habilita[14]~1_combout\,
	datab => \decodificador|habilita[4]~2_combout\,
	datac => \decodificador|habilita[4]~3_combout\,
	combout => \decodificador|habilita[4]~4_combout\);

\saidaLED_Vermelhos|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \decodificador|habilita[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \saidaLED_Vermelhos|saida\(0));

\saidaLED_Vermelhos|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \decodificador|habilita[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \saidaLED_Vermelhos|saida\(1));

\saidaLED_Vermelhos|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \decodificador|habilita[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \saidaLED_Vermelhos|saida\(2));

\saidaLED_Vermelhos|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \decodificador|habilita[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \saidaLED_Vermelhos|saida\(3));

\saidaLED_Vermelhos|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \decodificador|habilita[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \saidaLED_Vermelhos|saida\(4));

\saidaLED_Vermelhos|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \decodificador|habilita[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \saidaLED_Vermelhos|saida\(5));

\saidaLED_Vermelhos|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \decodificador|habilita[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \saidaLED_Vermelhos|saida\(6));

\saidaLED_Vermelhos|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \decodificador|habilita[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \saidaLED_Vermelhos|saida\(7));

\Processador|UC|pontosDeControle[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Processador|UC|pontosDeControle[9]~2_combout\ = (\Processador|FD|PC|DOUT\(2)) # ((\Processador|FD|PC|DOUT\(3)) # ((!\Processador|FD|ROM|memROM~11_combout\) # (!\Processador|FD|PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|PC|DOUT\(2),
	datab => \Processador|FD|PC|DOUT\(3),
	datac => \Processador|FD|PC|DOUT\(1),
	datad => \Processador|FD|ROM|memROM~11_combout\,
	combout => \Processador|UC|pontosDeControle[9]~2_combout\);

\decodificador|habilita[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[4]~7_combout\ = (\Processador|FD|ULA|Add0~6_combout\ & (\decodificador|habilita[14]~0_combout\ & (\decodificador|habilita[4]~2_combout\ & !\Processador|FD|ULA|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~6_combout\,
	datab => \decodificador|habilita[14]~0_combout\,
	datac => \decodificador|habilita[4]~2_combout\,
	datad => \Processador|FD|ULA|Add0~5_combout\,
	combout => \decodificador|habilita[4]~7_combout\);

\decodificador|habilita[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[11]~8_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (\Processador|FD|ULA|Add0~2_combout\ & (\decodificador|habilita[4]~7_combout\ & !\Processador|FD|ULA|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~2_combout\,
	datac => \decodificador|habilita[4]~7_combout\,
	datad => \Processador|FD|ULA|Add0~1_combout\,
	combout => \decodificador|habilita[11]~8_combout\);

\DISPLAY0_1|REG|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \decodificador|habilita[11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY0_1|REG|DOUT\(1));

\DISPLAY0_1|REG|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \decodificador|habilita[11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY0_1|REG|DOUT\(3));

\DISPLAY0_1|REG|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \decodificador|habilita[11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY0_1|REG|DOUT\(0));

\DISPLAY0_1|REG|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \decodificador|habilita[11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY0_1|REG|DOUT\(2));

\DISPLAY0|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY0|rascSaida7seg[0]~0_combout\ = (\DISPLAY0_1|REG|DOUT\(3) & (\DISPLAY0_1|REG|DOUT\(0) & (\DISPLAY0_1|REG|DOUT\(1) $ (\DISPLAY0_1|REG|DOUT\(2))))) # (!\DISPLAY0_1|REG|DOUT\(3) & (!\DISPLAY0_1|REG|DOUT\(1) & (\DISPLAY0_1|REG|DOUT\(0) $ 
-- (\DISPLAY0_1|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(1),
	datab => \DISPLAY0_1|REG|DOUT\(3),
	datac => \DISPLAY0_1|REG|DOUT\(0),
	datad => \DISPLAY0_1|REG|DOUT\(2),
	combout => \DISPLAY0|rascSaida7seg[0]~0_combout\);

\DISPLAY0|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY0|rascSaida7seg[1]~1_combout\ = (\DISPLAY0_1|REG|DOUT\(1) & ((\DISPLAY0_1|REG|DOUT\(0) & (\DISPLAY0_1|REG|DOUT\(3))) # (!\DISPLAY0_1|REG|DOUT\(0) & ((\DISPLAY0_1|REG|DOUT\(2)))))) # (!\DISPLAY0_1|REG|DOUT\(1) & (\DISPLAY0_1|REG|DOUT\(2) & 
-- (\DISPLAY0_1|REG|DOUT\(3) $ (\DISPLAY0_1|REG|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(1),
	datab => \DISPLAY0_1|REG|DOUT\(3),
	datac => \DISPLAY0_1|REG|DOUT\(2),
	datad => \DISPLAY0_1|REG|DOUT\(0),
	combout => \DISPLAY0|rascSaida7seg[1]~1_combout\);

\DISPLAY0|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY0|rascSaida7seg[2]~2_combout\ = (\DISPLAY0_1|REG|DOUT\(3) & (\DISPLAY0_1|REG|DOUT\(2) & ((\DISPLAY0_1|REG|DOUT\(1)) # (!\DISPLAY0_1|REG|DOUT\(0))))) # (!\DISPLAY0_1|REG|DOUT\(3) & (!\DISPLAY0_1|REG|DOUT\(2) & (\DISPLAY0_1|REG|DOUT\(1) & 
-- !\DISPLAY0_1|REG|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(3),
	datab => \DISPLAY0_1|REG|DOUT\(2),
	datac => \DISPLAY0_1|REG|DOUT\(1),
	datad => \DISPLAY0_1|REG|DOUT\(0),
	combout => \DISPLAY0|rascSaida7seg[2]~2_combout\);

\DISPLAY0|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY0|rascSaida7seg[3]~3_combout\ = (\DISPLAY0_1|REG|DOUT\(1) & ((\DISPLAY0_1|REG|DOUT\(0) & (\DISPLAY0_1|REG|DOUT\(2))) # (!\DISPLAY0_1|REG|DOUT\(0) & (!\DISPLAY0_1|REG|DOUT\(2) & \DISPLAY0_1|REG|DOUT\(3))))) # (!\DISPLAY0_1|REG|DOUT\(1) & 
-- (!\DISPLAY0_1|REG|DOUT\(3) & (\DISPLAY0_1|REG|DOUT\(0) $ (\DISPLAY0_1|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(0),
	datab => \DISPLAY0_1|REG|DOUT\(1),
	datac => \DISPLAY0_1|REG|DOUT\(2),
	datad => \DISPLAY0_1|REG|DOUT\(3),
	combout => \DISPLAY0|rascSaida7seg[3]~3_combout\);

\DISPLAY0|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY0|rascSaida7seg[4]~4_combout\ = (\DISPLAY0_1|REG|DOUT\(1) & (((\DISPLAY0_1|REG|DOUT\(0) & !\DISPLAY0_1|REG|DOUT\(3))))) # (!\DISPLAY0_1|REG|DOUT\(1) & ((\DISPLAY0_1|REG|DOUT\(2) & ((!\DISPLAY0_1|REG|DOUT\(3)))) # (!\DISPLAY0_1|REG|DOUT\(2) & 
-- (\DISPLAY0_1|REG|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(2),
	datab => \DISPLAY0_1|REG|DOUT\(0),
	datac => \DISPLAY0_1|REG|DOUT\(3),
	datad => \DISPLAY0_1|REG|DOUT\(1),
	combout => \DISPLAY0|rascSaida7seg[4]~4_combout\);

\DISPLAY0|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY0|rascSaida7seg[5]~5_combout\ = (\DISPLAY0_1|REG|DOUT\(1) & (!\DISPLAY0_1|REG|DOUT\(3) & ((\DISPLAY0_1|REG|DOUT\(0)) # (!\DISPLAY0_1|REG|DOUT\(2))))) # (!\DISPLAY0_1|REG|DOUT\(1) & (\DISPLAY0_1|REG|DOUT\(0) & (\DISPLAY0_1|REG|DOUT\(3) $ 
-- (!\DISPLAY0_1|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(1),
	datab => \DISPLAY0_1|REG|DOUT\(0),
	datac => \DISPLAY0_1|REG|DOUT\(3),
	datad => \DISPLAY0_1|REG|DOUT\(2),
	combout => \DISPLAY0|rascSaida7seg[5]~5_combout\);

\DISPLAY0|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY0|rascSaida7seg[6]~6_combout\ = (\DISPLAY0_1|REG|DOUT\(0) & (!\DISPLAY0_1|REG|DOUT\(3) & (\DISPLAY0_1|REG|DOUT\(2) $ (!\DISPLAY0_1|REG|DOUT\(1))))) # (!\DISPLAY0_1|REG|DOUT\(0) & (!\DISPLAY0_1|REG|DOUT\(1) & (\DISPLAY0_1|REG|DOUT\(2) $ 
-- (!\DISPLAY0_1|REG|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(2),
	datab => \DISPLAY0_1|REG|DOUT\(0),
	datac => \DISPLAY0_1|REG|DOUT\(1),
	datad => \DISPLAY0_1|REG|DOUT\(3),
	combout => \DISPLAY0|rascSaida7seg[6]~6_combout\);

\DISPLAY0_1|REG|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \decodificador|habilita[11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY0_1|REG|DOUT\(5));

\DISPLAY0_1|REG|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \decodificador|habilita[11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY0_1|REG|DOUT\(7));

\DISPLAY0_1|REG|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \decodificador|habilita[11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY0_1|REG|DOUT\(4));

\DISPLAY0_1|REG|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \decodificador|habilita[11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY0_1|REG|DOUT\(6));

\DISPLAY1|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY1|rascSaida7seg[0]~0_combout\ = (\DISPLAY0_1|REG|DOUT\(7) & (\DISPLAY0_1|REG|DOUT\(4) & (\DISPLAY0_1|REG|DOUT\(5) $ (\DISPLAY0_1|REG|DOUT\(6))))) # (!\DISPLAY0_1|REG|DOUT\(7) & (!\DISPLAY0_1|REG|DOUT\(5) & (\DISPLAY0_1|REG|DOUT\(4) $ 
-- (\DISPLAY0_1|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(5),
	datab => \DISPLAY0_1|REG|DOUT\(7),
	datac => \DISPLAY0_1|REG|DOUT\(4),
	datad => \DISPLAY0_1|REG|DOUT\(6),
	combout => \DISPLAY1|rascSaida7seg[0]~0_combout\);

\DISPLAY1|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY1|rascSaida7seg[1]~1_combout\ = (\DISPLAY0_1|REG|DOUT\(5) & ((\DISPLAY0_1|REG|DOUT\(4) & (\DISPLAY0_1|REG|DOUT\(7))) # (!\DISPLAY0_1|REG|DOUT\(4) & ((\DISPLAY0_1|REG|DOUT\(6)))))) # (!\DISPLAY0_1|REG|DOUT\(5) & (\DISPLAY0_1|REG|DOUT\(6) & 
-- (\DISPLAY0_1|REG|DOUT\(7) $ (\DISPLAY0_1|REG|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(5),
	datab => \DISPLAY0_1|REG|DOUT\(7),
	datac => \DISPLAY0_1|REG|DOUT\(6),
	datad => \DISPLAY0_1|REG|DOUT\(4),
	combout => \DISPLAY1|rascSaida7seg[1]~1_combout\);

\DISPLAY1|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY1|rascSaida7seg[2]~2_combout\ = (\DISPLAY0_1|REG|DOUT\(7) & (\DISPLAY0_1|REG|DOUT\(6) & ((\DISPLAY0_1|REG|DOUT\(5)) # (!\DISPLAY0_1|REG|DOUT\(4))))) # (!\DISPLAY0_1|REG|DOUT\(7) & (!\DISPLAY0_1|REG|DOUT\(6) & (\DISPLAY0_1|REG|DOUT\(5) & 
-- !\DISPLAY0_1|REG|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(7),
	datab => \DISPLAY0_1|REG|DOUT\(6),
	datac => \DISPLAY0_1|REG|DOUT\(5),
	datad => \DISPLAY0_1|REG|DOUT\(4),
	combout => \DISPLAY1|rascSaida7seg[2]~2_combout\);

\DISPLAY1|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY1|rascSaida7seg[3]~3_combout\ = (\DISPLAY0_1|REG|DOUT\(5) & ((\DISPLAY0_1|REG|DOUT\(4) & (\DISPLAY0_1|REG|DOUT\(6))) # (!\DISPLAY0_1|REG|DOUT\(4) & (!\DISPLAY0_1|REG|DOUT\(6) & \DISPLAY0_1|REG|DOUT\(7))))) # (!\DISPLAY0_1|REG|DOUT\(5) & 
-- (!\DISPLAY0_1|REG|DOUT\(7) & (\DISPLAY0_1|REG|DOUT\(4) $ (\DISPLAY0_1|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(4),
	datab => \DISPLAY0_1|REG|DOUT\(5),
	datac => \DISPLAY0_1|REG|DOUT\(6),
	datad => \DISPLAY0_1|REG|DOUT\(7),
	combout => \DISPLAY1|rascSaida7seg[3]~3_combout\);

\DISPLAY1|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY1|rascSaida7seg[4]~4_combout\ = (\DISPLAY0_1|REG|DOUT\(5) & (((\DISPLAY0_1|REG|DOUT\(4) & !\DISPLAY0_1|REG|DOUT\(7))))) # (!\DISPLAY0_1|REG|DOUT\(5) & ((\DISPLAY0_1|REG|DOUT\(6) & ((!\DISPLAY0_1|REG|DOUT\(7)))) # (!\DISPLAY0_1|REG|DOUT\(6) & 
-- (\DISPLAY0_1|REG|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(6),
	datab => \DISPLAY0_1|REG|DOUT\(4),
	datac => \DISPLAY0_1|REG|DOUT\(7),
	datad => \DISPLAY0_1|REG|DOUT\(5),
	combout => \DISPLAY1|rascSaida7seg[4]~4_combout\);

\DISPLAY1|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY1|rascSaida7seg[5]~5_combout\ = (\DISPLAY0_1|REG|DOUT\(5) & (!\DISPLAY0_1|REG|DOUT\(7) & ((\DISPLAY0_1|REG|DOUT\(4)) # (!\DISPLAY0_1|REG|DOUT\(6))))) # (!\DISPLAY0_1|REG|DOUT\(5) & (\DISPLAY0_1|REG|DOUT\(4) & (\DISPLAY0_1|REG|DOUT\(7) $ 
-- (!\DISPLAY0_1|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(5),
	datab => \DISPLAY0_1|REG|DOUT\(4),
	datac => \DISPLAY0_1|REG|DOUT\(7),
	datad => \DISPLAY0_1|REG|DOUT\(6),
	combout => \DISPLAY1|rascSaida7seg[5]~5_combout\);

\DISPLAY1|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY1|rascSaida7seg[6]~6_combout\ = (\DISPLAY0_1|REG|DOUT\(4) & (!\DISPLAY0_1|REG|DOUT\(7) & (\DISPLAY0_1|REG|DOUT\(6) $ (!\DISPLAY0_1|REG|DOUT\(5))))) # (!\DISPLAY0_1|REG|DOUT\(4) & (!\DISPLAY0_1|REG|DOUT\(5) & (\DISPLAY0_1|REG|DOUT\(6) $ 
-- (!\DISPLAY0_1|REG|DOUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY0_1|REG|DOUT\(6),
	datab => \DISPLAY0_1|REG|DOUT\(4),
	datac => \DISPLAY0_1|REG|DOUT\(5),
	datad => \DISPLAY0_1|REG|DOUT\(7),
	combout => \DISPLAY1|rascSaida7seg[6]~6_combout\);

\decodificador|habilita[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[1]~9_combout\ = (!\Processador|FD|ULA|Add0~0_combout\ & ((\Processador|FD|ULA|saida[3]~0_combout\ & (\Processador|FD|ULA|soma[1]~2_combout\)) # (!\Processador|FD|ULA|saida[3]~0_combout\ & 
-- ((\Processador|FD|Banco_Regs|saidaA[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|soma[1]~2_combout\,
	datab => \Processador|FD|Banco_Regs|saidaA[1]~1_combout\,
	datac => \Processador|FD|ULA|saida[3]~0_combout\,
	datad => \Processador|FD|ULA|Add0~0_combout\,
	combout => \decodificador|habilita[1]~9_combout\);

\decodificador|habilita[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[12]~10_combout\ = (\Processador|FD|ULA|Add0~2_combout\ & (\decodificador|habilita[14]~1_combout\ & (\decodificador|habilita[4]~2_combout\ & \decodificador|habilita[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~2_combout\,
	datab => \decodificador|habilita[14]~1_combout\,
	datac => \decodificador|habilita[4]~2_combout\,
	datad => \decodificador|habilita[1]~9_combout\,
	combout => \decodificador|habilita[12]~10_combout\);

\DISPLAY2_3|REG|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \decodificador|habilita[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY2_3|REG|DOUT\(1));

\DISPLAY2_3|REG|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \decodificador|habilita[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY2_3|REG|DOUT\(3));

\DISPLAY2_3|REG|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \decodificador|habilita[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY2_3|REG|DOUT\(0));

\DISPLAY2_3|REG|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \decodificador|habilita[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY2_3|REG|DOUT\(2));

\DISPLAY2|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY2|rascSaida7seg[0]~0_combout\ = (\DISPLAY2_3|REG|DOUT\(3) & (\DISPLAY2_3|REG|DOUT\(0) & (\DISPLAY2_3|REG|DOUT\(1) $ (\DISPLAY2_3|REG|DOUT\(2))))) # (!\DISPLAY2_3|REG|DOUT\(3) & (!\DISPLAY2_3|REG|DOUT\(1) & (\DISPLAY2_3|REG|DOUT\(0) $ 
-- (\DISPLAY2_3|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(1),
	datab => \DISPLAY2_3|REG|DOUT\(3),
	datac => \DISPLAY2_3|REG|DOUT\(0),
	datad => \DISPLAY2_3|REG|DOUT\(2),
	combout => \DISPLAY2|rascSaida7seg[0]~0_combout\);

\DISPLAY2|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY2|rascSaida7seg[1]~1_combout\ = (\DISPLAY2_3|REG|DOUT\(1) & ((\DISPLAY2_3|REG|DOUT\(0) & (\DISPLAY2_3|REG|DOUT\(3))) # (!\DISPLAY2_3|REG|DOUT\(0) & ((\DISPLAY2_3|REG|DOUT\(2)))))) # (!\DISPLAY2_3|REG|DOUT\(1) & (\DISPLAY2_3|REG|DOUT\(2) & 
-- (\DISPLAY2_3|REG|DOUT\(3) $ (\DISPLAY2_3|REG|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(1),
	datab => \DISPLAY2_3|REG|DOUT\(3),
	datac => \DISPLAY2_3|REG|DOUT\(2),
	datad => \DISPLAY2_3|REG|DOUT\(0),
	combout => \DISPLAY2|rascSaida7seg[1]~1_combout\);

\DISPLAY2|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY2|rascSaida7seg[2]~2_combout\ = (\DISPLAY2_3|REG|DOUT\(3) & (\DISPLAY2_3|REG|DOUT\(2) & ((\DISPLAY2_3|REG|DOUT\(1)) # (!\DISPLAY2_3|REG|DOUT\(0))))) # (!\DISPLAY2_3|REG|DOUT\(3) & (!\DISPLAY2_3|REG|DOUT\(2) & (\DISPLAY2_3|REG|DOUT\(1) & 
-- !\DISPLAY2_3|REG|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(3),
	datab => \DISPLAY2_3|REG|DOUT\(2),
	datac => \DISPLAY2_3|REG|DOUT\(1),
	datad => \DISPLAY2_3|REG|DOUT\(0),
	combout => \DISPLAY2|rascSaida7seg[2]~2_combout\);

\DISPLAY2|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY2|rascSaida7seg[3]~3_combout\ = (\DISPLAY2_3|REG|DOUT\(1) & ((\DISPLAY2_3|REG|DOUT\(0) & (\DISPLAY2_3|REG|DOUT\(2))) # (!\DISPLAY2_3|REG|DOUT\(0) & (!\DISPLAY2_3|REG|DOUT\(2) & \DISPLAY2_3|REG|DOUT\(3))))) # (!\DISPLAY2_3|REG|DOUT\(1) & 
-- (!\DISPLAY2_3|REG|DOUT\(3) & (\DISPLAY2_3|REG|DOUT\(0) $ (\DISPLAY2_3|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(0),
	datab => \DISPLAY2_3|REG|DOUT\(1),
	datac => \DISPLAY2_3|REG|DOUT\(2),
	datad => \DISPLAY2_3|REG|DOUT\(3),
	combout => \DISPLAY2|rascSaida7seg[3]~3_combout\);

\DISPLAY2|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY2|rascSaida7seg[4]~4_combout\ = (\DISPLAY2_3|REG|DOUT\(1) & (((\DISPLAY2_3|REG|DOUT\(0) & !\DISPLAY2_3|REG|DOUT\(3))))) # (!\DISPLAY2_3|REG|DOUT\(1) & ((\DISPLAY2_3|REG|DOUT\(2) & ((!\DISPLAY2_3|REG|DOUT\(3)))) # (!\DISPLAY2_3|REG|DOUT\(2) & 
-- (\DISPLAY2_3|REG|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(2),
	datab => \DISPLAY2_3|REG|DOUT\(0),
	datac => \DISPLAY2_3|REG|DOUT\(3),
	datad => \DISPLAY2_3|REG|DOUT\(1),
	combout => \DISPLAY2|rascSaida7seg[4]~4_combout\);

\DISPLAY2|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY2|rascSaida7seg[5]~5_combout\ = (\DISPLAY2_3|REG|DOUT\(1) & (!\DISPLAY2_3|REG|DOUT\(3) & ((\DISPLAY2_3|REG|DOUT\(0)) # (!\DISPLAY2_3|REG|DOUT\(2))))) # (!\DISPLAY2_3|REG|DOUT\(1) & (\DISPLAY2_3|REG|DOUT\(0) & (\DISPLAY2_3|REG|DOUT\(3) $ 
-- (!\DISPLAY2_3|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(1),
	datab => \DISPLAY2_3|REG|DOUT\(0),
	datac => \DISPLAY2_3|REG|DOUT\(3),
	datad => \DISPLAY2_3|REG|DOUT\(2),
	combout => \DISPLAY2|rascSaida7seg[5]~5_combout\);

\DISPLAY2|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY2|rascSaida7seg[6]~6_combout\ = (\DISPLAY2_3|REG|DOUT\(0) & (!\DISPLAY2_3|REG|DOUT\(3) & (\DISPLAY2_3|REG|DOUT\(2) $ (!\DISPLAY2_3|REG|DOUT\(1))))) # (!\DISPLAY2_3|REG|DOUT\(0) & (!\DISPLAY2_3|REG|DOUT\(1) & (\DISPLAY2_3|REG|DOUT\(2) $ 
-- (!\DISPLAY2_3|REG|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(2),
	datab => \DISPLAY2_3|REG|DOUT\(0),
	datac => \DISPLAY2_3|REG|DOUT\(1),
	datad => \DISPLAY2_3|REG|DOUT\(3),
	combout => \DISPLAY2|rascSaida7seg[6]~6_combout\);

\DISPLAY2_3|REG|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \decodificador|habilita[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY2_3|REG|DOUT\(5));

\DISPLAY2_3|REG|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \decodificador|habilita[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY2_3|REG|DOUT\(7));

\DISPLAY2_3|REG|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \decodificador|habilita[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY2_3|REG|DOUT\(4));

\DISPLAY2_3|REG|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \decodificador|habilita[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY2_3|REG|DOUT\(6));

\DISPLAY3|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY3|rascSaida7seg[0]~0_combout\ = (\DISPLAY2_3|REG|DOUT\(7) & (\DISPLAY2_3|REG|DOUT\(4) & (\DISPLAY2_3|REG|DOUT\(5) $ (\DISPLAY2_3|REG|DOUT\(6))))) # (!\DISPLAY2_3|REG|DOUT\(7) & (!\DISPLAY2_3|REG|DOUT\(5) & (\DISPLAY2_3|REG|DOUT\(4) $ 
-- (\DISPLAY2_3|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(5),
	datab => \DISPLAY2_3|REG|DOUT\(7),
	datac => \DISPLAY2_3|REG|DOUT\(4),
	datad => \DISPLAY2_3|REG|DOUT\(6),
	combout => \DISPLAY3|rascSaida7seg[0]~0_combout\);

\DISPLAY3|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY3|rascSaida7seg[1]~1_combout\ = (\DISPLAY2_3|REG|DOUT\(5) & ((\DISPLAY2_3|REG|DOUT\(4) & (\DISPLAY2_3|REG|DOUT\(7))) # (!\DISPLAY2_3|REG|DOUT\(4) & ((\DISPLAY2_3|REG|DOUT\(6)))))) # (!\DISPLAY2_3|REG|DOUT\(5) & (\DISPLAY2_3|REG|DOUT\(6) & 
-- (\DISPLAY2_3|REG|DOUT\(7) $ (\DISPLAY2_3|REG|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(5),
	datab => \DISPLAY2_3|REG|DOUT\(7),
	datac => \DISPLAY2_3|REG|DOUT\(6),
	datad => \DISPLAY2_3|REG|DOUT\(4),
	combout => \DISPLAY3|rascSaida7seg[1]~1_combout\);

\DISPLAY3|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY3|rascSaida7seg[2]~2_combout\ = (\DISPLAY2_3|REG|DOUT\(7) & (\DISPLAY2_3|REG|DOUT\(6) & ((\DISPLAY2_3|REG|DOUT\(5)) # (!\DISPLAY2_3|REG|DOUT\(4))))) # (!\DISPLAY2_3|REG|DOUT\(7) & (!\DISPLAY2_3|REG|DOUT\(6) & (\DISPLAY2_3|REG|DOUT\(5) & 
-- !\DISPLAY2_3|REG|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(7),
	datab => \DISPLAY2_3|REG|DOUT\(6),
	datac => \DISPLAY2_3|REG|DOUT\(5),
	datad => \DISPLAY2_3|REG|DOUT\(4),
	combout => \DISPLAY3|rascSaida7seg[2]~2_combout\);

\DISPLAY3|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY3|rascSaida7seg[3]~3_combout\ = (\DISPLAY2_3|REG|DOUT\(5) & ((\DISPLAY2_3|REG|DOUT\(4) & (\DISPLAY2_3|REG|DOUT\(6))) # (!\DISPLAY2_3|REG|DOUT\(4) & (!\DISPLAY2_3|REG|DOUT\(6) & \DISPLAY2_3|REG|DOUT\(7))))) # (!\DISPLAY2_3|REG|DOUT\(5) & 
-- (!\DISPLAY2_3|REG|DOUT\(7) & (\DISPLAY2_3|REG|DOUT\(4) $ (\DISPLAY2_3|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(4),
	datab => \DISPLAY2_3|REG|DOUT\(5),
	datac => \DISPLAY2_3|REG|DOUT\(6),
	datad => \DISPLAY2_3|REG|DOUT\(7),
	combout => \DISPLAY3|rascSaida7seg[3]~3_combout\);

\DISPLAY3|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY3|rascSaida7seg[4]~4_combout\ = (\DISPLAY2_3|REG|DOUT\(5) & (((\DISPLAY2_3|REG|DOUT\(4) & !\DISPLAY2_3|REG|DOUT\(7))))) # (!\DISPLAY2_3|REG|DOUT\(5) & ((\DISPLAY2_3|REG|DOUT\(6) & ((!\DISPLAY2_3|REG|DOUT\(7)))) # (!\DISPLAY2_3|REG|DOUT\(6) & 
-- (\DISPLAY2_3|REG|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(6),
	datab => \DISPLAY2_3|REG|DOUT\(4),
	datac => \DISPLAY2_3|REG|DOUT\(7),
	datad => \DISPLAY2_3|REG|DOUT\(5),
	combout => \DISPLAY3|rascSaida7seg[4]~4_combout\);

\DISPLAY3|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY3|rascSaida7seg[5]~5_combout\ = (\DISPLAY2_3|REG|DOUT\(5) & (!\DISPLAY2_3|REG|DOUT\(7) & ((\DISPLAY2_3|REG|DOUT\(4)) # (!\DISPLAY2_3|REG|DOUT\(6))))) # (!\DISPLAY2_3|REG|DOUT\(5) & (\DISPLAY2_3|REG|DOUT\(4) & (\DISPLAY2_3|REG|DOUT\(7) $ 
-- (!\DISPLAY2_3|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(5),
	datab => \DISPLAY2_3|REG|DOUT\(4),
	datac => \DISPLAY2_3|REG|DOUT\(7),
	datad => \DISPLAY2_3|REG|DOUT\(6),
	combout => \DISPLAY3|rascSaida7seg[5]~5_combout\);

\DISPLAY3|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY3|rascSaida7seg[6]~6_combout\ = (\DISPLAY2_3|REG|DOUT\(4) & (!\DISPLAY2_3|REG|DOUT\(7) & (\DISPLAY2_3|REG|DOUT\(6) $ (!\DISPLAY2_3|REG|DOUT\(5))))) # (!\DISPLAY2_3|REG|DOUT\(4) & (!\DISPLAY2_3|REG|DOUT\(5) & (\DISPLAY2_3|REG|DOUT\(6) $ 
-- (!\DISPLAY2_3|REG|DOUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY2_3|REG|DOUT\(6),
	datab => \DISPLAY2_3|REG|DOUT\(4),
	datac => \DISPLAY2_3|REG|DOUT\(5),
	datad => \DISPLAY2_3|REG|DOUT\(7),
	combout => \DISPLAY3|rascSaida7seg[6]~6_combout\);

\decodificador|habilita[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[13]~11_combout\ = (\Processador|FD|ULA|Add0~0_combout\ & (\Processador|FD|ULA|Add0~1_combout\ & (\Processador|FD|ULA|Add0~2_combout\ & \decodificador|habilita[4]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~0_combout\,
	datab => \Processador|FD|ULA|Add0~1_combout\,
	datac => \Processador|FD|ULA|Add0~2_combout\,
	datad => \decodificador|habilita[4]~7_combout\,
	combout => \decodificador|habilita[13]~11_combout\);

\DISPLAY4_5|REG|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \decodificador|habilita[13]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY4_5|REG|DOUT\(1));

\DISPLAY4_5|REG|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \decodificador|habilita[13]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY4_5|REG|DOUT\(3));

\DISPLAY4_5|REG|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \decodificador|habilita[13]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY4_5|REG|DOUT\(0));

\DISPLAY4_5|REG|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \decodificador|habilita[13]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY4_5|REG|DOUT\(2));

\DISPLAY4|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY4|rascSaida7seg[0]~0_combout\ = (\DISPLAY4_5|REG|DOUT\(3) & (\DISPLAY4_5|REG|DOUT\(0) & (\DISPLAY4_5|REG|DOUT\(1) $ (\DISPLAY4_5|REG|DOUT\(2))))) # (!\DISPLAY4_5|REG|DOUT\(3) & (!\DISPLAY4_5|REG|DOUT\(1) & (\DISPLAY4_5|REG|DOUT\(0) $ 
-- (\DISPLAY4_5|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(1),
	datab => \DISPLAY4_5|REG|DOUT\(3),
	datac => \DISPLAY4_5|REG|DOUT\(0),
	datad => \DISPLAY4_5|REG|DOUT\(2),
	combout => \DISPLAY4|rascSaida7seg[0]~0_combout\);

\DISPLAY4|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY4|rascSaida7seg[1]~1_combout\ = (\DISPLAY4_5|REG|DOUT\(1) & ((\DISPLAY4_5|REG|DOUT\(0) & (\DISPLAY4_5|REG|DOUT\(3))) # (!\DISPLAY4_5|REG|DOUT\(0) & ((\DISPLAY4_5|REG|DOUT\(2)))))) # (!\DISPLAY4_5|REG|DOUT\(1) & (\DISPLAY4_5|REG|DOUT\(2) & 
-- (\DISPLAY4_5|REG|DOUT\(3) $ (\DISPLAY4_5|REG|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(1),
	datab => \DISPLAY4_5|REG|DOUT\(3),
	datac => \DISPLAY4_5|REG|DOUT\(2),
	datad => \DISPLAY4_5|REG|DOUT\(0),
	combout => \DISPLAY4|rascSaida7seg[1]~1_combout\);

\DISPLAY4|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY4|rascSaida7seg[2]~2_combout\ = (\DISPLAY4_5|REG|DOUT\(3) & (\DISPLAY4_5|REG|DOUT\(2) & ((\DISPLAY4_5|REG|DOUT\(1)) # (!\DISPLAY4_5|REG|DOUT\(0))))) # (!\DISPLAY4_5|REG|DOUT\(3) & (!\DISPLAY4_5|REG|DOUT\(2) & (\DISPLAY4_5|REG|DOUT\(1) & 
-- !\DISPLAY4_5|REG|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(3),
	datab => \DISPLAY4_5|REG|DOUT\(2),
	datac => \DISPLAY4_5|REG|DOUT\(1),
	datad => \DISPLAY4_5|REG|DOUT\(0),
	combout => \DISPLAY4|rascSaida7seg[2]~2_combout\);

\DISPLAY4|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY4|rascSaida7seg[3]~3_combout\ = (\DISPLAY4_5|REG|DOUT\(1) & ((\DISPLAY4_5|REG|DOUT\(0) & (\DISPLAY4_5|REG|DOUT\(2))) # (!\DISPLAY4_5|REG|DOUT\(0) & (!\DISPLAY4_5|REG|DOUT\(2) & \DISPLAY4_5|REG|DOUT\(3))))) # (!\DISPLAY4_5|REG|DOUT\(1) & 
-- (!\DISPLAY4_5|REG|DOUT\(3) & (\DISPLAY4_5|REG|DOUT\(0) $ (\DISPLAY4_5|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(0),
	datab => \DISPLAY4_5|REG|DOUT\(1),
	datac => \DISPLAY4_5|REG|DOUT\(2),
	datad => \DISPLAY4_5|REG|DOUT\(3),
	combout => \DISPLAY4|rascSaida7seg[3]~3_combout\);

\DISPLAY4|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY4|rascSaida7seg[4]~4_combout\ = (\DISPLAY4_5|REG|DOUT\(1) & (((\DISPLAY4_5|REG|DOUT\(0) & !\DISPLAY4_5|REG|DOUT\(3))))) # (!\DISPLAY4_5|REG|DOUT\(1) & ((\DISPLAY4_5|REG|DOUT\(2) & ((!\DISPLAY4_5|REG|DOUT\(3)))) # (!\DISPLAY4_5|REG|DOUT\(2) & 
-- (\DISPLAY4_5|REG|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(2),
	datab => \DISPLAY4_5|REG|DOUT\(0),
	datac => \DISPLAY4_5|REG|DOUT\(3),
	datad => \DISPLAY4_5|REG|DOUT\(1),
	combout => \DISPLAY4|rascSaida7seg[4]~4_combout\);

\DISPLAY4|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY4|rascSaida7seg[5]~5_combout\ = (\DISPLAY4_5|REG|DOUT\(1) & (!\DISPLAY4_5|REG|DOUT\(3) & ((\DISPLAY4_5|REG|DOUT\(0)) # (!\DISPLAY4_5|REG|DOUT\(2))))) # (!\DISPLAY4_5|REG|DOUT\(1) & (\DISPLAY4_5|REG|DOUT\(0) & (\DISPLAY4_5|REG|DOUT\(3) $ 
-- (!\DISPLAY4_5|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(1),
	datab => \DISPLAY4_5|REG|DOUT\(0),
	datac => \DISPLAY4_5|REG|DOUT\(3),
	datad => \DISPLAY4_5|REG|DOUT\(2),
	combout => \DISPLAY4|rascSaida7seg[5]~5_combout\);

\DISPLAY4|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY4|rascSaida7seg[6]~6_combout\ = (\DISPLAY4_5|REG|DOUT\(0) & (!\DISPLAY4_5|REG|DOUT\(3) & (\DISPLAY4_5|REG|DOUT\(2) $ (!\DISPLAY4_5|REG|DOUT\(1))))) # (!\DISPLAY4_5|REG|DOUT\(0) & (!\DISPLAY4_5|REG|DOUT\(1) & (\DISPLAY4_5|REG|DOUT\(2) $ 
-- (!\DISPLAY4_5|REG|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(2),
	datab => \DISPLAY4_5|REG|DOUT\(0),
	datac => \DISPLAY4_5|REG|DOUT\(1),
	datad => \DISPLAY4_5|REG|DOUT\(3),
	combout => \DISPLAY4|rascSaida7seg[6]~6_combout\);

\DISPLAY4_5|REG|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \decodificador|habilita[13]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY4_5|REG|DOUT\(5));

\DISPLAY4_5|REG|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \decodificador|habilita[13]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY4_5|REG|DOUT\(7));

\DISPLAY4_5|REG|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \decodificador|habilita[13]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY4_5|REG|DOUT\(4));

\DISPLAY4_5|REG|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \decodificador|habilita[13]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY4_5|REG|DOUT\(6));

\DISPLAY5|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY5|rascSaida7seg[0]~0_combout\ = (\DISPLAY4_5|REG|DOUT\(7) & (\DISPLAY4_5|REG|DOUT\(4) & (\DISPLAY4_5|REG|DOUT\(5) $ (\DISPLAY4_5|REG|DOUT\(6))))) # (!\DISPLAY4_5|REG|DOUT\(7) & (!\DISPLAY4_5|REG|DOUT\(5) & (\DISPLAY4_5|REG|DOUT\(4) $ 
-- (\DISPLAY4_5|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(5),
	datab => \DISPLAY4_5|REG|DOUT\(7),
	datac => \DISPLAY4_5|REG|DOUT\(4),
	datad => \DISPLAY4_5|REG|DOUT\(6),
	combout => \DISPLAY5|rascSaida7seg[0]~0_combout\);

\DISPLAY5|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY5|rascSaida7seg[1]~1_combout\ = (\DISPLAY4_5|REG|DOUT\(5) & ((\DISPLAY4_5|REG|DOUT\(4) & (\DISPLAY4_5|REG|DOUT\(7))) # (!\DISPLAY4_5|REG|DOUT\(4) & ((\DISPLAY4_5|REG|DOUT\(6)))))) # (!\DISPLAY4_5|REG|DOUT\(5) & (\DISPLAY4_5|REG|DOUT\(6) & 
-- (\DISPLAY4_5|REG|DOUT\(7) $ (\DISPLAY4_5|REG|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(5),
	datab => \DISPLAY4_5|REG|DOUT\(7),
	datac => \DISPLAY4_5|REG|DOUT\(6),
	datad => \DISPLAY4_5|REG|DOUT\(4),
	combout => \DISPLAY5|rascSaida7seg[1]~1_combout\);

\DISPLAY5|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY5|rascSaida7seg[2]~2_combout\ = (\DISPLAY4_5|REG|DOUT\(7) & (\DISPLAY4_5|REG|DOUT\(6) & ((\DISPLAY4_5|REG|DOUT\(5)) # (!\DISPLAY4_5|REG|DOUT\(4))))) # (!\DISPLAY4_5|REG|DOUT\(7) & (!\DISPLAY4_5|REG|DOUT\(6) & (\DISPLAY4_5|REG|DOUT\(5) & 
-- !\DISPLAY4_5|REG|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(7),
	datab => \DISPLAY4_5|REG|DOUT\(6),
	datac => \DISPLAY4_5|REG|DOUT\(5),
	datad => \DISPLAY4_5|REG|DOUT\(4),
	combout => \DISPLAY5|rascSaida7seg[2]~2_combout\);

\DISPLAY5|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY5|rascSaida7seg[3]~3_combout\ = (\DISPLAY4_5|REG|DOUT\(5) & ((\DISPLAY4_5|REG|DOUT\(4) & (\DISPLAY4_5|REG|DOUT\(6))) # (!\DISPLAY4_5|REG|DOUT\(4) & (!\DISPLAY4_5|REG|DOUT\(6) & \DISPLAY4_5|REG|DOUT\(7))))) # (!\DISPLAY4_5|REG|DOUT\(5) & 
-- (!\DISPLAY4_5|REG|DOUT\(7) & (\DISPLAY4_5|REG|DOUT\(4) $ (\DISPLAY4_5|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(4),
	datab => \DISPLAY4_5|REG|DOUT\(5),
	datac => \DISPLAY4_5|REG|DOUT\(6),
	datad => \DISPLAY4_5|REG|DOUT\(7),
	combout => \DISPLAY5|rascSaida7seg[3]~3_combout\);

\DISPLAY5|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY5|rascSaida7seg[4]~4_combout\ = (\DISPLAY4_5|REG|DOUT\(5) & (((\DISPLAY4_5|REG|DOUT\(4) & !\DISPLAY4_5|REG|DOUT\(7))))) # (!\DISPLAY4_5|REG|DOUT\(5) & ((\DISPLAY4_5|REG|DOUT\(6) & ((!\DISPLAY4_5|REG|DOUT\(7)))) # (!\DISPLAY4_5|REG|DOUT\(6) & 
-- (\DISPLAY4_5|REG|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(6),
	datab => \DISPLAY4_5|REG|DOUT\(4),
	datac => \DISPLAY4_5|REG|DOUT\(7),
	datad => \DISPLAY4_5|REG|DOUT\(5),
	combout => \DISPLAY5|rascSaida7seg[4]~4_combout\);

\DISPLAY5|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY5|rascSaida7seg[5]~5_combout\ = (\DISPLAY4_5|REG|DOUT\(5) & (!\DISPLAY4_5|REG|DOUT\(7) & ((\DISPLAY4_5|REG|DOUT\(4)) # (!\DISPLAY4_5|REG|DOUT\(6))))) # (!\DISPLAY4_5|REG|DOUT\(5) & (\DISPLAY4_5|REG|DOUT\(4) & (\DISPLAY4_5|REG|DOUT\(7) $ 
-- (!\DISPLAY4_5|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(5),
	datab => \DISPLAY4_5|REG|DOUT\(4),
	datac => \DISPLAY4_5|REG|DOUT\(7),
	datad => \DISPLAY4_5|REG|DOUT\(6),
	combout => \DISPLAY5|rascSaida7seg[5]~5_combout\);

\DISPLAY5|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY5|rascSaida7seg[6]~6_combout\ = (\DISPLAY4_5|REG|DOUT\(4) & (!\DISPLAY4_5|REG|DOUT\(7) & (\DISPLAY4_5|REG|DOUT\(6) $ (!\DISPLAY4_5|REG|DOUT\(5))))) # (!\DISPLAY4_5|REG|DOUT\(4) & (!\DISPLAY4_5|REG|DOUT\(5) & (\DISPLAY4_5|REG|DOUT\(6) $ 
-- (!\DISPLAY4_5|REG|DOUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY4_5|REG|DOUT\(6),
	datab => \DISPLAY4_5|REG|DOUT\(4),
	datac => \DISPLAY4_5|REG|DOUT\(5),
	datad => \DISPLAY4_5|REG|DOUT\(7),
	combout => \DISPLAY5|rascSaida7seg[6]~6_combout\);

\decodificador|habilita[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \decodificador|habilita[14]~12_combout\ = (\Processador|FD|ULA|Add0~4_combout\ & (\decodificador|habilita[14]~1_combout\ & (\decodificador|habilita[4]~3_combout\ & !\Processador|FD|ULA|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Processador|FD|ULA|Add0~4_combout\,
	datab => \decodificador|habilita[14]~1_combout\,
	datac => \decodificador|habilita[4]~3_combout\,
	datad => \Processador|FD|ULA|Add0~3_combout\,
	combout => \decodificador|habilita[14]~12_combout\);

\DISPLAY6_7|REG|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[1]~2_combout\,
	ena => \decodificador|habilita[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY6_7|REG|DOUT\(1));

\DISPLAY6_7|REG|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[3]~4_combout\,
	ena => \decodificador|habilita[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY6_7|REG|DOUT\(3));

\DISPLAY6_7|REG|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[0]~1_combout\,
	ena => \decodificador|habilita[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY6_7|REG|DOUT\(0));

\DISPLAY6_7|REG|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[2]~3_combout\,
	ena => \decodificador|habilita[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY6_7|REG|DOUT\(2));

\DISPLAY6|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY6|rascSaida7seg[0]~0_combout\ = (\DISPLAY6_7|REG|DOUT\(3) & (\DISPLAY6_7|REG|DOUT\(0) & (\DISPLAY6_7|REG|DOUT\(1) $ (\DISPLAY6_7|REG|DOUT\(2))))) # (!\DISPLAY6_7|REG|DOUT\(3) & (!\DISPLAY6_7|REG|DOUT\(1) & (\DISPLAY6_7|REG|DOUT\(0) $ 
-- (\DISPLAY6_7|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(1),
	datab => \DISPLAY6_7|REG|DOUT\(3),
	datac => \DISPLAY6_7|REG|DOUT\(0),
	datad => \DISPLAY6_7|REG|DOUT\(2),
	combout => \DISPLAY6|rascSaida7seg[0]~0_combout\);

\DISPLAY6|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY6|rascSaida7seg[1]~1_combout\ = (\DISPLAY6_7|REG|DOUT\(1) & ((\DISPLAY6_7|REG|DOUT\(0) & (\DISPLAY6_7|REG|DOUT\(3))) # (!\DISPLAY6_7|REG|DOUT\(0) & ((\DISPLAY6_7|REG|DOUT\(2)))))) # (!\DISPLAY6_7|REG|DOUT\(1) & (\DISPLAY6_7|REG|DOUT\(2) & 
-- (\DISPLAY6_7|REG|DOUT\(3) $ (\DISPLAY6_7|REG|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(1),
	datab => \DISPLAY6_7|REG|DOUT\(3),
	datac => \DISPLAY6_7|REG|DOUT\(2),
	datad => \DISPLAY6_7|REG|DOUT\(0),
	combout => \DISPLAY6|rascSaida7seg[1]~1_combout\);

\DISPLAY6|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY6|rascSaida7seg[2]~2_combout\ = (\DISPLAY6_7|REG|DOUT\(3) & (\DISPLAY6_7|REG|DOUT\(2) & ((\DISPLAY6_7|REG|DOUT\(1)) # (!\DISPLAY6_7|REG|DOUT\(0))))) # (!\DISPLAY6_7|REG|DOUT\(3) & (!\DISPLAY6_7|REG|DOUT\(2) & (\DISPLAY6_7|REG|DOUT\(1) & 
-- !\DISPLAY6_7|REG|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(3),
	datab => \DISPLAY6_7|REG|DOUT\(2),
	datac => \DISPLAY6_7|REG|DOUT\(1),
	datad => \DISPLAY6_7|REG|DOUT\(0),
	combout => \DISPLAY6|rascSaida7seg[2]~2_combout\);

\DISPLAY6|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY6|rascSaida7seg[3]~3_combout\ = (\DISPLAY6_7|REG|DOUT\(1) & ((\DISPLAY6_7|REG|DOUT\(0) & (\DISPLAY6_7|REG|DOUT\(2))) # (!\DISPLAY6_7|REG|DOUT\(0) & (!\DISPLAY6_7|REG|DOUT\(2) & \DISPLAY6_7|REG|DOUT\(3))))) # (!\DISPLAY6_7|REG|DOUT\(1) & 
-- (!\DISPLAY6_7|REG|DOUT\(3) & (\DISPLAY6_7|REG|DOUT\(0) $ (\DISPLAY6_7|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(0),
	datab => \DISPLAY6_7|REG|DOUT\(1),
	datac => \DISPLAY6_7|REG|DOUT\(2),
	datad => \DISPLAY6_7|REG|DOUT\(3),
	combout => \DISPLAY6|rascSaida7seg[3]~3_combout\);

\DISPLAY6|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY6|rascSaida7seg[4]~4_combout\ = (\DISPLAY6_7|REG|DOUT\(1) & (((\DISPLAY6_7|REG|DOUT\(0) & !\DISPLAY6_7|REG|DOUT\(3))))) # (!\DISPLAY6_7|REG|DOUT\(1) & ((\DISPLAY6_7|REG|DOUT\(2) & ((!\DISPLAY6_7|REG|DOUT\(3)))) # (!\DISPLAY6_7|REG|DOUT\(2) & 
-- (\DISPLAY6_7|REG|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(2),
	datab => \DISPLAY6_7|REG|DOUT\(0),
	datac => \DISPLAY6_7|REG|DOUT\(3),
	datad => \DISPLAY6_7|REG|DOUT\(1),
	combout => \DISPLAY6|rascSaida7seg[4]~4_combout\);

\DISPLAY6|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY6|rascSaida7seg[5]~5_combout\ = (\DISPLAY6_7|REG|DOUT\(1) & (!\DISPLAY6_7|REG|DOUT\(3) & ((\DISPLAY6_7|REG|DOUT\(0)) # (!\DISPLAY6_7|REG|DOUT\(2))))) # (!\DISPLAY6_7|REG|DOUT\(1) & (\DISPLAY6_7|REG|DOUT\(0) & (\DISPLAY6_7|REG|DOUT\(3) $ 
-- (!\DISPLAY6_7|REG|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(1),
	datab => \DISPLAY6_7|REG|DOUT\(0),
	datac => \DISPLAY6_7|REG|DOUT\(3),
	datad => \DISPLAY6_7|REG|DOUT\(2),
	combout => \DISPLAY6|rascSaida7seg[5]~5_combout\);

\DISPLAY6|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY6|rascSaida7seg[6]~6_combout\ = (\DISPLAY6_7|REG|DOUT\(0) & (!\DISPLAY6_7|REG|DOUT\(3) & (\DISPLAY6_7|REG|DOUT\(2) $ (!\DISPLAY6_7|REG|DOUT\(1))))) # (!\DISPLAY6_7|REG|DOUT\(0) & (!\DISPLAY6_7|REG|DOUT\(1) & (\DISPLAY6_7|REG|DOUT\(2) $ 
-- (!\DISPLAY6_7|REG|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(2),
	datab => \DISPLAY6_7|REG|DOUT\(0),
	datac => \DISPLAY6_7|REG|DOUT\(1),
	datad => \DISPLAY6_7|REG|DOUT\(3),
	combout => \DISPLAY6|rascSaida7seg[6]~6_combout\);

\DISPLAY6_7|REG|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[5]~6_combout\,
	ena => \decodificador|habilita[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY6_7|REG|DOUT\(5));

\DISPLAY6_7|REG|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[7]~8_combout\,
	ena => \decodificador|habilita[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY6_7|REG|DOUT\(7));

\DISPLAY6_7|REG|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[4]~5_combout\,
	ena => \decodificador|habilita[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY6_7|REG|DOUT\(4));

\DISPLAY6_7|REG|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Processador|FD|Banco_Regs|saidaB[6]~7_combout\,
	ena => \decodificador|habilita[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISPLAY6_7|REG|DOUT\(6));

\DISPLAY7|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY7|rascSaida7seg[0]~0_combout\ = (\DISPLAY6_7|REG|DOUT\(7) & (\DISPLAY6_7|REG|DOUT\(4) & (\DISPLAY6_7|REG|DOUT\(5) $ (\DISPLAY6_7|REG|DOUT\(6))))) # (!\DISPLAY6_7|REG|DOUT\(7) & (!\DISPLAY6_7|REG|DOUT\(5) & (\DISPLAY6_7|REG|DOUT\(4) $ 
-- (\DISPLAY6_7|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(5),
	datab => \DISPLAY6_7|REG|DOUT\(7),
	datac => \DISPLAY6_7|REG|DOUT\(4),
	datad => \DISPLAY6_7|REG|DOUT\(6),
	combout => \DISPLAY7|rascSaida7seg[0]~0_combout\);

\DISPLAY7|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY7|rascSaida7seg[1]~1_combout\ = (\DISPLAY6_7|REG|DOUT\(5) & ((\DISPLAY6_7|REG|DOUT\(4) & (\DISPLAY6_7|REG|DOUT\(7))) # (!\DISPLAY6_7|REG|DOUT\(4) & ((\DISPLAY6_7|REG|DOUT\(6)))))) # (!\DISPLAY6_7|REG|DOUT\(5) & (\DISPLAY6_7|REG|DOUT\(6) & 
-- (\DISPLAY6_7|REG|DOUT\(7) $ (\DISPLAY6_7|REG|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(5),
	datab => \DISPLAY6_7|REG|DOUT\(7),
	datac => \DISPLAY6_7|REG|DOUT\(6),
	datad => \DISPLAY6_7|REG|DOUT\(4),
	combout => \DISPLAY7|rascSaida7seg[1]~1_combout\);

\DISPLAY7|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY7|rascSaida7seg[2]~2_combout\ = (\DISPLAY6_7|REG|DOUT\(7) & (\DISPLAY6_7|REG|DOUT\(6) & ((\DISPLAY6_7|REG|DOUT\(5)) # (!\DISPLAY6_7|REG|DOUT\(4))))) # (!\DISPLAY6_7|REG|DOUT\(7) & (!\DISPLAY6_7|REG|DOUT\(6) & (\DISPLAY6_7|REG|DOUT\(5) & 
-- !\DISPLAY6_7|REG|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(7),
	datab => \DISPLAY6_7|REG|DOUT\(6),
	datac => \DISPLAY6_7|REG|DOUT\(5),
	datad => \DISPLAY6_7|REG|DOUT\(4),
	combout => \DISPLAY7|rascSaida7seg[2]~2_combout\);

\DISPLAY7|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY7|rascSaida7seg[3]~3_combout\ = (\DISPLAY6_7|REG|DOUT\(5) & ((\DISPLAY6_7|REG|DOUT\(4) & (\DISPLAY6_7|REG|DOUT\(6))) # (!\DISPLAY6_7|REG|DOUT\(4) & (!\DISPLAY6_7|REG|DOUT\(6) & \DISPLAY6_7|REG|DOUT\(7))))) # (!\DISPLAY6_7|REG|DOUT\(5) & 
-- (!\DISPLAY6_7|REG|DOUT\(7) & (\DISPLAY6_7|REG|DOUT\(4) $ (\DISPLAY6_7|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(4),
	datab => \DISPLAY6_7|REG|DOUT\(5),
	datac => \DISPLAY6_7|REG|DOUT\(6),
	datad => \DISPLAY6_7|REG|DOUT\(7),
	combout => \DISPLAY7|rascSaida7seg[3]~3_combout\);

\DISPLAY7|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY7|rascSaida7seg[4]~4_combout\ = (\DISPLAY6_7|REG|DOUT\(5) & (((\DISPLAY6_7|REG|DOUT\(4) & !\DISPLAY6_7|REG|DOUT\(7))))) # (!\DISPLAY6_7|REG|DOUT\(5) & ((\DISPLAY6_7|REG|DOUT\(6) & ((!\DISPLAY6_7|REG|DOUT\(7)))) # (!\DISPLAY6_7|REG|DOUT\(6) & 
-- (\DISPLAY6_7|REG|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(6),
	datab => \DISPLAY6_7|REG|DOUT\(4),
	datac => \DISPLAY6_7|REG|DOUT\(7),
	datad => \DISPLAY6_7|REG|DOUT\(5),
	combout => \DISPLAY7|rascSaida7seg[4]~4_combout\);

\DISPLAY7|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY7|rascSaida7seg[5]~5_combout\ = (\DISPLAY6_7|REG|DOUT\(5) & (!\DISPLAY6_7|REG|DOUT\(7) & ((\DISPLAY6_7|REG|DOUT\(4)) # (!\DISPLAY6_7|REG|DOUT\(6))))) # (!\DISPLAY6_7|REG|DOUT\(5) & (\DISPLAY6_7|REG|DOUT\(4) & (\DISPLAY6_7|REG|DOUT\(7) $ 
-- (!\DISPLAY6_7|REG|DOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(5),
	datab => \DISPLAY6_7|REG|DOUT\(4),
	datac => \DISPLAY6_7|REG|DOUT\(7),
	datad => \DISPLAY6_7|REG|DOUT\(6),
	combout => \DISPLAY7|rascSaida7seg[5]~5_combout\);

\DISPLAY7|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISPLAY7|rascSaida7seg[6]~6_combout\ = (\DISPLAY6_7|REG|DOUT\(4) & (!\DISPLAY6_7|REG|DOUT\(7) & (\DISPLAY6_7|REG|DOUT\(6) $ (!\DISPLAY6_7|REG|DOUT\(5))))) # (!\DISPLAY6_7|REG|DOUT\(4) & (!\DISPLAY6_7|REG|DOUT\(5) & (\DISPLAY6_7|REG|DOUT\(6) $ 
-- (!\DISPLAY6_7|REG|DOUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISPLAY6_7|REG|DOUT\(6),
	datab => \DISPLAY6_7|REG|DOUT\(4),
	datac => \DISPLAY6_7|REG|DOUT\(5),
	datad => \DISPLAY6_7|REG|DOUT\(7),
	combout => \DISPLAY7|rascSaida7seg[6]~6_combout\);

\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);
END structure;


