$date
	Sun Apr 06 13:24:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_tb $end
$var wire 9 ! q [8:0] $end
$var reg 1 " clk $end
$var reg 9 # d [8:0] $end
$var reg 1 $ rst_n $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 9 & d [8:0] $end
$var wire 1 ' rst_n $end
$var reg 9 ( q [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
b0 &
0%
0$
b0 #
0"
b0 !
$end
#5000
1"
1%
#7000
1$
1'
#10000
b110100011 #
b110100011 &
0"
0%
#15000
b110100011 (
b110100011 !
1"
1%
#20000
0"
0%
b1010101 #
b1010101 &
#25000
b1010101 (
b1010101 !
1"
1%
#30000
0"
0%
b11110000 #
b11110000 &
#35000
b11110000 (
b11110000 !
1"
1%
#36000
b0 (
b0 !
0$
0'
#40000
0"
0%
#45000
1"
1%
#46000
1$
1'
#50000
0"
0%
#55000
b11110000 (
b11110000 !
1"
1%
#56000
b111100001 #
b111100001 &
#60000
0"
0%
#65000
b111100001 (
b111100001 !
1"
1%
#66000
