# 6-Stage-Pipelined-16-bit-RISC-Processor
This project has been done under EE739-Processor Design Course at IIT Bombay.
