// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/15/2024 08:14:30"

// 
// Device: Altera EP4CE115F29C9L Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FFT16_top_tb (
	out0re,
	out0im,
	out1re,
	out1im,
	out2re,
	out2im,
	out3re,
	out3im,
	out4re,
	out4im,
	out5re,
	out5im,
	o_FFT_cycle_done,
	w_out0_re_butterfly,
	w_out0_im_butterfly,
	w_out1_re_butterfly,
	w_out1_im_butterfly,
	w_Mux0_out0_re_butterfly_in,
	w_Mux0_out0_im_butterfly_in,
	w_Mux0_out1_re_butterfly_in,
	w_Mux0_out1_im_butterfly_in,
	w_Mux0_out_twiddle_re,
	w_Mux0_out_twiddle_im,
	o_Mux_switcher_butterfly);
output 	[15:0] out0re;
output 	[15:0] out0im;
output 	[15:0] out1re;
output 	[15:0] out1im;
output 	[15:0] out2re;
output 	[15:0] out2im;
output 	[15:0] out3re;
output 	[15:0] out3im;
output 	[15:0] out4re;
output 	[15:0] out4im;
output 	[15:0] out5re;
output 	[15:0] out5im;
output 	o_FFT_cycle_done;
output 	[15:0] w_out0_re_butterfly;
output 	[15:0] w_out0_im_butterfly;
output 	[15:0] w_out1_re_butterfly;
output 	[15:0] w_out1_im_butterfly;
output 	[15:0] w_Mux0_out0_re_butterfly_in;
output 	[15:0] w_Mux0_out0_im_butterfly_in;
output 	[15:0] w_Mux0_out1_re_butterfly_in;
output 	[15:0] w_Mux0_out1_im_butterfly_in;
output 	[15:0] w_Mux0_out_twiddle_re;
output 	[15:0] w_Mux0_out_twiddle_im;
output 	[1:0] o_Mux_switcher_butterfly;

// Design Ports Information
// out0re[0]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[2]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[4]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[5]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[6]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[7]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[8]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[9]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[10]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[11]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[12]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[13]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[14]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0re[15]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[0]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[1]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[2]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[3]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[5]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[6]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[7]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[8]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[9]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[10]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[11]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[12]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[13]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[14]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0im[15]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[0]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[1]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[2]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[3]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[4]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[5]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[7]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[8]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[9]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[10]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[12]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[13]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[14]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1re[15]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[3]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[4]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[6]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[7]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[8]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[9]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[10]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[11]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[14]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1im[15]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[1]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[3]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[4]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[5]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[6]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[7]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[8]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[9]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[11]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[12]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[13]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[14]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2re[15]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[0]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[1]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[2]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[3]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[4]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[5]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[6]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[7]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[8]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[9]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[10]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[11]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[12]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[13]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[14]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2im[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[1]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[2]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[3]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[4]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[6]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[7]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[8]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[9]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[10]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[11]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[12]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[13]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[14]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3re[15]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[0]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[1]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[4]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[6]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[7]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[9]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[10]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[11]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[12]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[13]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[14]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3im[15]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[0]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[1]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[2]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[4]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[5]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[6]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[7]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[10]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[11]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[12]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[13]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[14]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4re[15]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[0]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[1]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[5]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[7]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[8]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[9]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[10]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[11]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[12]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[13]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[14]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out4im[15]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[1]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[5]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[6]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[8]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[9]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[10]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[11]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[12]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[13]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[14]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5re[15]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[0]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[2]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[3]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[4]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[5]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[6]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[7]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[8]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[9]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[11]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[12]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[13]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[14]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out5im[15]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_FFT_cycle_done	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[4]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[6]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[7]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[8]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[9]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[10]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[11]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[12]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[13]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[14]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_re_butterfly[15]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[3]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[4]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[5]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[6]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[7]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[8]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[9]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[10]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[11]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[13]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[14]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out0_im_butterfly[15]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[0]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[1]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[2]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[3]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[4]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[5]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[6]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[7]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[8]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[9]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[10]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[11]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[12]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[13]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[14]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_re_butterfly[15]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[0]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[1]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[3]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[4]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[5]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[6]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[7]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[8]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[9]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[10]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[12]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[13]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[14]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_out1_im_butterfly[15]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[0]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[1]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[4]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[5]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[7]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[8]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[9]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[10]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[11]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[12]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[13]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[14]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_re_butterfly_in[15]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[0]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[1]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[3]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[5]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[6]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[7]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[8]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[9]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[10]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[11]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[12]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[13]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[14]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out0_im_butterfly_in[15]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[2]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[3]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[4]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[5]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[6]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[7]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[8]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[10]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[11]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[12]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[13]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[14]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_re_butterfly_in[15]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[0]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[1]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[2]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[4]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[5]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[6]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[7]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[8]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[9]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[10]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[11]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[12]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[13]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out1_im_butterfly_in[15]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[0]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[1]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[4]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[6]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[7]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[8]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[9]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[10]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[11]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[12]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[13]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[14]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_re[15]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[3]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[4]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[5]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[7]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[9]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[10]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[11]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[12]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[13]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[14]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_Mux0_out_twiddle_im[15]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Mux_switcher_butterfly[0]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Mux_switcher_butterfly[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FPGA_8FFT_min_1000mv_0c_v_fast.sdo");
// synopsys translate_on

wire \out0re[0]~output_o ;
wire \out0re[1]~output_o ;
wire \out0re[2]~output_o ;
wire \out0re[3]~output_o ;
wire \out0re[4]~output_o ;
wire \out0re[5]~output_o ;
wire \out0re[6]~output_o ;
wire \out0re[7]~output_o ;
wire \out0re[8]~output_o ;
wire \out0re[9]~output_o ;
wire \out0re[10]~output_o ;
wire \out0re[11]~output_o ;
wire \out0re[12]~output_o ;
wire \out0re[13]~output_o ;
wire \out0re[14]~output_o ;
wire \out0re[15]~output_o ;
wire \out0im[0]~output_o ;
wire \out0im[1]~output_o ;
wire \out0im[2]~output_o ;
wire \out0im[3]~output_o ;
wire \out0im[4]~output_o ;
wire \out0im[5]~output_o ;
wire \out0im[6]~output_o ;
wire \out0im[7]~output_o ;
wire \out0im[8]~output_o ;
wire \out0im[9]~output_o ;
wire \out0im[10]~output_o ;
wire \out0im[11]~output_o ;
wire \out0im[12]~output_o ;
wire \out0im[13]~output_o ;
wire \out0im[14]~output_o ;
wire \out0im[15]~output_o ;
wire \out1re[0]~output_o ;
wire \out1re[1]~output_o ;
wire \out1re[2]~output_o ;
wire \out1re[3]~output_o ;
wire \out1re[4]~output_o ;
wire \out1re[5]~output_o ;
wire \out1re[6]~output_o ;
wire \out1re[7]~output_o ;
wire \out1re[8]~output_o ;
wire \out1re[9]~output_o ;
wire \out1re[10]~output_o ;
wire \out1re[11]~output_o ;
wire \out1re[12]~output_o ;
wire \out1re[13]~output_o ;
wire \out1re[14]~output_o ;
wire \out1re[15]~output_o ;
wire \out1im[0]~output_o ;
wire \out1im[1]~output_o ;
wire \out1im[2]~output_o ;
wire \out1im[3]~output_o ;
wire \out1im[4]~output_o ;
wire \out1im[5]~output_o ;
wire \out1im[6]~output_o ;
wire \out1im[7]~output_o ;
wire \out1im[8]~output_o ;
wire \out1im[9]~output_o ;
wire \out1im[10]~output_o ;
wire \out1im[11]~output_o ;
wire \out1im[12]~output_o ;
wire \out1im[13]~output_o ;
wire \out1im[14]~output_o ;
wire \out1im[15]~output_o ;
wire \out2re[0]~output_o ;
wire \out2re[1]~output_o ;
wire \out2re[2]~output_o ;
wire \out2re[3]~output_o ;
wire \out2re[4]~output_o ;
wire \out2re[5]~output_o ;
wire \out2re[6]~output_o ;
wire \out2re[7]~output_o ;
wire \out2re[8]~output_o ;
wire \out2re[9]~output_o ;
wire \out2re[10]~output_o ;
wire \out2re[11]~output_o ;
wire \out2re[12]~output_o ;
wire \out2re[13]~output_o ;
wire \out2re[14]~output_o ;
wire \out2re[15]~output_o ;
wire \out2im[0]~output_o ;
wire \out2im[1]~output_o ;
wire \out2im[2]~output_o ;
wire \out2im[3]~output_o ;
wire \out2im[4]~output_o ;
wire \out2im[5]~output_o ;
wire \out2im[6]~output_o ;
wire \out2im[7]~output_o ;
wire \out2im[8]~output_o ;
wire \out2im[9]~output_o ;
wire \out2im[10]~output_o ;
wire \out2im[11]~output_o ;
wire \out2im[12]~output_o ;
wire \out2im[13]~output_o ;
wire \out2im[14]~output_o ;
wire \out2im[15]~output_o ;
wire \out3re[0]~output_o ;
wire \out3re[1]~output_o ;
wire \out3re[2]~output_o ;
wire \out3re[3]~output_o ;
wire \out3re[4]~output_o ;
wire \out3re[5]~output_o ;
wire \out3re[6]~output_o ;
wire \out3re[7]~output_o ;
wire \out3re[8]~output_o ;
wire \out3re[9]~output_o ;
wire \out3re[10]~output_o ;
wire \out3re[11]~output_o ;
wire \out3re[12]~output_o ;
wire \out3re[13]~output_o ;
wire \out3re[14]~output_o ;
wire \out3re[15]~output_o ;
wire \out3im[0]~output_o ;
wire \out3im[1]~output_o ;
wire \out3im[2]~output_o ;
wire \out3im[3]~output_o ;
wire \out3im[4]~output_o ;
wire \out3im[5]~output_o ;
wire \out3im[6]~output_o ;
wire \out3im[7]~output_o ;
wire \out3im[8]~output_o ;
wire \out3im[9]~output_o ;
wire \out3im[10]~output_o ;
wire \out3im[11]~output_o ;
wire \out3im[12]~output_o ;
wire \out3im[13]~output_o ;
wire \out3im[14]~output_o ;
wire \out3im[15]~output_o ;
wire \out4re[0]~output_o ;
wire \out4re[1]~output_o ;
wire \out4re[2]~output_o ;
wire \out4re[3]~output_o ;
wire \out4re[4]~output_o ;
wire \out4re[5]~output_o ;
wire \out4re[6]~output_o ;
wire \out4re[7]~output_o ;
wire \out4re[8]~output_o ;
wire \out4re[9]~output_o ;
wire \out4re[10]~output_o ;
wire \out4re[11]~output_o ;
wire \out4re[12]~output_o ;
wire \out4re[13]~output_o ;
wire \out4re[14]~output_o ;
wire \out4re[15]~output_o ;
wire \out4im[0]~output_o ;
wire \out4im[1]~output_o ;
wire \out4im[2]~output_o ;
wire \out4im[3]~output_o ;
wire \out4im[4]~output_o ;
wire \out4im[5]~output_o ;
wire \out4im[6]~output_o ;
wire \out4im[7]~output_o ;
wire \out4im[8]~output_o ;
wire \out4im[9]~output_o ;
wire \out4im[10]~output_o ;
wire \out4im[11]~output_o ;
wire \out4im[12]~output_o ;
wire \out4im[13]~output_o ;
wire \out4im[14]~output_o ;
wire \out4im[15]~output_o ;
wire \out5re[0]~output_o ;
wire \out5re[1]~output_o ;
wire \out5re[2]~output_o ;
wire \out5re[3]~output_o ;
wire \out5re[4]~output_o ;
wire \out5re[5]~output_o ;
wire \out5re[6]~output_o ;
wire \out5re[7]~output_o ;
wire \out5re[8]~output_o ;
wire \out5re[9]~output_o ;
wire \out5re[10]~output_o ;
wire \out5re[11]~output_o ;
wire \out5re[12]~output_o ;
wire \out5re[13]~output_o ;
wire \out5re[14]~output_o ;
wire \out5re[15]~output_o ;
wire \out5im[0]~output_o ;
wire \out5im[1]~output_o ;
wire \out5im[2]~output_o ;
wire \out5im[3]~output_o ;
wire \out5im[4]~output_o ;
wire \out5im[5]~output_o ;
wire \out5im[6]~output_o ;
wire \out5im[7]~output_o ;
wire \out5im[8]~output_o ;
wire \out5im[9]~output_o ;
wire \out5im[10]~output_o ;
wire \out5im[11]~output_o ;
wire \out5im[12]~output_o ;
wire \out5im[13]~output_o ;
wire \out5im[14]~output_o ;
wire \out5im[15]~output_o ;
wire \o_FFT_cycle_done~output_o ;
wire \w_out0_re_butterfly[0]~output_o ;
wire \w_out0_re_butterfly[1]~output_o ;
wire \w_out0_re_butterfly[2]~output_o ;
wire \w_out0_re_butterfly[3]~output_o ;
wire \w_out0_re_butterfly[4]~output_o ;
wire \w_out0_re_butterfly[5]~output_o ;
wire \w_out0_re_butterfly[6]~output_o ;
wire \w_out0_re_butterfly[7]~output_o ;
wire \w_out0_re_butterfly[8]~output_o ;
wire \w_out0_re_butterfly[9]~output_o ;
wire \w_out0_re_butterfly[10]~output_o ;
wire \w_out0_re_butterfly[11]~output_o ;
wire \w_out0_re_butterfly[12]~output_o ;
wire \w_out0_re_butterfly[13]~output_o ;
wire \w_out0_re_butterfly[14]~output_o ;
wire \w_out0_re_butterfly[15]~output_o ;
wire \w_out0_im_butterfly[0]~output_o ;
wire \w_out0_im_butterfly[1]~output_o ;
wire \w_out0_im_butterfly[2]~output_o ;
wire \w_out0_im_butterfly[3]~output_o ;
wire \w_out0_im_butterfly[4]~output_o ;
wire \w_out0_im_butterfly[5]~output_o ;
wire \w_out0_im_butterfly[6]~output_o ;
wire \w_out0_im_butterfly[7]~output_o ;
wire \w_out0_im_butterfly[8]~output_o ;
wire \w_out0_im_butterfly[9]~output_o ;
wire \w_out0_im_butterfly[10]~output_o ;
wire \w_out0_im_butterfly[11]~output_o ;
wire \w_out0_im_butterfly[12]~output_o ;
wire \w_out0_im_butterfly[13]~output_o ;
wire \w_out0_im_butterfly[14]~output_o ;
wire \w_out0_im_butterfly[15]~output_o ;
wire \w_out1_re_butterfly[0]~output_o ;
wire \w_out1_re_butterfly[1]~output_o ;
wire \w_out1_re_butterfly[2]~output_o ;
wire \w_out1_re_butterfly[3]~output_o ;
wire \w_out1_re_butterfly[4]~output_o ;
wire \w_out1_re_butterfly[5]~output_o ;
wire \w_out1_re_butterfly[6]~output_o ;
wire \w_out1_re_butterfly[7]~output_o ;
wire \w_out1_re_butterfly[8]~output_o ;
wire \w_out1_re_butterfly[9]~output_o ;
wire \w_out1_re_butterfly[10]~output_o ;
wire \w_out1_re_butterfly[11]~output_o ;
wire \w_out1_re_butterfly[12]~output_o ;
wire \w_out1_re_butterfly[13]~output_o ;
wire \w_out1_re_butterfly[14]~output_o ;
wire \w_out1_re_butterfly[15]~output_o ;
wire \w_out1_im_butterfly[0]~output_o ;
wire \w_out1_im_butterfly[1]~output_o ;
wire \w_out1_im_butterfly[2]~output_o ;
wire \w_out1_im_butterfly[3]~output_o ;
wire \w_out1_im_butterfly[4]~output_o ;
wire \w_out1_im_butterfly[5]~output_o ;
wire \w_out1_im_butterfly[6]~output_o ;
wire \w_out1_im_butterfly[7]~output_o ;
wire \w_out1_im_butterfly[8]~output_o ;
wire \w_out1_im_butterfly[9]~output_o ;
wire \w_out1_im_butterfly[10]~output_o ;
wire \w_out1_im_butterfly[11]~output_o ;
wire \w_out1_im_butterfly[12]~output_o ;
wire \w_out1_im_butterfly[13]~output_o ;
wire \w_out1_im_butterfly[14]~output_o ;
wire \w_out1_im_butterfly[15]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[0]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[1]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[2]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[3]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[4]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[5]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[6]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[7]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[8]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[9]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[10]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[11]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[12]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[13]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[14]~output_o ;
wire \w_Mux0_out0_re_butterfly_in[15]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[0]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[1]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[2]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[3]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[4]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[5]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[6]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[7]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[8]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[9]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[10]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[11]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[12]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[13]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[14]~output_o ;
wire \w_Mux0_out0_im_butterfly_in[15]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[0]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[1]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[2]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[3]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[4]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[5]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[6]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[7]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[8]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[9]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[10]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[11]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[12]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[13]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[14]~output_o ;
wire \w_Mux0_out1_re_butterfly_in[15]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[0]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[1]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[2]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[3]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[4]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[5]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[6]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[7]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[8]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[9]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[10]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[11]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[12]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[13]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[14]~output_o ;
wire \w_Mux0_out1_im_butterfly_in[15]~output_o ;
wire \w_Mux0_out_twiddle_re[0]~output_o ;
wire \w_Mux0_out_twiddle_re[1]~output_o ;
wire \w_Mux0_out_twiddle_re[2]~output_o ;
wire \w_Mux0_out_twiddle_re[3]~output_o ;
wire \w_Mux0_out_twiddle_re[4]~output_o ;
wire \w_Mux0_out_twiddle_re[5]~output_o ;
wire \w_Mux0_out_twiddle_re[6]~output_o ;
wire \w_Mux0_out_twiddle_re[7]~output_o ;
wire \w_Mux0_out_twiddle_re[8]~output_o ;
wire \w_Mux0_out_twiddle_re[9]~output_o ;
wire \w_Mux0_out_twiddle_re[10]~output_o ;
wire \w_Mux0_out_twiddle_re[11]~output_o ;
wire \w_Mux0_out_twiddle_re[12]~output_o ;
wire \w_Mux0_out_twiddle_re[13]~output_o ;
wire \w_Mux0_out_twiddle_re[14]~output_o ;
wire \w_Mux0_out_twiddle_re[15]~output_o ;
wire \w_Mux0_out_twiddle_im[0]~output_o ;
wire \w_Mux0_out_twiddle_im[1]~output_o ;
wire \w_Mux0_out_twiddle_im[2]~output_o ;
wire \w_Mux0_out_twiddle_im[3]~output_o ;
wire \w_Mux0_out_twiddle_im[4]~output_o ;
wire \w_Mux0_out_twiddle_im[5]~output_o ;
wire \w_Mux0_out_twiddle_im[6]~output_o ;
wire \w_Mux0_out_twiddle_im[7]~output_o ;
wire \w_Mux0_out_twiddle_im[8]~output_o ;
wire \w_Mux0_out_twiddle_im[9]~output_o ;
wire \w_Mux0_out_twiddle_im[10]~output_o ;
wire \w_Mux0_out_twiddle_im[11]~output_o ;
wire \w_Mux0_out_twiddle_im[12]~output_o ;
wire \w_Mux0_out_twiddle_im[13]~output_o ;
wire \w_Mux0_out_twiddle_im[14]~output_o ;
wire \w_Mux0_out_twiddle_im[15]~output_o ;
wire \o_Mux_switcher_butterfly[0]~output_o ;
wire \o_Mux_switcher_butterfly[1]~output_o ;


// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \out0re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[0]~output .bus_hold = "false";
defparam \out0re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \out0re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[1]~output .bus_hold = "false";
defparam \out0re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \out0re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[2]~output .bus_hold = "false";
defparam \out0re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \out0re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[3]~output .bus_hold = "false";
defparam \out0re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \out0re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[4]~output .bus_hold = "false";
defparam \out0re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \out0re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[5]~output .bus_hold = "false";
defparam \out0re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \out0re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[6]~output .bus_hold = "false";
defparam \out0re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \out0re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[7]~output .bus_hold = "false";
defparam \out0re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \out0re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[8]~output .bus_hold = "false";
defparam \out0re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \out0re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[9]~output .bus_hold = "false";
defparam \out0re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \out0re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[10]~output .bus_hold = "false";
defparam \out0re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \out0re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[11]~output .bus_hold = "false";
defparam \out0re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \out0re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[12]~output .bus_hold = "false";
defparam \out0re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \out0re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[13]~output .bus_hold = "false";
defparam \out0re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \out0re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[14]~output .bus_hold = "false";
defparam \out0re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \out0re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0re[15]~output .bus_hold = "false";
defparam \out0re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \out0im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[0]~output .bus_hold = "false";
defparam \out0im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \out0im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[1]~output .bus_hold = "false";
defparam \out0im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \out0im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[2]~output .bus_hold = "false";
defparam \out0im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \out0im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[3]~output .bus_hold = "false";
defparam \out0im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \out0im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[4]~output .bus_hold = "false";
defparam \out0im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \out0im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[5]~output .bus_hold = "false";
defparam \out0im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \out0im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[6]~output .bus_hold = "false";
defparam \out0im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \out0im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[7]~output .bus_hold = "false";
defparam \out0im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \out0im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[8]~output .bus_hold = "false";
defparam \out0im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \out0im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[9]~output .bus_hold = "false";
defparam \out0im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \out0im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[10]~output .bus_hold = "false";
defparam \out0im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \out0im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[11]~output .bus_hold = "false";
defparam \out0im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \out0im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[12]~output .bus_hold = "false";
defparam \out0im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \out0im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[13]~output .bus_hold = "false";
defparam \out0im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \out0im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[14]~output .bus_hold = "false";
defparam \out0im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \out0im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out0im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out0im[15]~output .bus_hold = "false";
defparam \out0im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \out1re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[0]~output .bus_hold = "false";
defparam \out1re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \out1re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[1]~output .bus_hold = "false";
defparam \out1re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \out1re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[2]~output .bus_hold = "false";
defparam \out1re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \out1re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[3]~output .bus_hold = "false";
defparam \out1re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \out1re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[4]~output .bus_hold = "false";
defparam \out1re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \out1re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[5]~output .bus_hold = "false";
defparam \out1re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \out1re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[6]~output .bus_hold = "false";
defparam \out1re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \out1re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[7]~output .bus_hold = "false";
defparam \out1re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \out1re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[8]~output .bus_hold = "false";
defparam \out1re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \out1re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[9]~output .bus_hold = "false";
defparam \out1re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \out1re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[10]~output .bus_hold = "false";
defparam \out1re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \out1re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[11]~output .bus_hold = "false";
defparam \out1re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \out1re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[12]~output .bus_hold = "false";
defparam \out1re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \out1re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[13]~output .bus_hold = "false";
defparam \out1re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \out1re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[14]~output .bus_hold = "false";
defparam \out1re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \out1re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1re[15]~output .bus_hold = "false";
defparam \out1re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \out1im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[0]~output .bus_hold = "false";
defparam \out1im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \out1im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[1]~output .bus_hold = "false";
defparam \out1im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \out1im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[2]~output .bus_hold = "false";
defparam \out1im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \out1im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[3]~output .bus_hold = "false";
defparam \out1im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \out1im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[4]~output .bus_hold = "false";
defparam \out1im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \out1im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[5]~output .bus_hold = "false";
defparam \out1im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \out1im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[6]~output .bus_hold = "false";
defparam \out1im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \out1im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[7]~output .bus_hold = "false";
defparam \out1im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \out1im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[8]~output .bus_hold = "false";
defparam \out1im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \out1im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[9]~output .bus_hold = "false";
defparam \out1im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \out1im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[10]~output .bus_hold = "false";
defparam \out1im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \out1im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[11]~output .bus_hold = "false";
defparam \out1im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \out1im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[12]~output .bus_hold = "false";
defparam \out1im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \out1im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[13]~output .bus_hold = "false";
defparam \out1im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \out1im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[14]~output .bus_hold = "false";
defparam \out1im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \out1im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out1im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out1im[15]~output .bus_hold = "false";
defparam \out1im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \out2re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[0]~output .bus_hold = "false";
defparam \out2re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \out2re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[1]~output .bus_hold = "false";
defparam \out2re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \out2re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[2]~output .bus_hold = "false";
defparam \out2re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \out2re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[3]~output .bus_hold = "false";
defparam \out2re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \out2re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[4]~output .bus_hold = "false";
defparam \out2re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \out2re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[5]~output .bus_hold = "false";
defparam \out2re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \out2re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[6]~output .bus_hold = "false";
defparam \out2re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \out2re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[7]~output .bus_hold = "false";
defparam \out2re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \out2re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[8]~output .bus_hold = "false";
defparam \out2re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \out2re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[9]~output .bus_hold = "false";
defparam \out2re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \out2re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[10]~output .bus_hold = "false";
defparam \out2re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \out2re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[11]~output .bus_hold = "false";
defparam \out2re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \out2re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[12]~output .bus_hold = "false";
defparam \out2re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \out2re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[13]~output .bus_hold = "false";
defparam \out2re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \out2re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[14]~output .bus_hold = "false";
defparam \out2re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \out2re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2re[15]~output .bus_hold = "false";
defparam \out2re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \out2im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[0]~output .bus_hold = "false";
defparam \out2im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \out2im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[1]~output .bus_hold = "false";
defparam \out2im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \out2im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[2]~output .bus_hold = "false";
defparam \out2im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \out2im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[3]~output .bus_hold = "false";
defparam \out2im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \out2im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[4]~output .bus_hold = "false";
defparam \out2im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \out2im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[5]~output .bus_hold = "false";
defparam \out2im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \out2im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[6]~output .bus_hold = "false";
defparam \out2im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \out2im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[7]~output .bus_hold = "false";
defparam \out2im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \out2im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[8]~output .bus_hold = "false";
defparam \out2im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \out2im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[9]~output .bus_hold = "false";
defparam \out2im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \out2im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[10]~output .bus_hold = "false";
defparam \out2im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \out2im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[11]~output .bus_hold = "false";
defparam \out2im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \out2im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[12]~output .bus_hold = "false";
defparam \out2im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \out2im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[13]~output .bus_hold = "false";
defparam \out2im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \out2im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[14]~output .bus_hold = "false";
defparam \out2im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \out2im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out2im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out2im[15]~output .bus_hold = "false";
defparam \out2im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \out3re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[0]~output .bus_hold = "false";
defparam \out3re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \out3re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[1]~output .bus_hold = "false";
defparam \out3re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \out3re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[2]~output .bus_hold = "false";
defparam \out3re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \out3re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[3]~output .bus_hold = "false";
defparam \out3re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \out3re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[4]~output .bus_hold = "false";
defparam \out3re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \out3re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[5]~output .bus_hold = "false";
defparam \out3re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \out3re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[6]~output .bus_hold = "false";
defparam \out3re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \out3re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[7]~output .bus_hold = "false";
defparam \out3re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \out3re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[8]~output .bus_hold = "false";
defparam \out3re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \out3re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[9]~output .bus_hold = "false";
defparam \out3re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \out3re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[10]~output .bus_hold = "false";
defparam \out3re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \out3re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[11]~output .bus_hold = "false";
defparam \out3re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \out3re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[12]~output .bus_hold = "false";
defparam \out3re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \out3re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[13]~output .bus_hold = "false";
defparam \out3re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \out3re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[14]~output .bus_hold = "false";
defparam \out3re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \out3re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3re[15]~output .bus_hold = "false";
defparam \out3re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \out3im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[0]~output .bus_hold = "false";
defparam \out3im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \out3im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[1]~output .bus_hold = "false";
defparam \out3im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \out3im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[2]~output .bus_hold = "false";
defparam \out3im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \out3im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[3]~output .bus_hold = "false";
defparam \out3im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \out3im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[4]~output .bus_hold = "false";
defparam \out3im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \out3im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[5]~output .bus_hold = "false";
defparam \out3im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \out3im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[6]~output .bus_hold = "false";
defparam \out3im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \out3im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[7]~output .bus_hold = "false";
defparam \out3im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \out3im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[8]~output .bus_hold = "false";
defparam \out3im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \out3im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[9]~output .bus_hold = "false";
defparam \out3im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \out3im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[10]~output .bus_hold = "false";
defparam \out3im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \out3im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[11]~output .bus_hold = "false";
defparam \out3im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \out3im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[12]~output .bus_hold = "false";
defparam \out3im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \out3im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[13]~output .bus_hold = "false";
defparam \out3im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \out3im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[14]~output .bus_hold = "false";
defparam \out3im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \out3im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out3im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out3im[15]~output .bus_hold = "false";
defparam \out3im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \out4re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[0]~output .bus_hold = "false";
defparam \out4re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \out4re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[1]~output .bus_hold = "false";
defparam \out4re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \out4re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[2]~output .bus_hold = "false";
defparam \out4re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \out4re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[3]~output .bus_hold = "false";
defparam \out4re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \out4re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[4]~output .bus_hold = "false";
defparam \out4re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \out4re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[5]~output .bus_hold = "false";
defparam \out4re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \out4re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[6]~output .bus_hold = "false";
defparam \out4re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \out4re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[7]~output .bus_hold = "false";
defparam \out4re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \out4re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[8]~output .bus_hold = "false";
defparam \out4re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \out4re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[9]~output .bus_hold = "false";
defparam \out4re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \out4re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[10]~output .bus_hold = "false";
defparam \out4re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \out4re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[11]~output .bus_hold = "false";
defparam \out4re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \out4re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[12]~output .bus_hold = "false";
defparam \out4re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \out4re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[13]~output .bus_hold = "false";
defparam \out4re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \out4re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[14]~output .bus_hold = "false";
defparam \out4re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \out4re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4re[15]~output .bus_hold = "false";
defparam \out4re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \out4im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[0]~output .bus_hold = "false";
defparam \out4im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \out4im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[1]~output .bus_hold = "false";
defparam \out4im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \out4im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[2]~output .bus_hold = "false";
defparam \out4im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \out4im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[3]~output .bus_hold = "false";
defparam \out4im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \out4im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[4]~output .bus_hold = "false";
defparam \out4im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \out4im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[5]~output .bus_hold = "false";
defparam \out4im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \out4im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[6]~output .bus_hold = "false";
defparam \out4im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \out4im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[7]~output .bus_hold = "false";
defparam \out4im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \out4im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[8]~output .bus_hold = "false";
defparam \out4im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \out4im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[9]~output .bus_hold = "false";
defparam \out4im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \out4im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[10]~output .bus_hold = "false";
defparam \out4im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \out4im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[11]~output .bus_hold = "false";
defparam \out4im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \out4im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[12]~output .bus_hold = "false";
defparam \out4im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \out4im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[13]~output .bus_hold = "false";
defparam \out4im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \out4im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[14]~output .bus_hold = "false";
defparam \out4im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \out4im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out4im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out4im[15]~output .bus_hold = "false";
defparam \out4im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \out5re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[0]~output .bus_hold = "false";
defparam \out5re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \out5re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[1]~output .bus_hold = "false";
defparam \out5re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \out5re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[2]~output .bus_hold = "false";
defparam \out5re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \out5re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[3]~output .bus_hold = "false";
defparam \out5re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \out5re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[4]~output .bus_hold = "false";
defparam \out5re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \out5re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[5]~output .bus_hold = "false";
defparam \out5re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \out5re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[6]~output .bus_hold = "false";
defparam \out5re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \out5re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[7]~output .bus_hold = "false";
defparam \out5re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \out5re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[8]~output .bus_hold = "false";
defparam \out5re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \out5re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[9]~output .bus_hold = "false";
defparam \out5re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \out5re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[10]~output .bus_hold = "false";
defparam \out5re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \out5re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[11]~output .bus_hold = "false";
defparam \out5re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \out5re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[12]~output .bus_hold = "false";
defparam \out5re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \out5re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[13]~output .bus_hold = "false";
defparam \out5re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \out5re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[14]~output .bus_hold = "false";
defparam \out5re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \out5re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5re[15]~output .bus_hold = "false";
defparam \out5re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \out5im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[0]~output .bus_hold = "false";
defparam \out5im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \out5im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[1]~output .bus_hold = "false";
defparam \out5im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \out5im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[2]~output .bus_hold = "false";
defparam \out5im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \out5im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[3]~output .bus_hold = "false";
defparam \out5im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \out5im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[4]~output .bus_hold = "false";
defparam \out5im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \out5im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[5]~output .bus_hold = "false";
defparam \out5im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \out5im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[6]~output .bus_hold = "false";
defparam \out5im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \out5im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[7]~output .bus_hold = "false";
defparam \out5im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \out5im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[8]~output .bus_hold = "false";
defparam \out5im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \out5im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[9]~output .bus_hold = "false";
defparam \out5im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \out5im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[10]~output .bus_hold = "false";
defparam \out5im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \out5im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[11]~output .bus_hold = "false";
defparam \out5im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \out5im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[12]~output .bus_hold = "false";
defparam \out5im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \out5im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[13]~output .bus_hold = "false";
defparam \out5im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \out5im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[14]~output .bus_hold = "false";
defparam \out5im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \out5im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out5im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out5im[15]~output .bus_hold = "false";
defparam \out5im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \o_FFT_cycle_done~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_FFT_cycle_done~output_o ),
	.obar());
// synopsys translate_off
defparam \o_FFT_cycle_done~output .bus_hold = "false";
defparam \o_FFT_cycle_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \w_out0_re_butterfly[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[0]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \w_out0_re_butterfly[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[1]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \w_out0_re_butterfly[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[2]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \w_out0_re_butterfly[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[3]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \w_out0_re_butterfly[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[4]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \w_out0_re_butterfly[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[5]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \w_out0_re_butterfly[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[6]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \w_out0_re_butterfly[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[7]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \w_out0_re_butterfly[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[8]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \w_out0_re_butterfly[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[9]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \w_out0_re_butterfly[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[10]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \w_out0_re_butterfly[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[11]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \w_out0_re_butterfly[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[12]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \w_out0_re_butterfly[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[13]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \w_out0_re_butterfly[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[14]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \w_out0_re_butterfly[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_re_butterfly[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_re_butterfly[15]~output .bus_hold = "false";
defparam \w_out0_re_butterfly[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \w_out0_im_butterfly[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[0]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \w_out0_im_butterfly[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[1]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \w_out0_im_butterfly[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[2]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \w_out0_im_butterfly[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[3]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \w_out0_im_butterfly[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[4]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \w_out0_im_butterfly[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[5]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \w_out0_im_butterfly[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[6]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \w_out0_im_butterfly[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[7]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \w_out0_im_butterfly[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[8]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \w_out0_im_butterfly[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[9]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \w_out0_im_butterfly[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[10]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \w_out0_im_butterfly[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[11]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \w_out0_im_butterfly[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[12]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \w_out0_im_butterfly[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[13]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \w_out0_im_butterfly[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[14]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \w_out0_im_butterfly[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out0_im_butterfly[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out0_im_butterfly[15]~output .bus_hold = "false";
defparam \w_out0_im_butterfly[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \w_out1_re_butterfly[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[0]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \w_out1_re_butterfly[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[1]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \w_out1_re_butterfly[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[2]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \w_out1_re_butterfly[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[3]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \w_out1_re_butterfly[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[4]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \w_out1_re_butterfly[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[5]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \w_out1_re_butterfly[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[6]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \w_out1_re_butterfly[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[7]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \w_out1_re_butterfly[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[8]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \w_out1_re_butterfly[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[9]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \w_out1_re_butterfly[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[10]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \w_out1_re_butterfly[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[11]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \w_out1_re_butterfly[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[12]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \w_out1_re_butterfly[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[13]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \w_out1_re_butterfly[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[14]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \w_out1_re_butterfly[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_re_butterfly[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_re_butterfly[15]~output .bus_hold = "false";
defparam \w_out1_re_butterfly[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \w_out1_im_butterfly[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[0]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \w_out1_im_butterfly[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[1]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \w_out1_im_butterfly[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[2]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \w_out1_im_butterfly[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[3]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \w_out1_im_butterfly[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[4]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \w_out1_im_butterfly[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[5]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \w_out1_im_butterfly[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[6]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \w_out1_im_butterfly[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[7]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \w_out1_im_butterfly[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[8]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \w_out1_im_butterfly[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[9]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \w_out1_im_butterfly[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[10]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \w_out1_im_butterfly[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[11]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \w_out1_im_butterfly[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[12]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \w_out1_im_butterfly[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[13]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \w_out1_im_butterfly[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[14]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \w_out1_im_butterfly[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_out1_im_butterfly[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_out1_im_butterfly[15]~output .bus_hold = "false";
defparam \w_out1_im_butterfly[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[0]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[1]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[2]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[3]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[4]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[5]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[6]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[7]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[8]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[9]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[10]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[11]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[12]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[13]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[14]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \w_Mux0_out0_re_butterfly_in[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_re_butterfly_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_re_butterfly_in[15]~output .bus_hold = "false";
defparam \w_Mux0_out0_re_butterfly_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[0]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[1]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[2]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[3]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[4]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[5]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[6]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[7]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[8]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[9]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[10]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[11]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[12]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[13]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[14]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \w_Mux0_out0_im_butterfly_in[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out0_im_butterfly_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out0_im_butterfly_in[15]~output .bus_hold = "false";
defparam \w_Mux0_out0_im_butterfly_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[0]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[1]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[2]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[3]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[4]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[5]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[6]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[7]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[8]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[9]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[10]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[11]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[12]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[13]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[14]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \w_Mux0_out1_re_butterfly_in[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_re_butterfly_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_re_butterfly_in[15]~output .bus_hold = "false";
defparam \w_Mux0_out1_re_butterfly_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[0]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[1]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[2]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[3]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[4]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[5]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[6]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[7]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[8]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[9]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[10]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[11]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[12]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[13]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[14]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \w_Mux0_out1_im_butterfly_in[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out1_im_butterfly_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out1_im_butterfly_in[15]~output .bus_hold = "false";
defparam \w_Mux0_out1_im_butterfly_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[0]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[1]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[2]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \w_Mux0_out_twiddle_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[3]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \w_Mux0_out_twiddle_re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[4]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \w_Mux0_out_twiddle_re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[5]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[6]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \w_Mux0_out_twiddle_re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[7]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[8]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \w_Mux0_out_twiddle_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[9]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \w_Mux0_out_twiddle_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[10]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[11]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[12]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \w_Mux0_out_twiddle_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[13]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \w_Mux0_out_twiddle_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[14]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \w_Mux0_out_twiddle_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_re[15]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \w_Mux0_out_twiddle_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[0]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[1]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[2]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[3]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \w_Mux0_out_twiddle_im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[4]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \w_Mux0_out_twiddle_im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[5]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \w_Mux0_out_twiddle_im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[6]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \w_Mux0_out_twiddle_im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[7]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \w_Mux0_out_twiddle_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[8]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \w_Mux0_out_twiddle_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[9]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \w_Mux0_out_twiddle_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[10]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \w_Mux0_out_twiddle_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[11]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \w_Mux0_out_twiddle_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[12]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \w_Mux0_out_twiddle_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[13]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \w_Mux0_out_twiddle_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[14]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \w_Mux0_out_twiddle_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_Mux0_out_twiddle_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_Mux0_out_twiddle_im[15]~output .bus_hold = "false";
defparam \w_Mux0_out_twiddle_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \o_Mux_switcher_butterfly[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_Mux_switcher_butterfly[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_Mux_switcher_butterfly[0]~output .bus_hold = "false";
defparam \o_Mux_switcher_butterfly[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \o_Mux_switcher_butterfly[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_Mux_switcher_butterfly[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_Mux_switcher_butterfly[1]~output .bus_hold = "false";
defparam \o_Mux_switcher_butterfly[1]~output .open_drain_output = "false";
// synopsys translate_on

assign out0re[0] = \out0re[0]~output_o ;

assign out0re[1] = \out0re[1]~output_o ;

assign out0re[2] = \out0re[2]~output_o ;

assign out0re[3] = \out0re[3]~output_o ;

assign out0re[4] = \out0re[4]~output_o ;

assign out0re[5] = \out0re[5]~output_o ;

assign out0re[6] = \out0re[6]~output_o ;

assign out0re[7] = \out0re[7]~output_o ;

assign out0re[8] = \out0re[8]~output_o ;

assign out0re[9] = \out0re[9]~output_o ;

assign out0re[10] = \out0re[10]~output_o ;

assign out0re[11] = \out0re[11]~output_o ;

assign out0re[12] = \out0re[12]~output_o ;

assign out0re[13] = \out0re[13]~output_o ;

assign out0re[14] = \out0re[14]~output_o ;

assign out0re[15] = \out0re[15]~output_o ;

assign out0im[0] = \out0im[0]~output_o ;

assign out0im[1] = \out0im[1]~output_o ;

assign out0im[2] = \out0im[2]~output_o ;

assign out0im[3] = \out0im[3]~output_o ;

assign out0im[4] = \out0im[4]~output_o ;

assign out0im[5] = \out0im[5]~output_o ;

assign out0im[6] = \out0im[6]~output_o ;

assign out0im[7] = \out0im[7]~output_o ;

assign out0im[8] = \out0im[8]~output_o ;

assign out0im[9] = \out0im[9]~output_o ;

assign out0im[10] = \out0im[10]~output_o ;

assign out0im[11] = \out0im[11]~output_o ;

assign out0im[12] = \out0im[12]~output_o ;

assign out0im[13] = \out0im[13]~output_o ;

assign out0im[14] = \out0im[14]~output_o ;

assign out0im[15] = \out0im[15]~output_o ;

assign out1re[0] = \out1re[0]~output_o ;

assign out1re[1] = \out1re[1]~output_o ;

assign out1re[2] = \out1re[2]~output_o ;

assign out1re[3] = \out1re[3]~output_o ;

assign out1re[4] = \out1re[4]~output_o ;

assign out1re[5] = \out1re[5]~output_o ;

assign out1re[6] = \out1re[6]~output_o ;

assign out1re[7] = \out1re[7]~output_o ;

assign out1re[8] = \out1re[8]~output_o ;

assign out1re[9] = \out1re[9]~output_o ;

assign out1re[10] = \out1re[10]~output_o ;

assign out1re[11] = \out1re[11]~output_o ;

assign out1re[12] = \out1re[12]~output_o ;

assign out1re[13] = \out1re[13]~output_o ;

assign out1re[14] = \out1re[14]~output_o ;

assign out1re[15] = \out1re[15]~output_o ;

assign out1im[0] = \out1im[0]~output_o ;

assign out1im[1] = \out1im[1]~output_o ;

assign out1im[2] = \out1im[2]~output_o ;

assign out1im[3] = \out1im[3]~output_o ;

assign out1im[4] = \out1im[4]~output_o ;

assign out1im[5] = \out1im[5]~output_o ;

assign out1im[6] = \out1im[6]~output_o ;

assign out1im[7] = \out1im[7]~output_o ;

assign out1im[8] = \out1im[8]~output_o ;

assign out1im[9] = \out1im[9]~output_o ;

assign out1im[10] = \out1im[10]~output_o ;

assign out1im[11] = \out1im[11]~output_o ;

assign out1im[12] = \out1im[12]~output_o ;

assign out1im[13] = \out1im[13]~output_o ;

assign out1im[14] = \out1im[14]~output_o ;

assign out1im[15] = \out1im[15]~output_o ;

assign out2re[0] = \out2re[0]~output_o ;

assign out2re[1] = \out2re[1]~output_o ;

assign out2re[2] = \out2re[2]~output_o ;

assign out2re[3] = \out2re[3]~output_o ;

assign out2re[4] = \out2re[4]~output_o ;

assign out2re[5] = \out2re[5]~output_o ;

assign out2re[6] = \out2re[6]~output_o ;

assign out2re[7] = \out2re[7]~output_o ;

assign out2re[8] = \out2re[8]~output_o ;

assign out2re[9] = \out2re[9]~output_o ;

assign out2re[10] = \out2re[10]~output_o ;

assign out2re[11] = \out2re[11]~output_o ;

assign out2re[12] = \out2re[12]~output_o ;

assign out2re[13] = \out2re[13]~output_o ;

assign out2re[14] = \out2re[14]~output_o ;

assign out2re[15] = \out2re[15]~output_o ;

assign out2im[0] = \out2im[0]~output_o ;

assign out2im[1] = \out2im[1]~output_o ;

assign out2im[2] = \out2im[2]~output_o ;

assign out2im[3] = \out2im[3]~output_o ;

assign out2im[4] = \out2im[4]~output_o ;

assign out2im[5] = \out2im[5]~output_o ;

assign out2im[6] = \out2im[6]~output_o ;

assign out2im[7] = \out2im[7]~output_o ;

assign out2im[8] = \out2im[8]~output_o ;

assign out2im[9] = \out2im[9]~output_o ;

assign out2im[10] = \out2im[10]~output_o ;

assign out2im[11] = \out2im[11]~output_o ;

assign out2im[12] = \out2im[12]~output_o ;

assign out2im[13] = \out2im[13]~output_o ;

assign out2im[14] = \out2im[14]~output_o ;

assign out2im[15] = \out2im[15]~output_o ;

assign out3re[0] = \out3re[0]~output_o ;

assign out3re[1] = \out3re[1]~output_o ;

assign out3re[2] = \out3re[2]~output_o ;

assign out3re[3] = \out3re[3]~output_o ;

assign out3re[4] = \out3re[4]~output_o ;

assign out3re[5] = \out3re[5]~output_o ;

assign out3re[6] = \out3re[6]~output_o ;

assign out3re[7] = \out3re[7]~output_o ;

assign out3re[8] = \out3re[8]~output_o ;

assign out3re[9] = \out3re[9]~output_o ;

assign out3re[10] = \out3re[10]~output_o ;

assign out3re[11] = \out3re[11]~output_o ;

assign out3re[12] = \out3re[12]~output_o ;

assign out3re[13] = \out3re[13]~output_o ;

assign out3re[14] = \out3re[14]~output_o ;

assign out3re[15] = \out3re[15]~output_o ;

assign out3im[0] = \out3im[0]~output_o ;

assign out3im[1] = \out3im[1]~output_o ;

assign out3im[2] = \out3im[2]~output_o ;

assign out3im[3] = \out3im[3]~output_o ;

assign out3im[4] = \out3im[4]~output_o ;

assign out3im[5] = \out3im[5]~output_o ;

assign out3im[6] = \out3im[6]~output_o ;

assign out3im[7] = \out3im[7]~output_o ;

assign out3im[8] = \out3im[8]~output_o ;

assign out3im[9] = \out3im[9]~output_o ;

assign out3im[10] = \out3im[10]~output_o ;

assign out3im[11] = \out3im[11]~output_o ;

assign out3im[12] = \out3im[12]~output_o ;

assign out3im[13] = \out3im[13]~output_o ;

assign out3im[14] = \out3im[14]~output_o ;

assign out3im[15] = \out3im[15]~output_o ;

assign out4re[0] = \out4re[0]~output_o ;

assign out4re[1] = \out4re[1]~output_o ;

assign out4re[2] = \out4re[2]~output_o ;

assign out4re[3] = \out4re[3]~output_o ;

assign out4re[4] = \out4re[4]~output_o ;

assign out4re[5] = \out4re[5]~output_o ;

assign out4re[6] = \out4re[6]~output_o ;

assign out4re[7] = \out4re[7]~output_o ;

assign out4re[8] = \out4re[8]~output_o ;

assign out4re[9] = \out4re[9]~output_o ;

assign out4re[10] = \out4re[10]~output_o ;

assign out4re[11] = \out4re[11]~output_o ;

assign out4re[12] = \out4re[12]~output_o ;

assign out4re[13] = \out4re[13]~output_o ;

assign out4re[14] = \out4re[14]~output_o ;

assign out4re[15] = \out4re[15]~output_o ;

assign out4im[0] = \out4im[0]~output_o ;

assign out4im[1] = \out4im[1]~output_o ;

assign out4im[2] = \out4im[2]~output_o ;

assign out4im[3] = \out4im[3]~output_o ;

assign out4im[4] = \out4im[4]~output_o ;

assign out4im[5] = \out4im[5]~output_o ;

assign out4im[6] = \out4im[6]~output_o ;

assign out4im[7] = \out4im[7]~output_o ;

assign out4im[8] = \out4im[8]~output_o ;

assign out4im[9] = \out4im[9]~output_o ;

assign out4im[10] = \out4im[10]~output_o ;

assign out4im[11] = \out4im[11]~output_o ;

assign out4im[12] = \out4im[12]~output_o ;

assign out4im[13] = \out4im[13]~output_o ;

assign out4im[14] = \out4im[14]~output_o ;

assign out4im[15] = \out4im[15]~output_o ;

assign out5re[0] = \out5re[0]~output_o ;

assign out5re[1] = \out5re[1]~output_o ;

assign out5re[2] = \out5re[2]~output_o ;

assign out5re[3] = \out5re[3]~output_o ;

assign out5re[4] = \out5re[4]~output_o ;

assign out5re[5] = \out5re[5]~output_o ;

assign out5re[6] = \out5re[6]~output_o ;

assign out5re[7] = \out5re[7]~output_o ;

assign out5re[8] = \out5re[8]~output_o ;

assign out5re[9] = \out5re[9]~output_o ;

assign out5re[10] = \out5re[10]~output_o ;

assign out5re[11] = \out5re[11]~output_o ;

assign out5re[12] = \out5re[12]~output_o ;

assign out5re[13] = \out5re[13]~output_o ;

assign out5re[14] = \out5re[14]~output_o ;

assign out5re[15] = \out5re[15]~output_o ;

assign out5im[0] = \out5im[0]~output_o ;

assign out5im[1] = \out5im[1]~output_o ;

assign out5im[2] = \out5im[2]~output_o ;

assign out5im[3] = \out5im[3]~output_o ;

assign out5im[4] = \out5im[4]~output_o ;

assign out5im[5] = \out5im[5]~output_o ;

assign out5im[6] = \out5im[6]~output_o ;

assign out5im[7] = \out5im[7]~output_o ;

assign out5im[8] = \out5im[8]~output_o ;

assign out5im[9] = \out5im[9]~output_o ;

assign out5im[10] = \out5im[10]~output_o ;

assign out5im[11] = \out5im[11]~output_o ;

assign out5im[12] = \out5im[12]~output_o ;

assign out5im[13] = \out5im[13]~output_o ;

assign out5im[14] = \out5im[14]~output_o ;

assign out5im[15] = \out5im[15]~output_o ;

assign o_FFT_cycle_done = \o_FFT_cycle_done~output_o ;

assign w_out0_re_butterfly[0] = \w_out0_re_butterfly[0]~output_o ;

assign w_out0_re_butterfly[1] = \w_out0_re_butterfly[1]~output_o ;

assign w_out0_re_butterfly[2] = \w_out0_re_butterfly[2]~output_o ;

assign w_out0_re_butterfly[3] = \w_out0_re_butterfly[3]~output_o ;

assign w_out0_re_butterfly[4] = \w_out0_re_butterfly[4]~output_o ;

assign w_out0_re_butterfly[5] = \w_out0_re_butterfly[5]~output_o ;

assign w_out0_re_butterfly[6] = \w_out0_re_butterfly[6]~output_o ;

assign w_out0_re_butterfly[7] = \w_out0_re_butterfly[7]~output_o ;

assign w_out0_re_butterfly[8] = \w_out0_re_butterfly[8]~output_o ;

assign w_out0_re_butterfly[9] = \w_out0_re_butterfly[9]~output_o ;

assign w_out0_re_butterfly[10] = \w_out0_re_butterfly[10]~output_o ;

assign w_out0_re_butterfly[11] = \w_out0_re_butterfly[11]~output_o ;

assign w_out0_re_butterfly[12] = \w_out0_re_butterfly[12]~output_o ;

assign w_out0_re_butterfly[13] = \w_out0_re_butterfly[13]~output_o ;

assign w_out0_re_butterfly[14] = \w_out0_re_butterfly[14]~output_o ;

assign w_out0_re_butterfly[15] = \w_out0_re_butterfly[15]~output_o ;

assign w_out0_im_butterfly[0] = \w_out0_im_butterfly[0]~output_o ;

assign w_out0_im_butterfly[1] = \w_out0_im_butterfly[1]~output_o ;

assign w_out0_im_butterfly[2] = \w_out0_im_butterfly[2]~output_o ;

assign w_out0_im_butterfly[3] = \w_out0_im_butterfly[3]~output_o ;

assign w_out0_im_butterfly[4] = \w_out0_im_butterfly[4]~output_o ;

assign w_out0_im_butterfly[5] = \w_out0_im_butterfly[5]~output_o ;

assign w_out0_im_butterfly[6] = \w_out0_im_butterfly[6]~output_o ;

assign w_out0_im_butterfly[7] = \w_out0_im_butterfly[7]~output_o ;

assign w_out0_im_butterfly[8] = \w_out0_im_butterfly[8]~output_o ;

assign w_out0_im_butterfly[9] = \w_out0_im_butterfly[9]~output_o ;

assign w_out0_im_butterfly[10] = \w_out0_im_butterfly[10]~output_o ;

assign w_out0_im_butterfly[11] = \w_out0_im_butterfly[11]~output_o ;

assign w_out0_im_butterfly[12] = \w_out0_im_butterfly[12]~output_o ;

assign w_out0_im_butterfly[13] = \w_out0_im_butterfly[13]~output_o ;

assign w_out0_im_butterfly[14] = \w_out0_im_butterfly[14]~output_o ;

assign w_out0_im_butterfly[15] = \w_out0_im_butterfly[15]~output_o ;

assign w_out1_re_butterfly[0] = \w_out1_re_butterfly[0]~output_o ;

assign w_out1_re_butterfly[1] = \w_out1_re_butterfly[1]~output_o ;

assign w_out1_re_butterfly[2] = \w_out1_re_butterfly[2]~output_o ;

assign w_out1_re_butterfly[3] = \w_out1_re_butterfly[3]~output_o ;

assign w_out1_re_butterfly[4] = \w_out1_re_butterfly[4]~output_o ;

assign w_out1_re_butterfly[5] = \w_out1_re_butterfly[5]~output_o ;

assign w_out1_re_butterfly[6] = \w_out1_re_butterfly[6]~output_o ;

assign w_out1_re_butterfly[7] = \w_out1_re_butterfly[7]~output_o ;

assign w_out1_re_butterfly[8] = \w_out1_re_butterfly[8]~output_o ;

assign w_out1_re_butterfly[9] = \w_out1_re_butterfly[9]~output_o ;

assign w_out1_re_butterfly[10] = \w_out1_re_butterfly[10]~output_o ;

assign w_out1_re_butterfly[11] = \w_out1_re_butterfly[11]~output_o ;

assign w_out1_re_butterfly[12] = \w_out1_re_butterfly[12]~output_o ;

assign w_out1_re_butterfly[13] = \w_out1_re_butterfly[13]~output_o ;

assign w_out1_re_butterfly[14] = \w_out1_re_butterfly[14]~output_o ;

assign w_out1_re_butterfly[15] = \w_out1_re_butterfly[15]~output_o ;

assign w_out1_im_butterfly[0] = \w_out1_im_butterfly[0]~output_o ;

assign w_out1_im_butterfly[1] = \w_out1_im_butterfly[1]~output_o ;

assign w_out1_im_butterfly[2] = \w_out1_im_butterfly[2]~output_o ;

assign w_out1_im_butterfly[3] = \w_out1_im_butterfly[3]~output_o ;

assign w_out1_im_butterfly[4] = \w_out1_im_butterfly[4]~output_o ;

assign w_out1_im_butterfly[5] = \w_out1_im_butterfly[5]~output_o ;

assign w_out1_im_butterfly[6] = \w_out1_im_butterfly[6]~output_o ;

assign w_out1_im_butterfly[7] = \w_out1_im_butterfly[7]~output_o ;

assign w_out1_im_butterfly[8] = \w_out1_im_butterfly[8]~output_o ;

assign w_out1_im_butterfly[9] = \w_out1_im_butterfly[9]~output_o ;

assign w_out1_im_butterfly[10] = \w_out1_im_butterfly[10]~output_o ;

assign w_out1_im_butterfly[11] = \w_out1_im_butterfly[11]~output_o ;

assign w_out1_im_butterfly[12] = \w_out1_im_butterfly[12]~output_o ;

assign w_out1_im_butterfly[13] = \w_out1_im_butterfly[13]~output_o ;

assign w_out1_im_butterfly[14] = \w_out1_im_butterfly[14]~output_o ;

assign w_out1_im_butterfly[15] = \w_out1_im_butterfly[15]~output_o ;

assign w_Mux0_out0_re_butterfly_in[0] = \w_Mux0_out0_re_butterfly_in[0]~output_o ;

assign w_Mux0_out0_re_butterfly_in[1] = \w_Mux0_out0_re_butterfly_in[1]~output_o ;

assign w_Mux0_out0_re_butterfly_in[2] = \w_Mux0_out0_re_butterfly_in[2]~output_o ;

assign w_Mux0_out0_re_butterfly_in[3] = \w_Mux0_out0_re_butterfly_in[3]~output_o ;

assign w_Mux0_out0_re_butterfly_in[4] = \w_Mux0_out0_re_butterfly_in[4]~output_o ;

assign w_Mux0_out0_re_butterfly_in[5] = \w_Mux0_out0_re_butterfly_in[5]~output_o ;

assign w_Mux0_out0_re_butterfly_in[6] = \w_Mux0_out0_re_butterfly_in[6]~output_o ;

assign w_Mux0_out0_re_butterfly_in[7] = \w_Mux0_out0_re_butterfly_in[7]~output_o ;

assign w_Mux0_out0_re_butterfly_in[8] = \w_Mux0_out0_re_butterfly_in[8]~output_o ;

assign w_Mux0_out0_re_butterfly_in[9] = \w_Mux0_out0_re_butterfly_in[9]~output_o ;

assign w_Mux0_out0_re_butterfly_in[10] = \w_Mux0_out0_re_butterfly_in[10]~output_o ;

assign w_Mux0_out0_re_butterfly_in[11] = \w_Mux0_out0_re_butterfly_in[11]~output_o ;

assign w_Mux0_out0_re_butterfly_in[12] = \w_Mux0_out0_re_butterfly_in[12]~output_o ;

assign w_Mux0_out0_re_butterfly_in[13] = \w_Mux0_out0_re_butterfly_in[13]~output_o ;

assign w_Mux0_out0_re_butterfly_in[14] = \w_Mux0_out0_re_butterfly_in[14]~output_o ;

assign w_Mux0_out0_re_butterfly_in[15] = \w_Mux0_out0_re_butterfly_in[15]~output_o ;

assign w_Mux0_out0_im_butterfly_in[0] = \w_Mux0_out0_im_butterfly_in[0]~output_o ;

assign w_Mux0_out0_im_butterfly_in[1] = \w_Mux0_out0_im_butterfly_in[1]~output_o ;

assign w_Mux0_out0_im_butterfly_in[2] = \w_Mux0_out0_im_butterfly_in[2]~output_o ;

assign w_Mux0_out0_im_butterfly_in[3] = \w_Mux0_out0_im_butterfly_in[3]~output_o ;

assign w_Mux0_out0_im_butterfly_in[4] = \w_Mux0_out0_im_butterfly_in[4]~output_o ;

assign w_Mux0_out0_im_butterfly_in[5] = \w_Mux0_out0_im_butterfly_in[5]~output_o ;

assign w_Mux0_out0_im_butterfly_in[6] = \w_Mux0_out0_im_butterfly_in[6]~output_o ;

assign w_Mux0_out0_im_butterfly_in[7] = \w_Mux0_out0_im_butterfly_in[7]~output_o ;

assign w_Mux0_out0_im_butterfly_in[8] = \w_Mux0_out0_im_butterfly_in[8]~output_o ;

assign w_Mux0_out0_im_butterfly_in[9] = \w_Mux0_out0_im_butterfly_in[9]~output_o ;

assign w_Mux0_out0_im_butterfly_in[10] = \w_Mux0_out0_im_butterfly_in[10]~output_o ;

assign w_Mux0_out0_im_butterfly_in[11] = \w_Mux0_out0_im_butterfly_in[11]~output_o ;

assign w_Mux0_out0_im_butterfly_in[12] = \w_Mux0_out0_im_butterfly_in[12]~output_o ;

assign w_Mux0_out0_im_butterfly_in[13] = \w_Mux0_out0_im_butterfly_in[13]~output_o ;

assign w_Mux0_out0_im_butterfly_in[14] = \w_Mux0_out0_im_butterfly_in[14]~output_o ;

assign w_Mux0_out0_im_butterfly_in[15] = \w_Mux0_out0_im_butterfly_in[15]~output_o ;

assign w_Mux0_out1_re_butterfly_in[0] = \w_Mux0_out1_re_butterfly_in[0]~output_o ;

assign w_Mux0_out1_re_butterfly_in[1] = \w_Mux0_out1_re_butterfly_in[1]~output_o ;

assign w_Mux0_out1_re_butterfly_in[2] = \w_Mux0_out1_re_butterfly_in[2]~output_o ;

assign w_Mux0_out1_re_butterfly_in[3] = \w_Mux0_out1_re_butterfly_in[3]~output_o ;

assign w_Mux0_out1_re_butterfly_in[4] = \w_Mux0_out1_re_butterfly_in[4]~output_o ;

assign w_Mux0_out1_re_butterfly_in[5] = \w_Mux0_out1_re_butterfly_in[5]~output_o ;

assign w_Mux0_out1_re_butterfly_in[6] = \w_Mux0_out1_re_butterfly_in[6]~output_o ;

assign w_Mux0_out1_re_butterfly_in[7] = \w_Mux0_out1_re_butterfly_in[7]~output_o ;

assign w_Mux0_out1_re_butterfly_in[8] = \w_Mux0_out1_re_butterfly_in[8]~output_o ;

assign w_Mux0_out1_re_butterfly_in[9] = \w_Mux0_out1_re_butterfly_in[9]~output_o ;

assign w_Mux0_out1_re_butterfly_in[10] = \w_Mux0_out1_re_butterfly_in[10]~output_o ;

assign w_Mux0_out1_re_butterfly_in[11] = \w_Mux0_out1_re_butterfly_in[11]~output_o ;

assign w_Mux0_out1_re_butterfly_in[12] = \w_Mux0_out1_re_butterfly_in[12]~output_o ;

assign w_Mux0_out1_re_butterfly_in[13] = \w_Mux0_out1_re_butterfly_in[13]~output_o ;

assign w_Mux0_out1_re_butterfly_in[14] = \w_Mux0_out1_re_butterfly_in[14]~output_o ;

assign w_Mux0_out1_re_butterfly_in[15] = \w_Mux0_out1_re_butterfly_in[15]~output_o ;

assign w_Mux0_out1_im_butterfly_in[0] = \w_Mux0_out1_im_butterfly_in[0]~output_o ;

assign w_Mux0_out1_im_butterfly_in[1] = \w_Mux0_out1_im_butterfly_in[1]~output_o ;

assign w_Mux0_out1_im_butterfly_in[2] = \w_Mux0_out1_im_butterfly_in[2]~output_o ;

assign w_Mux0_out1_im_butterfly_in[3] = \w_Mux0_out1_im_butterfly_in[3]~output_o ;

assign w_Mux0_out1_im_butterfly_in[4] = \w_Mux0_out1_im_butterfly_in[4]~output_o ;

assign w_Mux0_out1_im_butterfly_in[5] = \w_Mux0_out1_im_butterfly_in[5]~output_o ;

assign w_Mux0_out1_im_butterfly_in[6] = \w_Mux0_out1_im_butterfly_in[6]~output_o ;

assign w_Mux0_out1_im_butterfly_in[7] = \w_Mux0_out1_im_butterfly_in[7]~output_o ;

assign w_Mux0_out1_im_butterfly_in[8] = \w_Mux0_out1_im_butterfly_in[8]~output_o ;

assign w_Mux0_out1_im_butterfly_in[9] = \w_Mux0_out1_im_butterfly_in[9]~output_o ;

assign w_Mux0_out1_im_butterfly_in[10] = \w_Mux0_out1_im_butterfly_in[10]~output_o ;

assign w_Mux0_out1_im_butterfly_in[11] = \w_Mux0_out1_im_butterfly_in[11]~output_o ;

assign w_Mux0_out1_im_butterfly_in[12] = \w_Mux0_out1_im_butterfly_in[12]~output_o ;

assign w_Mux0_out1_im_butterfly_in[13] = \w_Mux0_out1_im_butterfly_in[13]~output_o ;

assign w_Mux0_out1_im_butterfly_in[14] = \w_Mux0_out1_im_butterfly_in[14]~output_o ;

assign w_Mux0_out1_im_butterfly_in[15] = \w_Mux0_out1_im_butterfly_in[15]~output_o ;

assign w_Mux0_out_twiddle_re[0] = \w_Mux0_out_twiddle_re[0]~output_o ;

assign w_Mux0_out_twiddle_re[1] = \w_Mux0_out_twiddle_re[1]~output_o ;

assign w_Mux0_out_twiddle_re[2] = \w_Mux0_out_twiddle_re[2]~output_o ;

assign w_Mux0_out_twiddle_re[3] = \w_Mux0_out_twiddle_re[3]~output_o ;

assign w_Mux0_out_twiddle_re[4] = \w_Mux0_out_twiddle_re[4]~output_o ;

assign w_Mux0_out_twiddle_re[5] = \w_Mux0_out_twiddle_re[5]~output_o ;

assign w_Mux0_out_twiddle_re[6] = \w_Mux0_out_twiddle_re[6]~output_o ;

assign w_Mux0_out_twiddle_re[7] = \w_Mux0_out_twiddle_re[7]~output_o ;

assign w_Mux0_out_twiddle_re[8] = \w_Mux0_out_twiddle_re[8]~output_o ;

assign w_Mux0_out_twiddle_re[9] = \w_Mux0_out_twiddle_re[9]~output_o ;

assign w_Mux0_out_twiddle_re[10] = \w_Mux0_out_twiddle_re[10]~output_o ;

assign w_Mux0_out_twiddle_re[11] = \w_Mux0_out_twiddle_re[11]~output_o ;

assign w_Mux0_out_twiddle_re[12] = \w_Mux0_out_twiddle_re[12]~output_o ;

assign w_Mux0_out_twiddle_re[13] = \w_Mux0_out_twiddle_re[13]~output_o ;

assign w_Mux0_out_twiddle_re[14] = \w_Mux0_out_twiddle_re[14]~output_o ;

assign w_Mux0_out_twiddle_re[15] = \w_Mux0_out_twiddle_re[15]~output_o ;

assign w_Mux0_out_twiddle_im[0] = \w_Mux0_out_twiddle_im[0]~output_o ;

assign w_Mux0_out_twiddle_im[1] = \w_Mux0_out_twiddle_im[1]~output_o ;

assign w_Mux0_out_twiddle_im[2] = \w_Mux0_out_twiddle_im[2]~output_o ;

assign w_Mux0_out_twiddle_im[3] = \w_Mux0_out_twiddle_im[3]~output_o ;

assign w_Mux0_out_twiddle_im[4] = \w_Mux0_out_twiddle_im[4]~output_o ;

assign w_Mux0_out_twiddle_im[5] = \w_Mux0_out_twiddle_im[5]~output_o ;

assign w_Mux0_out_twiddle_im[6] = \w_Mux0_out_twiddle_im[6]~output_o ;

assign w_Mux0_out_twiddle_im[7] = \w_Mux0_out_twiddle_im[7]~output_o ;

assign w_Mux0_out_twiddle_im[8] = \w_Mux0_out_twiddle_im[8]~output_o ;

assign w_Mux0_out_twiddle_im[9] = \w_Mux0_out_twiddle_im[9]~output_o ;

assign w_Mux0_out_twiddle_im[10] = \w_Mux0_out_twiddle_im[10]~output_o ;

assign w_Mux0_out_twiddle_im[11] = \w_Mux0_out_twiddle_im[11]~output_o ;

assign w_Mux0_out_twiddle_im[12] = \w_Mux0_out_twiddle_im[12]~output_o ;

assign w_Mux0_out_twiddle_im[13] = \w_Mux0_out_twiddle_im[13]~output_o ;

assign w_Mux0_out_twiddle_im[14] = \w_Mux0_out_twiddle_im[14]~output_o ;

assign w_Mux0_out_twiddle_im[15] = \w_Mux0_out_twiddle_im[15]~output_o ;

assign o_Mux_switcher_butterfly[0] = \o_Mux_switcher_butterfly[0]~output_o ;

assign o_Mux_switcher_butterfly[1] = \o_Mux_switcher_butterfly[1]~output_o ;

endmodule
