<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="efb" module="efb" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2025 05 27 16:44:25.876" version="1.2" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="efb.lpc" type="lpc" modified="2025 05 27 16:44:24.330"/>
		<File name="efb.v" type="top_level_verilog" modified="2025 05 27 16:44:24.362"/>
		<File name="efb_tmpl.v" type="template_verilog" modified="2025 05 27 16:44:24.362"/>
  </Package>
</DiamondModule>
