


#define ROW0 		 4
#define ROW0_DIR    DDRB
#define ROW0_OUTPUT PORTB
#define ROW0_INPUT  PINB

#define ROW1 		 5
#define ROW1_DIR    DDRB
#define ROW1_OUTPUT PORTB
#define ROW1_INPUT  PINB

#define ROW2 		 6
#define ROW2_DIR    DDRB
#define ROW2_OUTPUT PORTB
#define ROW2_INPUT  PINB

#define ROW3 		 7
#define ROW3_DIR    DDRB
#define ROW3_OUTPUT PORTB
#define ROW3_INPUT  PINB

#define LINE0 		 0
#define LINE0_DIR    DDRD
#define LINE0_OUTPUT PORTD
#define LINE0_INPUT  PIND

#define LINE1 		 1
#define LINE1_DIR    DDRD
#define LINE1_OUTPUT PORTD
#define LINE1_INPUT  PIND

#define LINE2 		 2
#define LINE2_DIR    DDRD
#define LINE2_OUTPUT PORTD
#define LINE2_INPUT  PIND

#define LINE3 		 3
#define LINE3_DIR    DDRD
#define LINE3_OUTPUT PORTD
#define LINE3_INPUT  PIND
