"""
==========================================================================
CtrlRTL_test.py
==========================================================================
Test cases for control memory.

Author : Cheng Tan
  Date : Dec 21, 2019
"""


from pymtl3 import *
from ..CtrlMemCL import CtrlMemCL
from ..CtrlMemRTL import CtrlMemRTL
from ....fu.single.AdderRTL import AdderRTL
from ....lib.basic.en_rdy.test_sinks import TestSinkRTL
from ....lib.basic.en_rdy.test_srcs import TestSrcRTL
from ....lib.messages import *
from ....lib.opt_type import *


#-------------------------------------------------------------------------
# Test harness
#-------------------------------------------------------------------------

class TestHarness( Component ):

  def construct( s, MemUnit, DataType, PredicateType, ConfigType,
                 ctrl_mem_size, data_mem_size, src0_msgs, src1_msgs,
                 ctrl_raddr, ctrl_waddr, ctrl_msgs, sink_msgs ):

    AddrType = mk_bits( clog2( ctrl_mem_size ) )

    s.src_data0 = TestSrcRTL ( DataType,   src0_msgs  )
    s.src_data1 = TestSrcRTL ( DataType,   src1_msgs  )
    s.src_waddr = TestSrcRTL ( AddrType,   ctrl_waddr )
    s.src_wdata = TestSrcRTL ( ConfigType, ctrl_msgs  )
    s.sink_out  = TestSinkRTL( DataType,   sink_msgs  )

    s.alu       = AdderRTL( DataType, PredicateType, ConfigType, 2, 2,
                            data_mem_size )
    s.ctrl_mem  = MemUnit( ConfigType, ctrl_mem_size, len( ctrl_msgs ),
                           len( ctrl_msgs ) )

    s.alu.recv_in_count[0] //= 1
    s.alu.recv_in_count[1] //= 1

    connect( s.alu.recv_opt,   s.ctrl_mem.send_ctrl  )

    connect( s.src_waddr.send, s.ctrl_mem.recv_waddr )
    connect( s.src_wdata.send, s.ctrl_mem.recv_ctrl  )

    connect( s.src_data0.send, s.alu.recv_in[0]      )
    connect( s.src_data1.send, s.alu.recv_in[1]      )
    connect( s.alu.send_out[0],  s.sink_out.recv     )

  def done( s ):
    return s.src_data0.done() and s.src_data1.done() and\
           s.sink_out.done()

  def line_trace( s ):
    return s.alu.line_trace() + " || " +s.ctrl_mem.line_trace()

def run_sim( test_harness, max_cycles=100 ):
  test_harness.elaborate()
  test_harness.apply( DefaultPassGroup() )
  test_harness.sim_reset()

  # Run simulation

  ncycles = 0
  print()
  print( "{}:{}".format( ncycles, test_harness.line_trace() ))
  while not test_harness.done() and ncycles < max_cycles:
    test_harness.sim_tick()
    ncycles += 1
    print( "{}:{}".format( ncycles, test_harness.line_trace() ))

  # Check timeout

  assert ncycles < max_cycles

  test_harness.sim_tick()
  test_harness.sim_tick()
  test_harness.sim_tick()

def test_Ctrl():
  MemUnit       = CtrlMemRTL
  DataType      = mk_data( 16, 1 )
  PredicateType = mk_predicate( 1, 1 )
  ctrl_mem_size = 4
  data_mem_size = 8
  num_inports   = 2
  CtrlType      = mk_ctrl(num_inports)
  FuInType      = mk_bits( clog2( num_inports + 1 ) )
  pickRegister  = [ FuInType( x+1 ) for x in range( num_inports ) ]
  AddrType      = mk_bits( clog2( ctrl_mem_size ) )
  src_data0     = [ DataType(1,1),DataType(5,1),DataType(7,1),DataType(6,1) ]
  src_data1     = [ DataType(6,1),DataType(1,1),DataType(2,1),DataType(3,1) ]
  src_raddr     = [ AddrType( 0 ),AddrType( 0 ),AddrType( 1 ),AddrType( 2 ),AddrType( 3 ) ]
  src_waddr     = [ AddrType( 0 ),AddrType( 1 ),AddrType( 2 ),AddrType( 3 )]
  src_wdata     = [ CtrlType( OPT_ADD, b1( 0 ), pickRegister ),
                    CtrlType( OPT_SUB, b1( 0 ), pickRegister ),
                    CtrlType( OPT_SUB, b1( 0 ), pickRegister ),
                    CtrlType( OPT_ADD, b1( 0 ), pickRegister ) ]
  sink_out      = [ DataType(7,1), DataType(4,1), DataType(5,1), DataType(9,1) ]
  th = TestHarness( MemUnit, DataType, PredicateType, CtrlType,
                    ctrl_mem_size, data_mem_size, src_data0, src_data1,
                    src_raddr, src_waddr, src_wdata, sink_out )
  run_sim( th )

