set_max_delay 4.0 -rise -fall -from [get_ports clk1] -fall_from [get_clocks {core_clk}] -through xor1 -rise_through [get_ports {clk0}] -to {clk1 clk2} -rise_to and1 -ignore_clock_latency -probe -reset_path
