
*** Running vivado
    with args -log blk_mem_gen_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_4.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_4.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 252.457 ; gain = 43.160
Starting RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 353.059 ; gain = 143.762
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_4' [c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_4' (11#1) [c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:06:58 ; elapsed = 00:08:34 . Memory (MB): peak = 552.578 ; gain = 343.281
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:59 ; elapsed = 00:08:35 . Memory (MB): peak = 552.578 ; gain = 343.281
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 710.223 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:08:07 ; elapsed = 00:09:59 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:07 ; elapsed = 00:09:59 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:08:07 ; elapsed = 00:10:00 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:10 ; elapsed = 00:10:04 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:13 ; elapsed = 00:10:06 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:27 ; elapsed = 00:11:26 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished Timing Optimization : Time (s): cpu = 00:09:27 ; elapsed = 00:11:26 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished Technology Mapping : Time (s): cpu = 00:09:27 ; elapsed = 00:11:27 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished IO Insertion : Time (s): cpu = 00:09:31 ; elapsed = 00:11:31 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished Renaming Generated Instances : Time (s): cpu = 00:09:31 ; elapsed = 00:11:31 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:32 ; elapsed = 00:11:31 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished Renaming Generated Ports : Time (s): cpu = 00:09:32 ; elapsed = 00:11:31 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished Handling Custom Attributes : Time (s): cpu = 00:09:32 ; elapsed = 00:11:31 . Memory (MB): peak = 710.223 ; gain = 500.926
Finished Renaming Generated Nets : Time (s): cpu = 00:09:32 ; elapsed = 00:11:31 . Memory (MB): peak = 710.223 ; gain = 500.926

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     4|
|2     |LUT6       |    27|
|3     |RAMB18E1   |     1|
|4     |RAMB36E1   |     2|
|5     |RAMB36E1_1 |    12|
|6     |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:09:32 ; elapsed = 00:11:31 . Memory (MB): peak = 710.223 ; gain = 500.926
synth_design: Time (s): cpu = 00:09:07 ; elapsed = 00:10:53 . Memory (MB): peak = 710.223 ; gain = 433.250
