(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (=> (bvslt (bvand bv_4 #x1537d26b ) (bvudiv bv_0 bv_1)) (bvsle (bvsrem bv_0 bv_1) (bvshl bv_2 #xa1a9425c ))))
(assert (bvult (bvudiv (bvashr #xffb414ee  #x272b1827 ) (bvadd #xdabaa7ab  #x759751fc )) (bvadd (bvnor #xcf3567bc  bv_0) (bvmul bv_3 #xf8f52c95 ))))
(assert (bvsge (bvor (bvsub bv_2 #xe33c3a18 ) (bvlshr #x9db5ccd6  bv_4)) (bvsmod (bvor bv_3 #x7694b139 ) (bvxor #xbfce5399  #x98cc5f3a ))))
(assert (bvslt (bvnor (bvmul #x46438049  #x438c1fb7 ) (bvurem bv_2 #x755501d3 )) (bvudiv (bvashr bv_0 #x58b6cf47 ) (bvsub #x4a1e3dc6  #x09bcd358 ))))
(assert (bvsle (bvadd (bvsub #xdc2ca40b  #xc3b4fee4 ) (bvsdiv bv_0 bv_1)) (bvsrem (bvor bv_0 bv_3) (bvsrem #xfa28e322  #x18ca3974 ))))
(check-sat)
(exit)
