-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
-- Date        : Sun Aug 24 18:33:56 2014
-- Host        : PC2180831 running 64-bit Service Pack 1  (build 7601)
-- Design      : axi_pulser_receiver_v4
-- Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
--               or synthesized. This netlist and cannot be used for SDF annotated simulation.
-- Part        : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity M_AXI_read_data is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    data_out_valid : out STD_LOGIC;
    M_AXI_ARESETN_IBUF : in STD_LOGIC;
    M_AXI_RVALID_IBUF : in STD_LOGIC;
    M_AXI_RLAST_IBUF : in STD_LOGIC;
    M_AXI_ARREADY_IBUF : in STD_LOGIC;
    rdata_valid_in : in STD_LOGIC;
    M_AXI_ACLK_IBUF_BUFG : in STD_LOGIC;
    mask_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    offsets_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdata_addr_in : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end M_AXI_read_data;

architecture STRUCTURE of M_AXI_read_data is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o35\ : STD_LOGIC;
  signal \n_0_M_AXI_ARADDR[31]_i_1\ : STD_LOGIC;
  signal \n_0_M_AXI_ARADDR[31]_i_2\ : STD_LOGIC;
  signal \n_0_M_AXI_ARLEN[3]_i_1\ : STD_LOGIC;
  signal n_0_axi_arvalid_i_1 : STD_LOGIC;
  signal n_0_axi_rready_i_1 : STD_LOGIC;
  signal \n_0_data_out_valid_i_1__0\ : STD_LOGIC;
  signal \n_0_data_reg[231]_i_1\ : STD_LOGIC;
  signal \n_0_data_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_data_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_data_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_data_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_data_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_data_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_data_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_data_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_mask_out[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[32]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[33]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[34]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[35]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[36]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[37]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[38]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[39]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[40]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[41]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[42]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[43]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[44]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[45]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[46]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[47]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[48]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[49]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[50]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[51]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[52]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[53]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[54]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[55]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[56]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[57]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[58]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[59]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[60]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[61]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[62]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[63]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[63]_i_2\ : STD_LOGIC;
  signal \n_0_offsets_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[9]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 199 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \M_AXI_ARLEN[3]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of axi_arvalid_i_1 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \data_out_valid_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \offsets_out[30]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \offsets_out[56]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \offsets_out[57]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \offsets_out[58]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \offsets_out[59]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \offsets_out[60]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \offsets_out[61]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \offsets_out[62]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \offsets_out[63]_i_2\ : label is "soft_lutpair290";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O35 <= \^o35\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\M_AXI_ARADDR[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => M_AXI_ARREADY_IBUF,
      I1 => \^o2\,
      I2 => M_AXI_ARESETN_IBUF,
      I3 => rdata_valid_in,
      O => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => M_AXI_ARESETN_IBUF,
      I1 => \^o2\,
      I2 => M_AXI_ARREADY_IBUF,
      I3 => rdata_valid_in,
      O => \n_0_M_AXI_ARADDR[31]_i_2\
    );
\M_AXI_ARADDR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(0),
      Q => O34,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(10),
      Q => O24,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(11),
      Q => O23,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(12),
      Q => O22,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(13),
      Q => O21,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(14),
      Q => O20,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(15),
      Q => O19,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(16),
      Q => O18,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(17),
      Q => O17,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(18),
      Q => O16,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(19),
      Q => O15,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(1),
      Q => O33,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(20),
      Q => O14,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(21),
      Q => O13,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(22),
      Q => O12,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(23),
      Q => O11,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(24),
      Q => O10,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(25),
      Q => O9,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(26),
      Q => O8,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(27),
      Q => O7,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(28),
      Q => O6,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(29),
      Q => O5,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(2),
      Q => O32,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(30),
      Q => O4,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(31),
      Q => O3,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(3),
      Q => O31,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(4),
      Q => O30,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(5),
      Q => O29,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(6),
      Q => O28,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(7),
      Q => O27,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(8),
      Q => O26,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARADDR_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_M_AXI_ARADDR[31]_i_2\,
      D => rdata_addr_in(9),
      Q => O25,
      R => \n_0_M_AXI_ARADDR[31]_i_1\
    );
\M_AXI_ARLEN[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF00AA00"
    )
    port map (
      I0 => rdata_valid_in,
      I1 => \^o2\,
      I2 => M_AXI_ARREADY_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => \^o35\,
      O => \n_0_M_AXI_ARLEN[3]_i_1\
    );
\M_AXI_ARLEN_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_M_AXI_ARLEN[3]_i_1\,
      Q => \^o35\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
axi_arvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
    port map (
      I0 => \^o2\,
      I1 => M_AXI_ARREADY_IBUF,
      I2 => rdata_valid_in,
      I3 => M_AXI_ARESETN_IBUF,
      O => n_0_axi_arvalid_i_1
    );
axi_arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => n_0_axi_arvalid_i_1,
      Q => \^o2\,
      R => \<const0>\
    );
axi_rready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
    port map (
      I0 => M_AXI_ARESETN_IBUF,
      I1 => M_AXI_RLAST_IBUF,
      I2 => M_AXI_RVALID_IBUF,
      I3 => \^o1\,
      I4 => rdata_valid_in,
      O => n_0_axi_rready_i_1
    );
axi_rready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => n_0_axi_rready_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
\data_out_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => M_AXI_ARESETN_IBUF,
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_RLAST_IBUF,
      O => \n_0_data_out_valid_i_1__0\
    );
data_out_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_data_out_valid_i_1__0\,
      Q => data_out_valid,
      R => \<const0>\
    );
\data_reg[231]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => M_AXI_ARESETN_IBUF,
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      O => \n_0_data_reg[231]_i_1\
    );
\data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(0),
      Q => \n_0_data_reg_reg[0]\,
      R => \<const0>\
    );
\data_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(100),
      Q => p_0_in(68),
      R => \<const0>\
    );
\data_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(101),
      Q => p_0_in(69),
      R => \<const0>\
    );
\data_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(102),
      Q => p_0_in(70),
      R => \<const0>\
    );
\data_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(103),
      Q => p_0_in(71),
      R => \<const0>\
    );
\data_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(128),
      Q => p_0_in(96),
      R => \<const0>\
    );
\data_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(129),
      Q => p_0_in(97),
      R => \<const0>\
    );
\data_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(130),
      Q => p_0_in(98),
      R => \<const0>\
    );
\data_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(131),
      Q => p_0_in(99),
      R => \<const0>\
    );
\data_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(132),
      Q => p_0_in(100),
      R => \<const0>\
    );
\data_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(133),
      Q => p_0_in(101),
      R => \<const0>\
    );
\data_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(134),
      Q => p_0_in(102),
      R => \<const0>\
    );
\data_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(135),
      Q => p_0_in(103),
      R => \<const0>\
    );
\data_reg_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(160),
      Q => p_0_in(128),
      R => \<const0>\
    );
\data_reg_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(161),
      Q => p_0_in(129),
      R => \<const0>\
    );
\data_reg_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(162),
      Q => p_0_in(130),
      R => \<const0>\
    );
\data_reg_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(163),
      Q => p_0_in(131),
      R => \<const0>\
    );
\data_reg_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(164),
      Q => p_0_in(132),
      R => \<const0>\
    );
\data_reg_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(165),
      Q => p_0_in(133),
      R => \<const0>\
    );
\data_reg_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(166),
      Q => p_0_in(134),
      R => \<const0>\
    );
\data_reg_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(167),
      Q => p_0_in(135),
      R => \<const0>\
    );
\data_reg_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(192),
      Q => p_0_in(160),
      R => \<const0>\
    );
\data_reg_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(193),
      Q => p_0_in(161),
      R => \<const0>\
    );
\data_reg_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(194),
      Q => p_0_in(162),
      R => \<const0>\
    );
\data_reg_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(195),
      Q => p_0_in(163),
      R => \<const0>\
    );
\data_reg_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(196),
      Q => p_0_in(164),
      R => \<const0>\
    );
\data_reg_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(197),
      Q => p_0_in(165),
      R => \<const0>\
    );
\data_reg_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(198),
      Q => p_0_in(166),
      R => \<const0>\
    );
\data_reg_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(199),
      Q => p_0_in(167),
      R => \<const0>\
    );
\data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(1),
      Q => \n_0_data_reg_reg[1]\,
      R => \<const0>\
    );
\data_reg_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => D(0),
      Q => p_0_in(192),
      R => \<const0>\
    );
\data_reg_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => D(1),
      Q => p_0_in(193),
      R => \<const0>\
    );
\data_reg_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => D(2),
      Q => p_0_in(194),
      R => \<const0>\
    );
\data_reg_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => D(3),
      Q => p_0_in(195),
      R => \<const0>\
    );
\data_reg_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => D(4),
      Q => p_0_in(196),
      R => \<const0>\
    );
\data_reg_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => D(5),
      Q => p_0_in(197),
      R => \<const0>\
    );
\data_reg_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => D(6),
      Q => p_0_in(198),
      R => \<const0>\
    );
\data_reg_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => D(7),
      Q => p_0_in(199),
      R => \<const0>\
    );
\data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(2),
      Q => \n_0_data_reg_reg[2]\,
      R => \<const0>\
    );
\data_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(32),
      Q => p_0_in(0),
      R => \<const0>\
    );
\data_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(33),
      Q => p_0_in(1),
      R => \<const0>\
    );
\data_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(34),
      Q => p_0_in(2),
      R => \<const0>\
    );
\data_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(35),
      Q => p_0_in(3),
      R => \<const0>\
    );
\data_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(36),
      Q => p_0_in(4),
      R => \<const0>\
    );
\data_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(37),
      Q => p_0_in(5),
      R => \<const0>\
    );
\data_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(38),
      Q => p_0_in(6),
      R => \<const0>\
    );
\data_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(39),
      Q => p_0_in(7),
      R => \<const0>\
    );
\data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(3),
      Q => \n_0_data_reg_reg[3]\,
      R => \<const0>\
    );
\data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(4),
      Q => \n_0_data_reg_reg[4]\,
      R => \<const0>\
    );
\data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(5),
      Q => \n_0_data_reg_reg[5]\,
      R => \<const0>\
    );
\data_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(64),
      Q => p_0_in(32),
      R => \<const0>\
    );
\data_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(65),
      Q => p_0_in(33),
      R => \<const0>\
    );
\data_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(66),
      Q => p_0_in(34),
      R => \<const0>\
    );
\data_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(67),
      Q => p_0_in(35),
      R => \<const0>\
    );
\data_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(68),
      Q => p_0_in(36),
      R => \<const0>\
    );
\data_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(69),
      Q => p_0_in(37),
      R => \<const0>\
    );
\data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(6),
      Q => \n_0_data_reg_reg[6]\,
      R => \<const0>\
    );
\data_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(70),
      Q => p_0_in(38),
      R => \<const0>\
    );
\data_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(71),
      Q => p_0_in(39),
      R => \<const0>\
    );
\data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(7),
      Q => \n_0_data_reg_reg[7]\,
      R => \<const0>\
    );
\data_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(96),
      Q => p_0_in(64),
      R => \<const0>\
    );
\data_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(97),
      Q => p_0_in(65),
      R => \<const0>\
    );
\data_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(98),
      Q => p_0_in(66),
      R => \<const0>\
    );
\data_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_data_reg[231]_i_1\,
      D => p_0_in(99),
      Q => p_0_in(67),
      R => \<const0>\
    );
\mask_out[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => M_AXI_ARESETN_IBUF,
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_RLAST_IBUF,
      O => \n_0_mask_out[7]_i_1__0\
    );
\mask_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_data_reg_reg[0]\,
      Q => mask_out(0),
      R => \n_0_mask_out[7]_i_1__0\
    );
\mask_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_data_reg_reg[1]\,
      Q => mask_out(1),
      R => \n_0_mask_out[7]_i_1__0\
    );
\mask_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_data_reg_reg[2]\,
      Q => mask_out(2),
      R => \n_0_mask_out[7]_i_1__0\
    );
\mask_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_data_reg_reg[3]\,
      Q => mask_out(3),
      R => \n_0_mask_out[7]_i_1__0\
    );
\mask_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_data_reg_reg[4]\,
      Q => mask_out(4),
      R => \n_0_mask_out[7]_i_1__0\
    );
\mask_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_data_reg_reg[5]\,
      Q => mask_out(5),
      R => \n_0_mask_out[7]_i_1__0\
    );
\mask_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_data_reg_reg[6]\,
      Q => mask_out(6),
      R => \n_0_mask_out[7]_i_1__0\
    );
\mask_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_data_reg_reg[7]\,
      Q => mask_out(7),
      R => \n_0_mask_out[7]_i_1__0\
    );
\offsets_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(0),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[0]_i_1\
    );
\offsets_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(34),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[10]_i_1\
    );
\offsets_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(35),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[11]_i_1\
    );
\offsets_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(36),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[12]_i_1\
    );
\offsets_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(37),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[13]_i_1\
    );
\offsets_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(38),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[14]_i_1\
    );
\offsets_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(39),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[15]_i_1\
    );
\offsets_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(64),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[16]_i_1\
    );
\offsets_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(65),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[17]_i_1\
    );
\offsets_out[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(66),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[18]_i_1\
    );
\offsets_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(67),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[19]_i_1\
    );
\offsets_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(1),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[1]_i_1\
    );
\offsets_out[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(68),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[20]_i_1\
    );
\offsets_out[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(69),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[21]_i_1\
    );
\offsets_out[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(70),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[22]_i_1\
    );
\offsets_out[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(71),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[23]_i_1\
    );
\offsets_out[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(96),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[24]_i_1\
    );
\offsets_out[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(97),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[25]_i_1\
    );
\offsets_out[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(98),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[26]_i_1\
    );
\offsets_out[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(99),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[27]_i_1\
    );
\offsets_out[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(100),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[28]_i_1\
    );
\offsets_out[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(101),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[29]_i_1\
    );
\offsets_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(2),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[2]_i_1\
    );
\offsets_out[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(102),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[30]_i_1\
    );
\offsets_out[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(103),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[31]_i_1\
    );
\offsets_out[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(128),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[32]_i_1\
    );
\offsets_out[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(129),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[33]_i_1\
    );
\offsets_out[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(130),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[34]_i_1\
    );
\offsets_out[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(131),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[35]_i_1\
    );
\offsets_out[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(132),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[36]_i_1\
    );
\offsets_out[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(133),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[37]_i_1\
    );
\offsets_out[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(134),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[38]_i_1\
    );
\offsets_out[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(135),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[39]_i_1\
    );
\offsets_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(3),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[3]_i_1\
    );
\offsets_out[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(160),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[40]_i_1\
    );
\offsets_out[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(161),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[41]_i_1\
    );
\offsets_out[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(162),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[42]_i_1\
    );
\offsets_out[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(163),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[43]_i_1\
    );
\offsets_out[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(164),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[44]_i_1\
    );
\offsets_out[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(165),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[45]_i_1\
    );
\offsets_out[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(166),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[46]_i_1\
    );
\offsets_out[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(167),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[47]_i_1\
    );
\offsets_out[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(192),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[48]_i_1\
    );
\offsets_out[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(193),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[49]_i_1\
    );
\offsets_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(4),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[4]_i_1\
    );
\offsets_out[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(194),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[50]_i_1\
    );
\offsets_out[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(195),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[51]_i_1\
    );
\offsets_out[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(196),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[52]_i_1\
    );
\offsets_out[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(197),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[53]_i_1\
    );
\offsets_out[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(198),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[54]_i_1\
    );
\offsets_out[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(199),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[55]_i_1\
    );
\offsets_out[56]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => D(0),
      I1 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[56]_i_1__0\
    );
\offsets_out[57]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => D(1),
      I1 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[57]_i_1__0\
    );
\offsets_out[58]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => D(2),
      I1 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[58]_i_1__0\
    );
\offsets_out[59]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => D(3),
      I1 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[59]_i_1__0\
    );
\offsets_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(5),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[5]_i_1\
    );
\offsets_out[60]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => D(4),
      I1 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[60]_i_1__0\
    );
\offsets_out[61]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => D(5),
      I1 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[61]_i_1__0\
    );
\offsets_out[62]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => D(6),
      I1 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[62]_i_1__0\
    );
\offsets_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => M_AXI_ARESETN_IBUF,
      I1 => M_AXI_RVALID_IBUF,
      I2 => \^o1\,
      O => \n_0_offsets_out[63]_i_1\
    );
\offsets_out[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => D(7),
      I1 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[63]_i_2\
    );
\offsets_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(6),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[6]_i_1\
    );
\offsets_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(7),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[7]_i_1\
    );
\offsets_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(32),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[8]_i_1\
    );
\offsets_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_0_in(33),
      I1 => \^o1\,
      I2 => M_AXI_RVALID_IBUF,
      I3 => M_AXI_ARESETN_IBUF,
      I4 => M_AXI_RLAST_IBUF,
      O => \n_0_offsets_out[9]_i_1\
    );
\offsets_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[0]_i_1\,
      Q => offsets_out(0),
      R => \<const0>\
    );
\offsets_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[10]_i_1\,
      Q => offsets_out(10),
      R => \<const0>\
    );
\offsets_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[11]_i_1\,
      Q => offsets_out(11),
      R => \<const0>\
    );
\offsets_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[12]_i_1\,
      Q => offsets_out(12),
      R => \<const0>\
    );
\offsets_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[13]_i_1\,
      Q => offsets_out(13),
      R => \<const0>\
    );
\offsets_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[14]_i_1\,
      Q => offsets_out(14),
      R => \<const0>\
    );
\offsets_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[15]_i_1\,
      Q => offsets_out(15),
      R => \<const0>\
    );
\offsets_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[16]_i_1\,
      Q => offsets_out(16),
      R => \<const0>\
    );
\offsets_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[17]_i_1\,
      Q => offsets_out(17),
      R => \<const0>\
    );
\offsets_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[18]_i_1\,
      Q => offsets_out(18),
      R => \<const0>\
    );
\offsets_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[19]_i_1\,
      Q => offsets_out(19),
      R => \<const0>\
    );
\offsets_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[1]_i_1\,
      Q => offsets_out(1),
      R => \<const0>\
    );
\offsets_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[20]_i_1\,
      Q => offsets_out(20),
      R => \<const0>\
    );
\offsets_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[21]_i_1\,
      Q => offsets_out(21),
      R => \<const0>\
    );
\offsets_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[22]_i_1\,
      Q => offsets_out(22),
      R => \<const0>\
    );
\offsets_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[23]_i_1\,
      Q => offsets_out(23),
      R => \<const0>\
    );
\offsets_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[24]_i_1\,
      Q => offsets_out(24),
      R => \<const0>\
    );
\offsets_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[25]_i_1\,
      Q => offsets_out(25),
      R => \<const0>\
    );
\offsets_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[26]_i_1\,
      Q => offsets_out(26),
      R => \<const0>\
    );
\offsets_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[27]_i_1\,
      Q => offsets_out(27),
      R => \<const0>\
    );
\offsets_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[28]_i_1\,
      Q => offsets_out(28),
      R => \<const0>\
    );
\offsets_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[29]_i_1\,
      Q => offsets_out(29),
      R => \<const0>\
    );
\offsets_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[2]_i_1\,
      Q => offsets_out(2),
      R => \<const0>\
    );
\offsets_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[30]_i_1\,
      Q => offsets_out(30),
      R => \<const0>\
    );
\offsets_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[31]_i_1\,
      Q => offsets_out(31),
      R => \<const0>\
    );
\offsets_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[32]_i_1\,
      Q => offsets_out(32),
      R => \<const0>\
    );
\offsets_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[33]_i_1\,
      Q => offsets_out(33),
      R => \<const0>\
    );
\offsets_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[34]_i_1\,
      Q => offsets_out(34),
      R => \<const0>\
    );
\offsets_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[35]_i_1\,
      Q => offsets_out(35),
      R => \<const0>\
    );
\offsets_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[36]_i_1\,
      Q => offsets_out(36),
      R => \<const0>\
    );
\offsets_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[37]_i_1\,
      Q => offsets_out(37),
      R => \<const0>\
    );
\offsets_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[38]_i_1\,
      Q => offsets_out(38),
      R => \<const0>\
    );
\offsets_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[39]_i_1\,
      Q => offsets_out(39),
      R => \<const0>\
    );
\offsets_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[3]_i_1\,
      Q => offsets_out(3),
      R => \<const0>\
    );
\offsets_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[40]_i_1\,
      Q => offsets_out(40),
      R => \<const0>\
    );
\offsets_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[41]_i_1\,
      Q => offsets_out(41),
      R => \<const0>\
    );
\offsets_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[42]_i_1\,
      Q => offsets_out(42),
      R => \<const0>\
    );
\offsets_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[43]_i_1\,
      Q => offsets_out(43),
      R => \<const0>\
    );
\offsets_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[44]_i_1\,
      Q => offsets_out(44),
      R => \<const0>\
    );
\offsets_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[45]_i_1\,
      Q => offsets_out(45),
      R => \<const0>\
    );
\offsets_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[46]_i_1\,
      Q => offsets_out(46),
      R => \<const0>\
    );
\offsets_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[47]_i_1\,
      Q => offsets_out(47),
      R => \<const0>\
    );
\offsets_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[48]_i_1\,
      Q => offsets_out(48),
      R => \<const0>\
    );
\offsets_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[49]_i_1\,
      Q => offsets_out(49),
      R => \<const0>\
    );
\offsets_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[4]_i_1\,
      Q => offsets_out(4),
      R => \<const0>\
    );
\offsets_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[50]_i_1\,
      Q => offsets_out(50),
      R => \<const0>\
    );
\offsets_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[51]_i_1\,
      Q => offsets_out(51),
      R => \<const0>\
    );
\offsets_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[52]_i_1\,
      Q => offsets_out(52),
      R => \<const0>\
    );
\offsets_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[53]_i_1\,
      Q => offsets_out(53),
      R => \<const0>\
    );
\offsets_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[54]_i_1\,
      Q => offsets_out(54),
      R => \<const0>\
    );
\offsets_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[55]_i_1\,
      Q => offsets_out(55),
      R => \<const0>\
    );
\offsets_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[56]_i_1__0\,
      Q => offsets_out(56),
      R => \n_0_offsets_out[63]_i_1\
    );
\offsets_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[57]_i_1__0\,
      Q => offsets_out(57),
      R => \n_0_offsets_out[63]_i_1\
    );
\offsets_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[58]_i_1__0\,
      Q => offsets_out(58),
      R => \n_0_offsets_out[63]_i_1\
    );
\offsets_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[59]_i_1__0\,
      Q => offsets_out(59),
      R => \n_0_offsets_out[63]_i_1\
    );
\offsets_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[5]_i_1\,
      Q => offsets_out(5),
      R => \<const0>\
    );
\offsets_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[60]_i_1__0\,
      Q => offsets_out(60),
      R => \n_0_offsets_out[63]_i_1\
    );
\offsets_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[61]_i_1__0\,
      Q => offsets_out(61),
      R => \n_0_offsets_out[63]_i_1\
    );
\offsets_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[62]_i_1__0\,
      Q => offsets_out(62),
      R => \n_0_offsets_out[63]_i_1\
    );
\offsets_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[63]_i_2\,
      Q => offsets_out(63),
      R => \n_0_offsets_out[63]_i_1\
    );
\offsets_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[6]_i_1\,
      Q => offsets_out(6),
      R => \<const0>\
    );
\offsets_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[7]_i_1\,
      Q => offsets_out(7),
      R => \<const0>\
    );
\offsets_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[8]_i_1\,
      Q => offsets_out(8),
      R => \<const0>\
    );
\offsets_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_offsets_out[9]_i_1\,
      Q => offsets_out(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity control_unit_s_axi is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rdata_valid_in : out STD_LOGIC;
    start_in : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    rst_in : out STD_LOGIC;
    O7 : out STD_LOGIC;
    test_patt_en : out STD_LOGIC;
    prefix_en_in : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC;
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC;
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC;
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC;
    O114 : out STD_LOGIC;
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC;
    O119 : out STD_LOGIC;
    O120 : out STD_LOGIC;
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    O123 : out STD_LOGIC;
    O124 : out STD_LOGIC;
    O125 : out STD_LOGIC;
    O126 : out STD_LOGIC;
    O127 : out STD_LOGIC;
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC;
    O130 : out STD_LOGIC;
    O131 : out STD_LOGIC;
    O132 : out STD_LOGIC;
    O133 : out STD_LOGIC;
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    O136 : out STD_LOGIC;
    O137 : out STD_LOGIC;
    O138 : out STD_LOGIC;
    O139 : out STD_LOGIC;
    O140 : out STD_LOGIC;
    O141 : out STD_LOGIC;
    O142 : out STD_LOGIC;
    O143 : out STD_LOGIC;
    O144 : out STD_LOGIC;
    S_AXI_ACLK_IBUF_BUFG : in STD_LOGIC;
    S_AXI_WVALID_IBUF : in STD_LOGIC;
    S_AXI_AWVALID_IBUF : in STD_LOGIC;
    S_AXI_ARESETN_IBUF : in STD_LOGIC;
    I1 : in STD_LOGIC;
    data_out_valid : in STD_LOGIC;
    S_AXI_BREADY_IBUF : in STD_LOGIC;
    S_AXI_RREADY_IBUF : in STD_LOGIC;
    S_AXI_ARVALID_IBUF : in STD_LOGIC;
    I2 : in STD_LOGIC;
    adc_sel : in STD_LOGIC;
    I3 : in STD_LOGIC;
    adc_data_valid_in : in STD_LOGIC;
    I5 : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[31]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[30]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[29]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[28]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[27]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[26]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[25]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[24]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[23]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[22]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[21]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[20]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[19]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[18]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[17]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[16]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[15]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[14]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[13]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[12]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[11]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[10]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[9]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[8]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[7]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[6]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[5]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[4]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[3]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[2]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[1]\ : in STD_LOGIC;
    \S_AXI_WDATA_IBUF[0]\ : in STD_LOGIC;
    receiver_ready : in STD_LOGIC;
    running_out : in STD_LOGIC;
    pulse_out_en0_in : in STD_LOGIC;
    pulse_out_en2_in : in STD_LOGIC;
    pulse_out_en4_in : in STD_LOGIC;
    pulse_out_en1_in : in STD_LOGIC;
    pulse_out_en : in STD_LOGIC;
    pulse_out_en5_in : in STD_LOGIC;
    pulse_out_en3_in : in STD_LOGIC;
    pulse_out_en6_in : in STD_LOGIC;
    \S_AXI_WSTRB_IBUF[3]\ : in STD_LOGIC;
    \S_AXI_WSTRB_IBUF[2]\ : in STD_LOGIC;
    \S_AXI_WSTRB_IBUF[1]\ : in STD_LOGIC;
    \S_AXI_WSTRB_IBUF[0]\ : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O15 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O17 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O32 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O38 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_addr_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O80 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    samples_num : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O145 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    offsets_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end control_unit_s_axi;

architecture STRUCTURE of control_unit_s_axi is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o40\ : STD_LOGIC;
  signal \^o41\ : STD_LOGIC;
  signal \^o42\ : STD_LOGIC;
  signal \^o43\ : STD_LOGIC;
  signal \^o44\ : STD_LOGIC;
  signal \^o45\ : STD_LOGIC;
  signal \^o46\ : STD_LOGIC;
  signal \^o47\ : STD_LOGIC;
  signal \^o48\ : STD_LOGIC;
  signal \^o49\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o50\ : STD_LOGIC;
  signal \^o51\ : STD_LOGIC;
  signal \^o52\ : STD_LOGIC;
  signal \^o53\ : STD_LOGIC;
  signal \^o54\ : STD_LOGIC;
  signal \^o55\ : STD_LOGIC;
  signal \^o56\ : STD_LOGIC;
  signal \^o57\ : STD_LOGIC;
  signal \^o58\ : STD_LOGIC;
  signal \^o59\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o60\ : STD_LOGIC;
  signal \^o61\ : STD_LOGIC;
  signal \^o62\ : STD_LOGIC;
  signal \^o63\ : STD_LOGIC;
  signal \^o64\ : STD_LOGIC;
  signal \^o65\ : STD_LOGIC;
  signal \^o66\ : STD_LOGIC;
  signal \^o67\ : STD_LOGIC;
  signal \^o68\ : STD_LOGIC;
  signal \^o69\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o70\ : STD_LOGIC;
  signal \^o71\ : STD_LOGIC;
  signal clamp_pattern_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal delay_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal eqOp : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp1_out : STD_LOGIC;
  signal \n_0_FSM_onehot_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[7]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_21\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_22\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_23\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_24\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_25\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_26\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[6]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[6]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[8]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[8]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state_reg[9]\ : STD_LOGIC;
  signal n_0_axi_arready_i_1 : STD_LOGIC;
  signal n_0_axi_awready_i_1 : STD_LOGIC;
  signal n_0_axi_awready_i_2 : STD_LOGIC;
  signal n_0_axi_bvalid_i_1 : STD_LOGIC;
  signal n_0_axi_bvalid_i_2 : STD_LOGIC;
  signal \n_0_axi_rdata[0]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[0]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[0]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[0]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[0]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[10]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[10]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[10]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[10]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[10]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[11]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[11]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[11]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[11]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[11]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[12]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[12]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[12]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[12]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[12]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[13]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[13]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[13]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[13]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[13]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[14]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[14]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[14]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[14]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[14]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[15]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[15]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[15]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[15]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[15]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[16]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[16]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[16]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[16]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[16]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[17]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[17]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[17]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[17]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[17]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[18]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[18]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[18]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[18]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[18]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[19]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[19]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[19]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[19]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[19]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[1]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[1]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[1]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[1]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[1]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[20]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[20]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[20]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[20]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[20]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[21]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[21]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[21]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[21]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[21]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[22]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[22]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[22]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[22]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[22]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[23]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[23]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[23]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[23]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[23]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[24]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[24]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[24]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[24]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[24]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[25]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[25]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[25]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[25]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[25]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[26]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[26]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[26]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[26]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[26]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[27]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[27]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[27]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[27]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[27]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[28]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[28]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[28]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[28]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[28]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[29]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[29]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[29]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[29]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[29]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[2]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[2]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[2]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[2]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[2]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[30]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[30]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[30]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[30]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[30]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[31]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[31]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[31]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[31]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[31]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[3]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[3]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[3]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[3]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[3]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[4]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[4]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[4]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[4]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[4]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[5]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[5]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[5]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[5]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[5]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[6]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[6]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[6]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[6]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[6]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[7]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[7]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[7]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[7]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[7]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[8]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[8]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[8]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[8]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[8]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata[9]_i_1\ : STD_LOGIC;
  signal \n_0_axi_rdata[9]_i_5\ : STD_LOGIC;
  signal \n_0_axi_rdata[9]_i_6\ : STD_LOGIC;
  signal \n_0_axi_rdata[9]_i_7\ : STD_LOGIC;
  signal \n_0_axi_rdata[9]_i_8\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[0]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[10]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[10]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[11]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[12]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[12]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[13]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[13]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[14]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[14]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[15]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[15]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[16]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[16]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[17]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[17]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[18]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[18]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[19]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[19]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[1]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[20]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[20]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[21]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[21]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[22]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[22]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[23]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[23]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[24]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[24]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[25]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[25]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[26]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[26]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[27]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[27]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[28]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[28]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[29]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[29]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[2]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[30]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[30]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[31]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[31]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[3]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[4]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[4]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[5]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[6]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[6]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[7]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[8]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[8]_i_4\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[9]_i_3\ : STD_LOGIC;
  signal \n_0_axi_rdata_reg[9]_i_4\ : STD_LOGIC;
  signal n_0_axi_rvalid_i_1 : STD_LOGIC;
  signal n_0_axi_wready_i_1 : STD_LOGIC;
  signal \n_0_clamp_pattern_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_clamp_pattern_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[10]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[11]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[12]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_delay_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_delay_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_delay_counter[12]_i_6\ : STD_LOGIC;
  signal \n_0_delay_counter[13]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[14]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[15]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[16]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_delay_counter[16]_i_4\ : STD_LOGIC;
  signal \n_0_delay_counter[16]_i_5\ : STD_LOGIC;
  signal \n_0_delay_counter[16]_i_6\ : STD_LOGIC;
  signal \n_0_delay_counter[17]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[18]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[19]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[1]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[20]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[20]_i_3\ : STD_LOGIC;
  signal \n_0_delay_counter[20]_i_4\ : STD_LOGIC;
  signal \n_0_delay_counter[20]_i_5\ : STD_LOGIC;
  signal \n_0_delay_counter[20]_i_6\ : STD_LOGIC;
  signal \n_0_delay_counter[21]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[22]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[23]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[24]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[24]_i_3\ : STD_LOGIC;
  signal \n_0_delay_counter[24]_i_4\ : STD_LOGIC;
  signal \n_0_delay_counter[24]_i_5\ : STD_LOGIC;
  signal \n_0_delay_counter[24]_i_6\ : STD_LOGIC;
  signal \n_0_delay_counter[25]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[26]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[27]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[28]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[28]_i_3\ : STD_LOGIC;
  signal \n_0_delay_counter[28]_i_4\ : STD_LOGIC;
  signal \n_0_delay_counter[28]_i_5\ : STD_LOGIC;
  signal \n_0_delay_counter[28]_i_6\ : STD_LOGIC;
  signal \n_0_delay_counter[29]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[2]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[30]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[31]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[31]_i_2\ : STD_LOGIC;
  signal \n_0_delay_counter[31]_i_3\ : STD_LOGIC;
  signal \n_0_delay_counter[31]_i_5\ : STD_LOGIC;
  signal \n_0_delay_counter[31]_i_6\ : STD_LOGIC;
  signal \n_0_delay_counter[31]_i_7\ : STD_LOGIC;
  signal \n_0_delay_counter[3]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_delay_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_delay_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_delay_counter[4]_i_6\ : STD_LOGIC;
  signal \n_0_delay_counter[5]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[6]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[7]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[8]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_delay_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_delay_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_delay_counter[8]_i_6\ : STD_LOGIC;
  signal \n_0_delay_counter[9]_i_1\ : STD_LOGIC;
  signal \n_0_delay_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_delay_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_0_delay_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_0_delay_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_0_delay_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_0_delay_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_delay_counter_reg[8]_i_2\ : STD_LOGIC;
  signal n_0_intr_out_i_1 : STD_LOGIC;
  signal \n_0_mask_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_mask_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_mask_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_mask_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_mask_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_mask_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_mask_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_mask_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_mode_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_mode_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_n_pattern_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[23]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[24]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[25]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[26]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[27]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[28]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[29]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[30]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[31]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[32]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[33]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[34]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[35]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[36]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[37]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[38]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[39]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[40]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[41]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[42]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[43]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[44]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[45]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[46]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[47]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[48]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[49]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[50]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[51]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[52]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[53]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[54]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[55]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[56]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[57]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[58]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[59]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[60]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[61]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[62]_i_1\ : STD_LOGIC;
  signal \n_0_offsets_out[63]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_offsets_out[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_p_pattern_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_p_pattern_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[10]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[11]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[12]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_period_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_period_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_period_counter[12]_i_6\ : STD_LOGIC;
  signal \n_0_period_counter[13]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[14]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[15]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[16]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_period_counter[16]_i_4\ : STD_LOGIC;
  signal \n_0_period_counter[16]_i_5\ : STD_LOGIC;
  signal \n_0_period_counter[16]_i_6\ : STD_LOGIC;
  signal \n_0_period_counter[17]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[18]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[19]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[1]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[20]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[20]_i_3\ : STD_LOGIC;
  signal \n_0_period_counter[20]_i_4\ : STD_LOGIC;
  signal \n_0_period_counter[20]_i_5\ : STD_LOGIC;
  signal \n_0_period_counter[20]_i_6\ : STD_LOGIC;
  signal \n_0_period_counter[21]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[22]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[23]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[24]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[24]_i_3\ : STD_LOGIC;
  signal \n_0_period_counter[24]_i_4\ : STD_LOGIC;
  signal \n_0_period_counter[24]_i_5\ : STD_LOGIC;
  signal \n_0_period_counter[24]_i_6\ : STD_LOGIC;
  signal \n_0_period_counter[25]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[26]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[27]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[28]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[28]_i_3\ : STD_LOGIC;
  signal \n_0_period_counter[28]_i_4\ : STD_LOGIC;
  signal \n_0_period_counter[28]_i_5\ : STD_LOGIC;
  signal \n_0_period_counter[28]_i_6\ : STD_LOGIC;
  signal \n_0_period_counter[29]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[2]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[30]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[31]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[31]_i_2\ : STD_LOGIC;
  signal \n_0_period_counter[31]_i_3\ : STD_LOGIC;
  signal \n_0_period_counter[31]_i_5\ : STD_LOGIC;
  signal \n_0_period_counter[31]_i_6\ : STD_LOGIC;
  signal \n_0_period_counter[31]_i_7\ : STD_LOGIC;
  signal \n_0_period_counter[31]_i_8\ : STD_LOGIC;
  signal \n_0_period_counter[3]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_period_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_period_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_period_counter[4]_i_6\ : STD_LOGIC;
  signal \n_0_period_counter[5]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[6]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[7]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[8]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_period_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_period_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_period_counter[8]_i_6\ : STD_LOGIC;
  signal \n_0_period_counter[9]_i_1\ : STD_LOGIC;
  signal \n_0_period_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_period_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_0_period_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_0_period_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_0_period_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_0_period_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_period_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_pulse_freq_div_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_freq_div_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_freq_div_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_pulse_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[31]_i_2\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_rdata_addr_out[9]_i_1\ : STD_LOGIC;
  signal n_0_rdata_valid_out_i_1 : STD_LOGIC;
  signal \n_0_s_mask[0]_i_1\ : STD_LOGIC;
  signal \n_0_s_mask[1]_i_1\ : STD_LOGIC;
  signal \n_0_s_mask[2]_i_1\ : STD_LOGIC;
  signal \n_0_s_mask[3]_i_1\ : STD_LOGIC;
  signal \n_0_s_mask[4]_i_1\ : STD_LOGIC;
  signal \n_0_s_mask[5]_i_1\ : STD_LOGIC;
  signal \n_0_s_mask[6]_i_1\ : STD_LOGIC;
  signal \n_0_s_mask[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_mask[7]_i_2\ : STD_LOGIC;
  signal \n_0_s_mode_reg[0]\ : STD_LOGIC;
  signal \n_0_s_mode_reg[1]\ : STD_LOGIC;
  signal \n_0_s_offsets[63]_i_1\ : STD_LOGIC;
  signal \n_0_s_offsets[63]_i_2\ : STD_LOGIC;
  signal \n_0_s_period[31]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[0]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[10]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[11]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[12]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[12]_i_3\ : STD_LOGIC;
  signal \n_0_s_raddr[12]_i_4\ : STD_LOGIC;
  signal \n_0_s_raddr[12]_i_5\ : STD_LOGIC;
  signal \n_0_s_raddr[12]_i_6\ : STD_LOGIC;
  signal \n_0_s_raddr[13]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[14]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[15]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[16]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[16]_i_3\ : STD_LOGIC;
  signal \n_0_s_raddr[16]_i_4\ : STD_LOGIC;
  signal \n_0_s_raddr[16]_i_5\ : STD_LOGIC;
  signal \n_0_s_raddr[16]_i_6\ : STD_LOGIC;
  signal \n_0_s_raddr[17]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[18]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[19]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[1]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[20]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[20]_i_3\ : STD_LOGIC;
  signal \n_0_s_raddr[20]_i_4\ : STD_LOGIC;
  signal \n_0_s_raddr[20]_i_5\ : STD_LOGIC;
  signal \n_0_s_raddr[20]_i_6\ : STD_LOGIC;
  signal \n_0_s_raddr[21]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[22]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[23]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[24]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[24]_i_3\ : STD_LOGIC;
  signal \n_0_s_raddr[24]_i_4\ : STD_LOGIC;
  signal \n_0_s_raddr[24]_i_5\ : STD_LOGIC;
  signal \n_0_s_raddr[24]_i_6\ : STD_LOGIC;
  signal \n_0_s_raddr[25]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[26]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[27]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[28]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[28]_i_3\ : STD_LOGIC;
  signal \n_0_s_raddr[28]_i_4\ : STD_LOGIC;
  signal \n_0_s_raddr[28]_i_5\ : STD_LOGIC;
  signal \n_0_s_raddr[28]_i_6\ : STD_LOGIC;
  signal \n_0_s_raddr[29]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[2]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[30]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[31]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[31]_i_3\ : STD_LOGIC;
  signal \n_0_s_raddr[31]_i_4\ : STD_LOGIC;
  signal \n_0_s_raddr[31]_i_5\ : STD_LOGIC;
  signal \n_0_s_raddr[3]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[4]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[4]_i_3\ : STD_LOGIC;
  signal \n_0_s_raddr[4]_i_4\ : STD_LOGIC;
  signal \n_0_s_raddr[4]_i_5\ : STD_LOGIC;
  signal \n_0_s_raddr[4]_i_6\ : STD_LOGIC;
  signal \n_0_s_raddr[5]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[6]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[7]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[8]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr[8]_i_3\ : STD_LOGIC;
  signal \n_0_s_raddr[8]_i_4\ : STD_LOGIC;
  signal \n_0_s_raddr[8]_i_5\ : STD_LOGIC;
  signal \n_0_s_raddr[8]_i_6\ : STD_LOGIC;
  signal \n_0_s_raddr[9]_i_1\ : STD_LOGIC;
  signal \n_0_s_raddr_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_s_raddr_reg[16]_i_2\ : STD_LOGIC;
  signal \n_0_s_raddr_reg[20]_i_2\ : STD_LOGIC;
  signal \n_0_s_raddr_reg[24]_i_2\ : STD_LOGIC;
  signal \n_0_s_raddr_reg[28]_i_2\ : STD_LOGIC;
  signal \n_0_s_raddr_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_s_raddr_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_s_steps_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[10]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[11]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[12]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_s_steps_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_s_steps_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_s_steps_counter[12]_i_6\ : STD_LOGIC;
  signal \n_0_s_steps_counter[13]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[14]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[15]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[16]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_s_steps_counter[16]_i_4\ : STD_LOGIC;
  signal \n_0_s_steps_counter[16]_i_5\ : STD_LOGIC;
  signal \n_0_s_steps_counter[16]_i_6\ : STD_LOGIC;
  signal \n_0_s_steps_counter[17]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[18]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[19]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[1]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[20]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[20]_i_3\ : STD_LOGIC;
  signal \n_0_s_steps_counter[20]_i_4\ : STD_LOGIC;
  signal \n_0_s_steps_counter[20]_i_5\ : STD_LOGIC;
  signal \n_0_s_steps_counter[20]_i_6\ : STD_LOGIC;
  signal \n_0_s_steps_counter[21]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[22]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[23]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[24]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[24]_i_3\ : STD_LOGIC;
  signal \n_0_s_steps_counter[24]_i_4\ : STD_LOGIC;
  signal \n_0_s_steps_counter[24]_i_5\ : STD_LOGIC;
  signal \n_0_s_steps_counter[24]_i_6\ : STD_LOGIC;
  signal \n_0_s_steps_counter[25]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[26]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[27]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[28]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[28]_i_3\ : STD_LOGIC;
  signal \n_0_s_steps_counter[28]_i_4\ : STD_LOGIC;
  signal \n_0_s_steps_counter[28]_i_5\ : STD_LOGIC;
  signal \n_0_s_steps_counter[28]_i_6\ : STD_LOGIC;
  signal \n_0_s_steps_counter[29]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[2]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[30]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_10\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_11\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_12\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_14\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_15\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_16\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_17\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_18\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_19\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_2\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_20\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_21\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_3\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_6\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_7\ : STD_LOGIC;
  signal \n_0_s_steps_counter[31]_i_8\ : STD_LOGIC;
  signal \n_0_s_steps_counter[3]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_s_steps_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_s_steps_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_s_steps_counter[4]_i_6\ : STD_LOGIC;
  signal \n_0_s_steps_counter[5]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[6]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[7]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[8]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_s_steps_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_s_steps_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_s_steps_counter[8]_i_6\ : STD_LOGIC;
  signal \n_0_s_steps_counter[9]_i_1\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[10]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[11]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[12]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[13]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[14]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[15]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[16]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[17]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[18]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[19]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[20]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[21]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[22]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[23]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[24]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[25]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[26]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[27]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[28]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[29]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[30]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[31]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[31]_i_13\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[31]_i_9\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[4]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[5]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[6]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[7]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[8]\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_s_steps_counter_reg[9]\ : STD_LOGIC;
  signal \n_0_samples_num_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[15]_i_2\ : STD_LOGIC;
  signal \n_0_samples_num_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_samples_num_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][15]_i_2\ : STD_LOGIC;
  signal \n_0_slv_reg[0][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][23]_i_2\ : STD_LOGIC;
  signal \n_0_slv_reg[0][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][31]_i_2\ : STD_LOGIC;
  signal \n_0_slv_reg[0][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][7]_i_2\ : STD_LOGIC;
  signal \n_0_slv_reg[0][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[0][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[10][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[11][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[12][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[13][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[14][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[15][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][0]_i_2\ : STD_LOGIC;
  signal \n_0_slv_reg[1][0]_i_3\ : STD_LOGIC;
  signal \n_0_slv_reg[1][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[1][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[2][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[3][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[4][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[5][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[6][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[7][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[8][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][0]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][10]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][11]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][12]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][13]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][14]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][15]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][16]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][17]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][18]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][19]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][1]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][20]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][21]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][22]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][23]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][24]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][25]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][26]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][27]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][28]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][29]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][2]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][30]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][31]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][3]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][4]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][5]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][6]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][7]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][8]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg[9][9]_i_1\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[0][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[10][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[11][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[12][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[13][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[14][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[15][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[2][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[3][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[4][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[5][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[6][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[7][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[8][9]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][0]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][10]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][11]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][12]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][13]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][14]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][15]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][16]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][17]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][18]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][19]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][1]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][20]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][21]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][22]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][23]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][24]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][25]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][26]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][27]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][28]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][29]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][2]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][30]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][31]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][3]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][4]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][5]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][6]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][7]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][8]\ : STD_LOGIC;
  signal \n_0_slv_reg_reg[9][9]\ : STD_LOGIC;
  signal n_0_start_capture_out_i_1 : STD_LOGIC;
  signal \n_1_FSM_onehot_state_reg[6]_i_10\ : STD_LOGIC;
  signal \n_1_FSM_onehot_state_reg[6]_i_6\ : STD_LOGIC;
  signal \n_1_FSM_onehot_state_reg[8]_i_18\ : STD_LOGIC;
  signal \n_1_FSM_onehot_state_reg[8]_i_8\ : STD_LOGIC;
  signal \n_1_delay_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_1_delay_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_1_delay_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_1_delay_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_1_delay_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_1_delay_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_delay_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_1_period_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_1_period_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_1_period_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_1_period_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_1_period_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_1_period_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_period_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_1_s_raddr_reg[12]_i_2\ : STD_LOGIC;
  signal \n_1_s_raddr_reg[16]_i_2\ : STD_LOGIC;
  signal \n_1_s_raddr_reg[20]_i_2\ : STD_LOGIC;
  signal \n_1_s_raddr_reg[24]_i_2\ : STD_LOGIC;
  signal \n_1_s_raddr_reg[28]_i_2\ : STD_LOGIC;
  signal \n_1_s_raddr_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_s_raddr_reg[8]_i_2\ : STD_LOGIC;
  signal \n_1_s_steps_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_1_s_steps_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_1_s_steps_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_1_s_steps_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_1_s_steps_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_1_s_steps_counter_reg[31]_i_13\ : STD_LOGIC;
  signal \n_1_s_steps_counter_reg[31]_i_5\ : STD_LOGIC;
  signal \n_1_s_steps_counter_reg[31]_i_9\ : STD_LOGIC;
  signal \n_1_s_steps_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_s_steps_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_2_FSM_onehot_state_reg[6]_i_10\ : STD_LOGIC;
  signal \n_2_FSM_onehot_state_reg[6]_i_3\ : STD_LOGIC;
  signal \n_2_FSM_onehot_state_reg[6]_i_6\ : STD_LOGIC;
  signal \n_2_FSM_onehot_state_reg[8]_i_18\ : STD_LOGIC;
  signal \n_2_FSM_onehot_state_reg[8]_i_5\ : STD_LOGIC;
  signal \n_2_FSM_onehot_state_reg[8]_i_8\ : STD_LOGIC;
  signal \n_2_delay_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_2_delay_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_2_delay_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_2_delay_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_2_delay_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_2_delay_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_2_delay_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_delay_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_2_period_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_2_period_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_2_period_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_2_period_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_2_period_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_2_period_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_2_period_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_period_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_2_s_raddr_reg[12]_i_2\ : STD_LOGIC;
  signal \n_2_s_raddr_reg[16]_i_2\ : STD_LOGIC;
  signal \n_2_s_raddr_reg[20]_i_2\ : STD_LOGIC;
  signal \n_2_s_raddr_reg[24]_i_2\ : STD_LOGIC;
  signal \n_2_s_raddr_reg[28]_i_2\ : STD_LOGIC;
  signal \n_2_s_raddr_reg[31]_i_2\ : STD_LOGIC;
  signal \n_2_s_raddr_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_s_raddr_reg[8]_i_2\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[31]_i_13\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[31]_i_5\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[31]_i_9\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_s_steps_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_3_FSM_onehot_state_reg[6]_i_10\ : STD_LOGIC;
  signal \n_3_FSM_onehot_state_reg[6]_i_3\ : STD_LOGIC;
  signal \n_3_FSM_onehot_state_reg[6]_i_6\ : STD_LOGIC;
  signal \n_3_FSM_onehot_state_reg[8]_i_18\ : STD_LOGIC;
  signal \n_3_FSM_onehot_state_reg[8]_i_5\ : STD_LOGIC;
  signal \n_3_FSM_onehot_state_reg[8]_i_8\ : STD_LOGIC;
  signal \n_3_delay_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_3_delay_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_3_delay_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_3_delay_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_3_delay_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_3_delay_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_3_delay_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_delay_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_3_period_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_3_period_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_3_period_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_3_period_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_3_period_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_3_period_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_3_period_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_period_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_3_s_raddr_reg[12]_i_2\ : STD_LOGIC;
  signal \n_3_s_raddr_reg[16]_i_2\ : STD_LOGIC;
  signal \n_3_s_raddr_reg[20]_i_2\ : STD_LOGIC;
  signal \n_3_s_raddr_reg[24]_i_2\ : STD_LOGIC;
  signal \n_3_s_raddr_reg[28]_i_2\ : STD_LOGIC;
  signal \n_3_s_raddr_reg[31]_i_2\ : STD_LOGIC;
  signal \n_3_s_raddr_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_s_raddr_reg[8]_i_2\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[31]_i_13\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[31]_i_5\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[31]_i_9\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_s_steps_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_4_delay_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_4_delay_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_4_delay_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_4_delay_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_4_delay_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_4_delay_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_4_delay_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_4_period_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_4_period_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_4_period_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_4_period_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_4_period_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_4_period_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_4_period_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_4_s_raddr_reg[12]_i_2\ : STD_LOGIC;
  signal \n_4_s_raddr_reg[16]_i_2\ : STD_LOGIC;
  signal \n_4_s_raddr_reg[20]_i_2\ : STD_LOGIC;
  signal \n_4_s_raddr_reg[24]_i_2\ : STD_LOGIC;
  signal \n_4_s_raddr_reg[28]_i_2\ : STD_LOGIC;
  signal \n_4_s_raddr_reg[4]_i_2\ : STD_LOGIC;
  signal \n_4_s_raddr_reg[8]_i_2\ : STD_LOGIC;
  signal \n_4_s_steps_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_4_s_steps_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_4_s_steps_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_4_s_steps_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_4_s_steps_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_4_s_steps_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_4_s_steps_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_5_delay_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_5_delay_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_5_delay_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_5_delay_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_5_delay_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_5_delay_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_5_delay_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_5_delay_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_5_period_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_5_period_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_5_period_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_5_period_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_5_period_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_5_period_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_5_period_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_5_period_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_5_s_raddr_reg[12]_i_2\ : STD_LOGIC;
  signal \n_5_s_raddr_reg[16]_i_2\ : STD_LOGIC;
  signal \n_5_s_raddr_reg[20]_i_2\ : STD_LOGIC;
  signal \n_5_s_raddr_reg[24]_i_2\ : STD_LOGIC;
  signal \n_5_s_raddr_reg[28]_i_2\ : STD_LOGIC;
  signal \n_5_s_raddr_reg[31]_i_2\ : STD_LOGIC;
  signal \n_5_s_raddr_reg[4]_i_2\ : STD_LOGIC;
  signal \n_5_s_raddr_reg[8]_i_2\ : STD_LOGIC;
  signal \n_5_s_steps_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_5_s_steps_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_5_s_steps_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_5_s_steps_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_5_s_steps_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_5_s_steps_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_5_s_steps_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_5_s_steps_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_6_delay_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_6_delay_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_6_delay_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_6_delay_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_6_delay_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_6_delay_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_6_delay_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_6_delay_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_6_period_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_6_period_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_6_period_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_6_period_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_6_period_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_6_period_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_6_period_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_6_period_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_6_s_raddr_reg[12]_i_2\ : STD_LOGIC;
  signal \n_6_s_raddr_reg[16]_i_2\ : STD_LOGIC;
  signal \n_6_s_raddr_reg[20]_i_2\ : STD_LOGIC;
  signal \n_6_s_raddr_reg[24]_i_2\ : STD_LOGIC;
  signal \n_6_s_raddr_reg[28]_i_2\ : STD_LOGIC;
  signal \n_6_s_raddr_reg[31]_i_2\ : STD_LOGIC;
  signal \n_6_s_raddr_reg[4]_i_2\ : STD_LOGIC;
  signal \n_6_s_raddr_reg[8]_i_2\ : STD_LOGIC;
  signal \n_6_s_steps_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_6_s_steps_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_6_s_steps_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_6_s_steps_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_6_s_steps_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_6_s_steps_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_6_s_steps_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_6_s_steps_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_7_delay_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_7_delay_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_7_delay_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_7_delay_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_7_delay_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_7_delay_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_7_delay_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_7_delay_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_7_period_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_7_period_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_7_period_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_7_period_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_7_period_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_7_period_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_7_period_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_7_period_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_7_s_raddr_reg[12]_i_2\ : STD_LOGIC;
  signal \n_7_s_raddr_reg[16]_i_2\ : STD_LOGIC;
  signal \n_7_s_raddr_reg[20]_i_2\ : STD_LOGIC;
  signal \n_7_s_raddr_reg[24]_i_2\ : STD_LOGIC;
  signal \n_7_s_raddr_reg[28]_i_2\ : STD_LOGIC;
  signal \n_7_s_raddr_reg[31]_i_2\ : STD_LOGIC;
  signal \n_7_s_raddr_reg[4]_i_2\ : STD_LOGIC;
  signal \n_7_s_raddr_reg[8]_i_2\ : STD_LOGIC;
  signal \n_7_s_steps_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_7_s_steps_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_7_s_steps_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_7_s_steps_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_7_s_steps_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_7_s_steps_counter_reg[31]_i_4\ : STD_LOGIC;
  signal \n_7_s_steps_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_7_s_steps_counter_reg[8]_i_2\ : STD_LOGIC;
  signal n_pattern_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_pattern_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal period_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prefix_en_in\ : STD_LOGIC;
  signal s_base_raddr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_capture_delay : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_clamp_pattern_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_mask : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_n_pattern_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_offsets : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_p_pattern_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_period : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_pulse_freq_div_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_raddr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_rst_out : STD_LOGIC;
  signal s_rst_out_d : STD_LOGIC;
  signal s_rst_out_dd : STD_LOGIC;
  signal s_rsteps : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_samples_num : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg[10]_12\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[11]_5\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[12]_4\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[13]_3\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[14]_2\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[15]_1\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[2]_10\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[3]_9\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[4]_8\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[5]_7\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[6]_13\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[7]_6\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[8]_14\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg[9]_11\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \slv_reg_reg[1]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^start_in\ : STD_LOGIC;
  signal state_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^test_patt_en\ : STD_LOGIC;
  signal \NLW_FSM_onehot_state_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_onehot_state_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[6]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[8]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[8]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_onehot_state_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_period_counter_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_period_counter_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_raddr_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_raddr_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_steps_counter_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_steps_counter_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_steps_counter_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_steps_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_steps_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_steps_counter_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_onehot_state[10]_i_10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_onehot_state[10]_i_11\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_state[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_state[7]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_onehot_state[8]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_onehot_state[8]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_onehot_state[8]_i_6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \clamp_pattern_out[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \clamp_pattern_out[10]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \clamp_pattern_out[11]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \clamp_pattern_out[12]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \clamp_pattern_out[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \clamp_pattern_out[14]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \clamp_pattern_out[15]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \clamp_pattern_out[16]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \clamp_pattern_out[17]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \clamp_pattern_out[18]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \clamp_pattern_out[19]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \clamp_pattern_out[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \clamp_pattern_out[20]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \clamp_pattern_out[21]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \clamp_pattern_out[22]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \clamp_pattern_out[23]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \clamp_pattern_out[24]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \clamp_pattern_out[25]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \clamp_pattern_out[26]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \clamp_pattern_out[27]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \clamp_pattern_out[28]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \clamp_pattern_out[29]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \clamp_pattern_out[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \clamp_pattern_out[30]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \clamp_pattern_out[31]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \clamp_pattern_out[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \clamp_pattern_out[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \clamp_pattern_out[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \clamp_pattern_out[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \clamp_pattern_out[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \clamp_pattern_out[8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \clamp_pattern_out[9]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \delay_counter[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \delay_counter[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \delay_counter[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \delay_counter[12]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \delay_counter[13]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \delay_counter[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \delay_counter[15]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \delay_counter[16]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \delay_counter[17]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \delay_counter[18]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \delay_counter[19]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \delay_counter[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \delay_counter[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \delay_counter[21]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \delay_counter[22]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \delay_counter[23]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \delay_counter[24]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \delay_counter[25]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \delay_counter[26]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \delay_counter[27]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \delay_counter[28]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \delay_counter[29]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \delay_counter[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \delay_counter[30]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \delay_counter[31]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \delay_counter[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \delay_counter[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \delay_counter[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \delay_counter[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \delay_counter[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \delay_counter[8]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \delay_counter[9]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mask_out[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mask_out[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \n_pattern_out[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \n_pattern_out[10]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \n_pattern_out[11]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \n_pattern_out[12]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \n_pattern_out[13]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \n_pattern_out[14]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \n_pattern_out[15]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \n_pattern_out[16]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \n_pattern_out[17]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \n_pattern_out[18]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \n_pattern_out[19]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \n_pattern_out[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \n_pattern_out[20]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \n_pattern_out[21]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \n_pattern_out[22]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \n_pattern_out[23]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \n_pattern_out[24]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \n_pattern_out[25]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \n_pattern_out[26]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \n_pattern_out[27]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \n_pattern_out[28]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \n_pattern_out[29]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \n_pattern_out[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \n_pattern_out[30]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \n_pattern_out[31]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \n_pattern_out[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \n_pattern_out[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \n_pattern_out[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \n_pattern_out[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \n_pattern_out[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \n_pattern_out[8]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \n_pattern_out[9]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \offsets_out[0]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \offsets_out[10]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \offsets_out[11]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \offsets_out[12]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \offsets_out[13]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \offsets_out[14]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \offsets_out[15]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \offsets_out[16]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \offsets_out[17]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \offsets_out[18]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \offsets_out[19]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \offsets_out[1]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \offsets_out[20]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \offsets_out[21]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \offsets_out[22]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \offsets_out[23]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \offsets_out[24]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \offsets_out[25]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \offsets_out[26]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \offsets_out[27]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \offsets_out[28]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \offsets_out[29]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \offsets_out[2]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \offsets_out[30]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \offsets_out[31]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \offsets_out[32]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \offsets_out[33]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \offsets_out[34]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \offsets_out[35]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \offsets_out[36]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \offsets_out[37]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \offsets_out[38]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \offsets_out[39]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \offsets_out[3]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \offsets_out[40]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \offsets_out[41]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \offsets_out[42]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \offsets_out[43]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \offsets_out[44]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \offsets_out[45]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \offsets_out[46]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \offsets_out[47]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \offsets_out[48]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \offsets_out[49]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \offsets_out[4]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \offsets_out[50]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \offsets_out[51]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \offsets_out[52]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \offsets_out[53]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \offsets_out[54]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \offsets_out[55]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \offsets_out[56]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \offsets_out[57]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \offsets_out[58]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \offsets_out[59]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \offsets_out[5]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \offsets_out[60]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \offsets_out[61]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \offsets_out[62]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \offsets_out[63]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \offsets_out[6]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \offsets_out[7]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \offsets_out[8]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \offsets_out[9]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_pattern_out[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \p_pattern_out[10]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_pattern_out[11]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_pattern_out[12]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_pattern_out[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_pattern_out[14]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_pattern_out[15]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_pattern_out[16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_pattern_out[17]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_pattern_out[18]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_pattern_out[19]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_pattern_out[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \p_pattern_out[20]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_pattern_out[21]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \p_pattern_out[22]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \p_pattern_out[23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_pattern_out[24]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_pattern_out[25]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_pattern_out[26]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_pattern_out[27]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \p_pattern_out[28]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \p_pattern_out[29]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_pattern_out[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \p_pattern_out[30]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_pattern_out[31]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_pattern_out[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \p_pattern_out[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \p_pattern_out[5]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_pattern_out[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_pattern_out[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_pattern_out[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_pattern_out[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pulse_out[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pulse_out[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pulse_out[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pulse_out[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \pulse_out[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pulse_out[5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pulse_out[6]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \pulse_out[7]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rdata_addr_out[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rdata_addr_out[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rdata_addr_out[11]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rdata_addr_out[12]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rdata_addr_out[13]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rdata_addr_out[14]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rdata_addr_out[15]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rdata_addr_out[16]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rdata_addr_out[17]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rdata_addr_out[18]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rdata_addr_out[19]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rdata_addr_out[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rdata_addr_out[20]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rdata_addr_out[21]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rdata_addr_out[22]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rdata_addr_out[23]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rdata_addr_out[24]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rdata_addr_out[25]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rdata_addr_out[26]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rdata_addr_out[27]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rdata_addr_out[28]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rdata_addr_out[29]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rdata_addr_out[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rdata_addr_out[30]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rdata_addr_out[31]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rdata_addr_out[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rdata_addr_out[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rdata_addr_out[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rdata_addr_out[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rdata_addr_out[7]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rdata_addr_out[8]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rdata_addr_out[9]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \s_clamp_shifter[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \s_clamp_shifter[0]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \s_clamp_shifter[0]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \s_clamp_shifter[0]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \s_clamp_shifter[0]_i_1__3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \s_clamp_shifter[0]_i_1__4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \s_clamp_shifter[0]_i_1__5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \s_clamp_shifter[0]_i_1__6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \s_mask[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \s_n_shifter[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \s_n_shifter[0]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \s_n_shifter[0]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \s_n_shifter[0]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \s_n_shifter[0]_i_1__3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \s_n_shifter[0]_i_1__4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \s_n_shifter[0]_i_1__5\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \s_n_shifter[0]_i_1__6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \s_p_shifter[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \s_p_shifter[0]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \s_p_shifter[0]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \s_p_shifter[0]_i_1__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \s_p_shifter[0]_i_1__3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \s_p_shifter[0]_i_1__4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \s_p_shifter[0]_i_1__5\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \s_p_shifter[0]_i_1__6\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \s_period[31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \s_period[31]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \s_period[31]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_steps_counter[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \s_steps_counter[10]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s_steps_counter[11]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s_steps_counter[12]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s_steps_counter[13]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \s_steps_counter[14]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \s_steps_counter[15]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \s_steps_counter[16]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \s_steps_counter[17]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \s_steps_counter[18]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \s_steps_counter[19]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \s_steps_counter[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_steps_counter[20]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \s_steps_counter[21]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \s_steps_counter[22]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \s_steps_counter[23]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \s_steps_counter[24]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \s_steps_counter[25]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \s_steps_counter[26]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \s_steps_counter[27]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \s_steps_counter[28]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \s_steps_counter[29]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \s_steps_counter[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_steps_counter[30]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \s_steps_counter[31]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \s_steps_counter[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \s_steps_counter[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \s_steps_counter[5]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s_steps_counter[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s_steps_counter[7]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \s_steps_counter[8]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \s_steps_counter[9]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \serd_loop[0].ISERDESE2_data_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \slv_reg[10][11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \slv_reg[10][13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \slv_reg[10][14]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \slv_reg[10][15]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \slv_reg[10][16]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \slv_reg[10][17]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \slv_reg[10][18]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \slv_reg[10][19]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \slv_reg[10][20]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \slv_reg[10][21]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \slv_reg[10][22]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \slv_reg[10][23]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \slv_reg[10][24]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \slv_reg[10][25]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \slv_reg[10][26]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \slv_reg[10][27]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \slv_reg[10][28]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \slv_reg[10][29]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \slv_reg[10][30]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \slv_reg[10][31]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \slv_reg[10][8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \slv_reg[10][9]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \slv_reg[1][0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \slv_reg[1][10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \slv_reg[1][11]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \slv_reg[1][12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \slv_reg[1][13]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \slv_reg[1][14]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \slv_reg[1][15]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \slv_reg[1][16]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \slv_reg[1][17]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \slv_reg[1][18]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \slv_reg[1][19]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \slv_reg[1][20]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \slv_reg[1][21]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \slv_reg[1][22]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \slv_reg[1][23]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \slv_reg[1][24]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \slv_reg[1][25]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \slv_reg[1][26]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \slv_reg[1][27]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \slv_reg[1][28]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \slv_reg[1][29]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \slv_reg[1][30]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \slv_reg[1][31]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \slv_reg[1][4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \slv_reg[1][5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \slv_reg[1][6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \slv_reg[1][7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \slv_reg[1][8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \slv_reg[1][9]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \slv_reg[6][0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \slv_reg[6][1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \slv_reg[6][2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \slv_reg[6][3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \slv_reg[6][4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \slv_reg[6][5]_i_1\ : label is "soft_lutpair16";
begin
  O1 <= \^o1\;
  O11(1 downto 0) <= \^o11\(1 downto 0);
  O2 <= \^o2\;
  O3 <= \^o3\;
  O40 <= \^o40\;
  O41 <= \^o41\;
  O42 <= \^o42\;
  O43 <= \^o43\;
  O44 <= \^o44\;
  O45 <= \^o45\;
  O46 <= \^o46\;
  O47 <= \^o47\;
  O48 <= \^o48\;
  O49 <= \^o49\;
  O5 <= \^o5\;
  O50 <= \^o50\;
  O51 <= \^o51\;
  O52 <= \^o52\;
  O53 <= \^o53\;
  O54 <= \^o54\;
  O55 <= \^o55\;
  O56 <= \^o56\;
  O57 <= \^o57\;
  O58 <= \^o58\;
  O59 <= \^o59\;
  O6 <= \^o6\;
  O60 <= \^o60\;
  O61 <= \^o61\;
  O62 <= \^o62\;
  O63 <= \^o63\;
  O64 <= \^o64\;
  O65 <= \^o65\;
  O66 <= \^o66\;
  O67 <= \^o67\;
  O68 <= \^o68\;
  O69 <= \^o69\;
  O7 <= \^o7\;
  O70 <= \^o70\;
  O71 <= \^o71\;
  prefix_en_in <= \^prefix_en_in\;
  start_in <= \^start_in\;
  test_patt_en <= \^test_patt_en\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[7]_i_3\,
      I1 => \n_0_FSM_onehot_state[10]_i_3\,
      I2 => \n_0_FSM_onehot_state[10]_i_6\,
      I3 => receiver_ready,
      I4 => \n_0_FSM_onehot_state[10]_i_4\,
      O => \n_0_FSM_onehot_state[0]_i_1\
    );
\FSM_onehot_state[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_slv_reg_reg[0][1]\,
      I1 => S_AXI_ARESETN_IBUF,
      O => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[4]\,
      I1 => \n_0_FSM_onehot_state_reg[5]\,
      I2 => \n_0_FSM_onehot_state_reg[6]\,
      I3 => \n_0_FSM_onehot_state_reg[7]\,
      O => \n_0_FSM_onehot_state[10]_i_10\
    );
\FSM_onehot_state[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[8]\,
      I1 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_FSM_onehot_state[10]_i_11\
    );
\FSM_onehot_state[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[0]\,
      I1 => \n_0_FSM_onehot_state_reg[2]\,
      I2 => \n_0_FSM_onehot_state_reg[4]\,
      I3 => \n_0_FSM_onehot_state_reg[6]\,
      I4 => \n_0_FSM_onehot_state_reg[10]\,
      I5 => \n_0_FSM_onehot_state_reg[8]\,
      O => \n_0_FSM_onehot_state[10]_i_12\
    );
\FSM_onehot_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[10]_i_3\,
      I1 => \n_0_FSM_onehot_state[10]_i_4\,
      I2 => I1,
      I3 => \n_0_s_mode_reg[0]\,
      I4 => \n_0_s_mode_reg[1]\,
      I5 => \n_0_FSM_onehot_state[10]_i_6\,
      O => \n_0_FSM_onehot_state[10]_i_2\
    );
\FSM_onehot_state[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001600000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[10]\,
      I1 => \n_0_FSM_onehot_state_reg[9]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state[10]_i_7\,
      I4 => \n_0_FSM_onehot_state[10]_i_8\,
      I5 => \n_0_FSM_onehot_state[10]_i_9\,
      O => \n_0_FSM_onehot_state[10]_i_3\
    );
\FSM_onehot_state[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B888888888"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[7]_i_3\,
      I1 => \n_0_FSM_onehot_state[10]_i_3\,
      I2 => \n_0_FSM_onehot_state[10]_i_10\,
      I3 => \n_0_FSM_onehot_state_reg[10]\,
      I4 => \n_0_FSM_onehot_state[10]_i_11\,
      I5 => \n_0_FSM_onehot_state[10]_i_9\,
      O => \n_0_FSM_onehot_state[10]_i_4\
    );
\FSM_onehot_state[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[7]\,
      I2 => \n_0_FSM_onehot_state_reg[5]\,
      I3 => \n_0_FSM_onehot_state_reg[3]\,
      I4 => \n_0_FSM_onehot_state_reg[1]\,
      I5 => \n_0_FSM_onehot_state[10]_i_12\,
      O => \n_0_FSM_onehot_state[10]_i_6\
    );
\FSM_onehot_state[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[6]\,
      I1 => \n_0_FSM_onehot_state_reg[7]\,
      O => \n_0_FSM_onehot_state[10]_i_7\
    );
\FSM_onehot_state[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[4]\,
      I1 => \n_0_FSM_onehot_state_reg[5]\,
      O => \n_0_FSM_onehot_state[10]_i_8\
    );
\FSM_onehot_state[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[2]\,
      I1 => \n_0_FSM_onehot_state_reg[3]\,
      I2 => \n_0_FSM_onehot_state_reg[1]\,
      I3 => \n_0_FSM_onehot_state_reg[0]\,
      O => \n_0_FSM_onehot_state[10]_i_9\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[1]_i_2\,
      I1 => \n_0_FSM_onehot_state[10]_i_3\,
      I2 => \n_0_FSM_onehot_state[1]_i_3\,
      I3 => \n_0_FSM_onehot_state[10]_i_4\,
      O => \n_0_FSM_onehot_state[1]_i_1\
    );
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
    port map (
      I0 => running_out,
      I1 => \^o7\,
      I2 => \n_0_s_mode_reg[0]\,
      I3 => \n_0_s_mode_reg[1]\,
      I4 => \n_0_FSM_onehot_state[10]_i_6\,
      O => \n_0_FSM_onehot_state[1]_i_2\
    );
\FSM_onehot_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
    port map (
      I0 => receiver_ready,
      I1 => \n_0_FSM_onehot_state[10]_i_6\,
      I2 => \n_0_slv_reg_reg[0][5]\,
      I3 => \n_0_slv_reg_reg[0][4]\,
      I4 => \^o7\,
      I5 => \n_0_FSM_onehot_state[7]_i_3\,
      O => \n_0_FSM_onehot_state[1]_i_3\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[10]_i_3\,
      I1 => \n_0_FSM_onehot_state[2]_i_2\,
      I2 => \n_0_FSM_onehot_state[10]_i_4\,
      O => \n_0_FSM_onehot_state[2]_i_1\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \n_0_slv_reg_reg[0][5]\,
      I1 => \n_0_slv_reg_reg[0][4]\,
      I2 => \^o7\,
      I3 => \n_0_FSM_onehot_state[10]_i_12\,
      I4 => \n_0_FSM_onehot_state[3]_i_3\,
      I5 => \n_0_FSM_onehot_state[7]_i_3\,
      O => \n_0_FSM_onehot_state[2]_i_2\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[10]_i_3\,
      I1 => \n_0_FSM_onehot_state[3]_i_2\,
      I2 => \n_0_FSM_onehot_state[10]_i_4\,
      O => \n_0_FSM_onehot_state[3]_i_1\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004400000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[10]_i_12\,
      I1 => \^o7\,
      I2 => \n_0_slv_reg_reg[0][4]\,
      I3 => \n_0_slv_reg_reg[0][5]\,
      I4 => \n_0_FSM_onehot_state[3]_i_3\,
      I5 => \n_0_FSM_onehot_state[7]_i_3\,
      O => \n_0_FSM_onehot_state[3]_i_2\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[1]\,
      I1 => \n_0_FSM_onehot_state_reg[3]\,
      I2 => \n_0_FSM_onehot_state_reg[5]\,
      I3 => \n_0_FSM_onehot_state_reg[7]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_FSM_onehot_state[3]_i_3\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000818"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[10]_i_6\,
      I1 => \n_0_FSM_onehot_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_state[10]_i_4\,
      I3 => data_out_valid,
      I4 => \n_0_FSM_onehot_state[10]_i_3\,
      O => \n_0_FSM_onehot_state[4]_i_1\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA05AA00554400"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[10]_i_3\,
      I1 => data_out_valid,
      I2 => eqOp1_out,
      I3 => \n_0_FSM_onehot_state[10]_i_4\,
      I4 => \n_0_FSM_onehot_state[7]_i_3\,
      I5 => \n_0_FSM_onehot_state[10]_i_6\,
      O => \n_0_FSM_onehot_state[5]_i_1\
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001A100000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[10]_i_6\,
      I1 => eqOp,
      I2 => \n_0_FSM_onehot_state[7]_i_3\,
      I3 => eqOp1_out,
      I4 => \n_0_FSM_onehot_state[10]_i_4\,
      I5 => \n_0_FSM_onehot_state[10]_i_3\,
      O => \n_0_FSM_onehot_state[6]_i_1\
    );
\FSM_onehot_state[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => period_counter(21),
      I1 => s_period(21),
      I2 => s_period(23),
      I3 => period_counter(23),
      I4 => s_period(22),
      I5 => period_counter(22),
      O => \n_0_FSM_onehot_state[6]_i_11\
    );
\FSM_onehot_state[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => period_counter(18),
      I1 => s_period(18),
      I2 => s_period(20),
      I3 => period_counter(20),
      I4 => s_period(19),
      I5 => period_counter(19),
      O => \n_0_FSM_onehot_state[6]_i_12\
    );
\FSM_onehot_state[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => period_counter(15),
      I1 => s_period(15),
      I2 => s_period(17),
      I3 => period_counter(17),
      I4 => s_period(16),
      I5 => period_counter(16),
      O => \n_0_FSM_onehot_state[6]_i_13\
    );
\FSM_onehot_state[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => period_counter(12),
      I1 => s_period(12),
      I2 => s_period(14),
      I3 => period_counter(14),
      I4 => s_period(13),
      I5 => period_counter(13),
      O => \n_0_FSM_onehot_state[6]_i_14\
    );
\FSM_onehot_state[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => period_counter(9),
      I1 => s_period(9),
      I2 => s_period(11),
      I3 => period_counter(11),
      I4 => s_period(10),
      I5 => period_counter(10),
      O => \n_0_FSM_onehot_state[6]_i_15\
    );
\FSM_onehot_state[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => period_counter(6),
      I1 => s_period(6),
      I2 => s_period(8),
      I3 => period_counter(8),
      I4 => s_period(7),
      I5 => period_counter(7),
      O => \n_0_FSM_onehot_state[6]_i_16\
    );
\FSM_onehot_state[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => period_counter(3),
      I1 => s_period(3),
      I2 => s_period(5),
      I3 => period_counter(5),
      I4 => s_period(4),
      I5 => period_counter(4),
      O => \n_0_FSM_onehot_state[6]_i_17\
    );
\FSM_onehot_state[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => period_counter(0),
      I1 => s_period(0),
      I2 => s_period(2),
      I3 => period_counter(2),
      I4 => s_period(1),
      I5 => period_counter(1),
      O => \n_0_FSM_onehot_state[6]_i_18\
    );
\FSM_onehot_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => s_mask(0),
      I1 => pulse_out_en0_in,
      I2 => s_mask(3),
      I3 => pulse_out_en2_in,
      I4 => \n_0_FSM_onehot_state[6]_i_4\,
      I5 => \n_0_FSM_onehot_state[6]_i_5\,
      O => eqOp
    );
\FSM_onehot_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => pulse_out_en4_in,
      I1 => s_mask(5),
      I2 => s_mask(2),
      I3 => pulse_out_en1_in,
      I4 => s_mask(1),
      I5 => pulse_out_en,
      O => \n_0_FSM_onehot_state[6]_i_4\
    );
\FSM_onehot_state[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => pulse_out_en5_in,
      I1 => s_mask(6),
      I2 => s_mask(4),
      I3 => pulse_out_en3_in,
      I4 => s_mask(7),
      I5 => pulse_out_en6_in,
      O => \n_0_FSM_onehot_state[6]_i_5\
    );
\FSM_onehot_state[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => period_counter(30),
      I1 => s_period(30),
      I2 => period_counter(31),
      I3 => s_period(31),
      O => \n_0_FSM_onehot_state[6]_i_7\
    );
\FSM_onehot_state[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => period_counter(27),
      I1 => s_period(27),
      I2 => s_period(29),
      I3 => period_counter(29),
      I4 => s_period(28),
      I5 => period_counter(28),
      O => \n_0_FSM_onehot_state[6]_i_8\
    );
\FSM_onehot_state[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => period_counter(24),
      I1 => s_period(24),
      I2 => s_period(26),
      I3 => period_counter(26),
      I4 => s_period(25),
      I5 => period_counter(25),
      O => \n_0_FSM_onehot_state[6]_i_9\
    );
\FSM_onehot_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_state[10]_i_3\,
      I3 => \n_0_FSM_onehot_state[10]_i_4\,
      O => \n_0_FSM_onehot_state[7]_i_1\
    );
\FSM_onehot_state[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
    port map (
      I0 => eqOp0_out,
      I1 => \n_0_FSM_onehot_state[10]_i_6\,
      I2 => eqOp,
      I3 => \n_0_FSM_onehot_state[8]_i_7\,
      O => \n_0_FSM_onehot_state[7]_i_2\
    );
\FSM_onehot_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[10]\,
      I1 => \n_0_FSM_onehot_state_reg[7]\,
      I2 => \n_0_FSM_onehot_state_reg[6]\,
      I3 => \n_0_FSM_onehot_state_reg[3]\,
      I4 => \n_0_FSM_onehot_state_reg[2]\,
      I5 => \n_0_FSM_onehot_state[7]_i_4\,
      O => \n_0_FSM_onehot_state[7]_i_3\
    );
\FSM_onehot_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[0]\,
      I1 => \n_0_FSM_onehot_state_reg[1]\,
      I2 => \n_0_FSM_onehot_state_reg[4]\,
      I3 => \n_0_FSM_onehot_state_reg[5]\,
      I4 => \n_0_FSM_onehot_state_reg[8]\,
      I5 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_FSM_onehot_state[7]_i_4\
    );
\FSM_onehot_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A3A3A3A0A3A"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_state[8]_i_3\,
      I2 => \n_0_FSM_onehot_state[10]_i_4\,
      I3 => \n_0_FSM_onehot_state[8]_i_4\,
      I4 => eqOp0_out,
      I5 => \n_0_FSM_onehot_state[8]_i_6\,
      O => \n_0_FSM_onehot_state[8]_i_1\
    );
\FSM_onehot_state[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => delay_counter(27),
      I1 => s_capture_delay(27),
      I2 => s_capture_delay(29),
      I3 => delay_counter(29),
      I4 => s_capture_delay(28),
      I5 => delay_counter(28),
      O => \n_0_FSM_onehot_state[8]_i_10\
    );
\FSM_onehot_state[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => delay_counter(24),
      I1 => s_capture_delay(24),
      I2 => s_capture_delay(26),
      I3 => delay_counter(26),
      I4 => s_capture_delay(25),
      I5 => delay_counter(25),
      O => \n_0_FSM_onehot_state[8]_i_11\
    );
\FSM_onehot_state[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_capture_delay(27),
      I1 => s_capture_delay(26),
      I2 => s_capture_delay(30),
      I3 => s_capture_delay(31),
      I4 => s_capture_delay(28),
      I5 => s_capture_delay(29),
      O => \n_0_FSM_onehot_state[8]_i_12\
    );
\FSM_onehot_state[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_capture_delay(24),
      I1 => s_capture_delay(25),
      O => \n_0_FSM_onehot_state[8]_i_13\
    );
\FSM_onehot_state[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_capture_delay(1),
      I1 => s_capture_delay(0),
      I2 => s_capture_delay(4),
      I3 => s_capture_delay(5),
      I4 => s_capture_delay(2),
      I5 => s_capture_delay(3),
      O => \n_0_FSM_onehot_state[8]_i_14\
    );
\FSM_onehot_state[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_capture_delay(7),
      I1 => s_capture_delay(6),
      I2 => s_capture_delay(10),
      I3 => s_capture_delay(11),
      I4 => s_capture_delay(8),
      I5 => s_capture_delay(9),
      O => \n_0_FSM_onehot_state[8]_i_15\
    );
\FSM_onehot_state[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_capture_delay(13),
      I1 => s_capture_delay(12),
      I2 => s_capture_delay(16),
      I3 => s_capture_delay(17),
      I4 => s_capture_delay(14),
      I5 => s_capture_delay(15),
      O => \n_0_FSM_onehot_state[8]_i_16\
    );
\FSM_onehot_state[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_capture_delay(19),
      I1 => s_capture_delay(18),
      I2 => s_capture_delay(22),
      I3 => s_capture_delay(23),
      I4 => s_capture_delay(20),
      I5 => s_capture_delay(21),
      O => \n_0_FSM_onehot_state[8]_i_17\
    );
\FSM_onehot_state[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => delay_counter(21),
      I1 => s_capture_delay(21),
      I2 => s_capture_delay(23),
      I3 => delay_counter(23),
      I4 => s_capture_delay(22),
      I5 => delay_counter(22),
      O => \n_0_FSM_onehot_state[8]_i_19\
    );
\FSM_onehot_state[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => running_out,
      I1 => \n_0_FSM_onehot_state[10]_i_3\,
      I2 => \n_0_FSM_onehot_state[10]_i_6\,
      O => \n_0_FSM_onehot_state[8]_i_2\
    );
\FSM_onehot_state[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => delay_counter(18),
      I1 => s_capture_delay(18),
      I2 => s_capture_delay(20),
      I3 => delay_counter(20),
      I4 => s_capture_delay(19),
      I5 => delay_counter(19),
      O => \n_0_FSM_onehot_state[8]_i_20\
    );
\FSM_onehot_state[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => delay_counter(15),
      I1 => s_capture_delay(15),
      I2 => s_capture_delay(17),
      I3 => delay_counter(17),
      I4 => s_capture_delay(16),
      I5 => delay_counter(16),
      O => \n_0_FSM_onehot_state[8]_i_21\
    );
\FSM_onehot_state[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => delay_counter(12),
      I1 => s_capture_delay(12),
      I2 => s_capture_delay(14),
      I3 => delay_counter(14),
      I4 => s_capture_delay(13),
      I5 => delay_counter(13),
      O => \n_0_FSM_onehot_state[8]_i_22\
    );
\FSM_onehot_state[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => delay_counter(9),
      I1 => s_capture_delay(9),
      I2 => s_capture_delay(11),
      I3 => delay_counter(11),
      I4 => s_capture_delay(10),
      I5 => delay_counter(10),
      O => \n_0_FSM_onehot_state[8]_i_23\
    );
\FSM_onehot_state[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => delay_counter(6),
      I1 => s_capture_delay(6),
      I2 => s_capture_delay(8),
      I3 => delay_counter(8),
      I4 => s_capture_delay(7),
      I5 => delay_counter(7),
      O => \n_0_FSM_onehot_state[8]_i_24\
    );
\FSM_onehot_state[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => delay_counter(3),
      I1 => s_capture_delay(3),
      I2 => s_capture_delay(5),
      I3 => delay_counter(5),
      I4 => s_capture_delay(4),
      I5 => delay_counter(4),
      O => \n_0_FSM_onehot_state[8]_i_25\
    );
\FSM_onehot_state[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => delay_counter(0),
      I1 => s_capture_delay(0),
      I2 => s_capture_delay(2),
      I3 => delay_counter(2),
      I4 => s_capture_delay(1),
      I5 => delay_counter(1),
      O => \n_0_FSM_onehot_state[8]_i_26\
    );
\FSM_onehot_state[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[10]_i_6\,
      I1 => \n_0_FSM_onehot_state[8]_i_7\,
      I2 => eqOp,
      O => \n_0_FSM_onehot_state[8]_i_3\
    );
\FSM_onehot_state[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[7]_i_3\,
      I1 => \n_0_FSM_onehot_state[10]_i_3\,
      I2 => \n_0_FSM_onehot_state[10]_i_6\,
      O => \n_0_FSM_onehot_state[8]_i_4\
    );
\FSM_onehot_state[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[7]_i_3\,
      I1 => \n_0_FSM_onehot_state[10]_i_3\,
      O => \n_0_FSM_onehot_state[8]_i_6\
    );
\FSM_onehot_state[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[8]_i_12\,
      I1 => \n_0_FSM_onehot_state[8]_i_13\,
      I2 => \n_0_FSM_onehot_state[8]_i_14\,
      I3 => \n_0_FSM_onehot_state[8]_i_15\,
      I4 => \n_0_FSM_onehot_state[8]_i_16\,
      I5 => \n_0_FSM_onehot_state[8]_i_17\,
      O => \n_0_FSM_onehot_state[8]_i_7\
    );
\FSM_onehot_state[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => delay_counter(30),
      I1 => s_capture_delay(30),
      I2 => delay_counter(31),
      I3 => s_capture_delay(31),
      O => \n_0_FSM_onehot_state[8]_i_9\
    );
\FSM_onehot_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[10]_i_3\,
      I1 => \n_0_FSM_onehot_state[10]_i_4\,
      I2 => I1,
      I3 => \n_0_s_mode_reg[1]\,
      I4 => \n_0_s_mode_reg[0]\,
      I5 => \n_0_FSM_onehot_state[10]_i_6\,
      O => \n_0_FSM_onehot_state[9]_i_1\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[0]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[0]\,
      S => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[10]_i_2\,
      Q => \n_0_FSM_onehot_state_reg[10]\,
      R => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[1]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[1]\,
      R => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[2]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[2]\,
      R => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[3]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[3]\,
      R => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[4]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[4]\,
      R => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[5]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[5]\,
      R => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[6]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[6]\,
      R => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state_reg[6]_i_10\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_FSM_onehot_state_reg[6]_i_10\,
      CO(2) => \n_1_FSM_onehot_state_reg[6]_i_10\,
      CO(1) => \n_2_FSM_onehot_state_reg[6]_i_10\,
      CO(0) => \n_3_FSM_onehot_state_reg[6]_i_10\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[6]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_FSM_onehot_state[6]_i_15\,
      S(2) => \n_0_FSM_onehot_state[6]_i_16\,
      S(1) => \n_0_FSM_onehot_state[6]_i_17\,
      S(0) => \n_0_FSM_onehot_state[6]_i_18\
    );
\FSM_onehot_state_reg[6]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_FSM_onehot_state_reg[6]_i_6\,
      CO(3) => \NLW_FSM_onehot_state_reg[6]_i_3_CO_UNCONNECTED\(3),
      CO(2) => eqOp1_out,
      CO(1) => \n_2_FSM_onehot_state_reg[6]_i_3\,
      CO(0) => \n_3_FSM_onehot_state_reg[6]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_FSM_onehot_state[6]_i_7\,
      S(1) => \n_0_FSM_onehot_state[6]_i_8\,
      S(0) => \n_0_FSM_onehot_state[6]_i_9\
    );
\FSM_onehot_state_reg[6]_i_6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_FSM_onehot_state_reg[6]_i_10\,
      CO(3) => \n_0_FSM_onehot_state_reg[6]_i_6\,
      CO(2) => \n_1_FSM_onehot_state_reg[6]_i_6\,
      CO(1) => \n_2_FSM_onehot_state_reg[6]_i_6\,
      CO(0) => \n_3_FSM_onehot_state_reg[6]_i_6\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[6]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_FSM_onehot_state[6]_i_11\,
      S(2) => \n_0_FSM_onehot_state[6]_i_12\,
      S(1) => \n_0_FSM_onehot_state[6]_i_13\,
      S(0) => \n_0_FSM_onehot_state[6]_i_14\
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[7]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[7]\,
      R => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[8]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[8]\,
      R => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state_reg[8]_i_18\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_FSM_onehot_state_reg[8]_i_18\,
      CO(2) => \n_1_FSM_onehot_state_reg[8]_i_18\,
      CO(1) => \n_2_FSM_onehot_state_reg[8]_i_18\,
      CO(0) => \n_3_FSM_onehot_state_reg[8]_i_18\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[8]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_FSM_onehot_state[8]_i_23\,
      S(2) => \n_0_FSM_onehot_state[8]_i_24\,
      S(1) => \n_0_FSM_onehot_state[8]_i_25\,
      S(0) => \n_0_FSM_onehot_state[8]_i_26\
    );
\FSM_onehot_state_reg[8]_i_5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_FSM_onehot_state_reg[8]_i_8\,
      CO(3) => \NLW_FSM_onehot_state_reg[8]_i_5_CO_UNCONNECTED\(3),
      CO(2) => eqOp0_out,
      CO(1) => \n_2_FSM_onehot_state_reg[8]_i_5\,
      CO(0) => \n_3_FSM_onehot_state_reg[8]_i_5\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_FSM_onehot_state[8]_i_9\,
      S(1) => \n_0_FSM_onehot_state[8]_i_10\,
      S(0) => \n_0_FSM_onehot_state[8]_i_11\
    );
\FSM_onehot_state_reg[8]_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_FSM_onehot_state_reg[8]_i_18\,
      CO(3) => \n_0_FSM_onehot_state_reg[8]_i_8\,
      CO(2) => \n_1_FSM_onehot_state_reg[8]_i_8\,
      CO(1) => \n_2_FSM_onehot_state_reg[8]_i_8\,
      CO(0) => \n_3_FSM_onehot_state_reg[8]_i_8\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_FSM_onehot_state[8]_i_19\,
      S(2) => \n_0_FSM_onehot_state[8]_i_20\,
      S(1) => \n_0_FSM_onehot_state[8]_i_21\,
      S(0) => \n_0_FSM_onehot_state[8]_i_22\
    );
\FSM_onehot_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_state[9]_i_1\,
      Q => \n_0_FSM_onehot_state_reg[9]\,
      R => \n_0_FSM_onehot_state[10]_i_1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => n_0_axi_arready_i_1,
      D => I15(0),
      Q => sel0(0),
      S => n_0_axi_awready_i_1
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => n_0_axi_arready_i_1,
      D => I15(1),
      Q => sel0(1),
      S => n_0_axi_awready_i_1
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => n_0_axi_arready_i_1,
      D => I15(2),
      Q => sel0(2),
      S => n_0_axi_awready_i_1
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => n_0_axi_arready_i_1,
      D => I15(3),
      Q => sel0(3),
      S => n_0_axi_awready_i_1
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => S_AXI_ARVALID_IBUF,
      I1 => \^o3\,
      O => n_0_axi_arready_i_1
    );
axi_arready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => n_0_axi_arready_i_1,
      Q => \^o3\,
      R => n_0_axi_awready_i_1
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => n_0_axi_awready_i_2,
      D => I14(0),
      Q => p_0_in(0),
      R => n_0_axi_awready_i_1
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => n_0_axi_awready_i_2,
      D => I14(1),
      Q => p_0_in(1),
      R => n_0_axi_awready_i_1
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => n_0_axi_awready_i_2,
      D => I14(2),
      Q => p_0_in(2),
      R => n_0_axi_awready_i_1
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => n_0_axi_awready_i_2,
      D => I14(3),
      Q => p_0_in(3),
      R => n_0_axi_awready_i_1
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      O => n_0_axi_awready_i_1
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => S_AXI_WVALID_IBUF,
      I1 => S_AXI_AWVALID_IBUF,
      I2 => \^o1\,
      O => n_0_axi_awready_i_2
    );
axi_awready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => n_0_axi_awready_i_2,
      Q => \^o1\,
      R => n_0_axi_awready_i_1
    );
axi_bvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \^o5\,
      I2 => S_AXI_BREADY_IBUF,
      I3 => n_0_axi_bvalid_i_2,
      O => n_0_axi_bvalid_i_1
    );
axi_bvalid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => S_AXI_WVALID_IBUF,
      I1 => S_AXI_AWVALID_IBUF,
      I2 => \^o1\,
      I3 => \^o2\,
      O => n_0_axi_bvalid_i_2
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => n_0_axi_bvalid_i_1,
      Q => \^o5\,
      R => \<const0>\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o41\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(0),
      O => \n_0_axi_rdata[0]_i_1\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][0]\,
      I1 => \n_0_slv_reg_reg[2][0]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(0),
      I4 => sel0(0),
      I5 => \^o7\,
      O => \n_0_axi_rdata[0]_i_5\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][0]\,
      I1 => \n_0_slv_reg_reg[6][0]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][0]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][0]\,
      O => \n_0_axi_rdata[0]_i_6\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][0]\,
      I1 => \n_0_slv_reg_reg[10][0]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][0]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][0]\,
      O => \n_0_axi_rdata[0]_i_7\
    );
\axi_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][0]\,
      I1 => \n_0_slv_reg_reg[14][0]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][0]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][0]\,
      O => \n_0_axi_rdata[0]_i_8\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o51\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(10),
      O => \n_0_axi_rdata[10]_i_1\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][10]\,
      I1 => \n_0_slv_reg_reg[2][10]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(10),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][10]\,
      O => \n_0_axi_rdata[10]_i_5\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][10]\,
      I1 => \n_0_slv_reg_reg[6][10]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][10]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][10]\,
      O => \n_0_axi_rdata[10]_i_6\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][10]\,
      I1 => \n_0_slv_reg_reg[10][10]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][10]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][10]\,
      O => \n_0_axi_rdata[10]_i_7\
    );
\axi_rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][10]\,
      I1 => \n_0_slv_reg_reg[14][10]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][10]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][10]\,
      O => \n_0_axi_rdata[10]_i_8\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o52\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(11),
      O => \n_0_axi_rdata[11]_i_1\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][11]\,
      I1 => \n_0_slv_reg_reg[2][11]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(11),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][11]\,
      O => \n_0_axi_rdata[11]_i_5\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][11]\,
      I1 => \n_0_slv_reg_reg[6][11]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][11]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][11]\,
      O => \n_0_axi_rdata[11]_i_6\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][11]\,
      I1 => \n_0_slv_reg_reg[10][11]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][11]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][11]\,
      O => \n_0_axi_rdata[11]_i_7\
    );
\axi_rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][11]\,
      I1 => \n_0_slv_reg_reg[14][11]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][11]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][11]\,
      O => \n_0_axi_rdata[11]_i_8\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o53\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(12),
      O => \n_0_axi_rdata[12]_i_1\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][12]\,
      I1 => \n_0_slv_reg_reg[2][12]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(12),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][12]\,
      O => \n_0_axi_rdata[12]_i_5\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][12]\,
      I1 => \n_0_slv_reg_reg[6][12]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][12]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][12]\,
      O => \n_0_axi_rdata[12]_i_6\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][12]\,
      I1 => \n_0_slv_reg_reg[10][12]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][12]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][12]\,
      O => \n_0_axi_rdata[12]_i_7\
    );
\axi_rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][12]\,
      I1 => \n_0_slv_reg_reg[14][12]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][12]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][12]\,
      O => \n_0_axi_rdata[12]_i_8\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o54\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(13),
      O => \n_0_axi_rdata[13]_i_1\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][13]\,
      I1 => \n_0_slv_reg_reg[2][13]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(13),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][13]\,
      O => \n_0_axi_rdata[13]_i_5\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][13]\,
      I1 => \n_0_slv_reg_reg[6][13]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][13]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][13]\,
      O => \n_0_axi_rdata[13]_i_6\
    );
\axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][13]\,
      I1 => \n_0_slv_reg_reg[10][13]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][13]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][13]\,
      O => \n_0_axi_rdata[13]_i_7\
    );
\axi_rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][13]\,
      I1 => \n_0_slv_reg_reg[14][13]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][13]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][13]\,
      O => \n_0_axi_rdata[13]_i_8\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o55\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(14),
      O => \n_0_axi_rdata[14]_i_1\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][14]\,
      I1 => \n_0_slv_reg_reg[2][14]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(14),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][14]\,
      O => \n_0_axi_rdata[14]_i_5\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][14]\,
      I1 => \n_0_slv_reg_reg[6][14]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][14]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][14]\,
      O => \n_0_axi_rdata[14]_i_6\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][14]\,
      I1 => \n_0_slv_reg_reg[10][14]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][14]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][14]\,
      O => \n_0_axi_rdata[14]_i_7\
    );
\axi_rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][14]\,
      I1 => \n_0_slv_reg_reg[14][14]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][14]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][14]\,
      O => \n_0_axi_rdata[14]_i_8\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o56\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(15),
      O => \n_0_axi_rdata[15]_i_1\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][15]\,
      I1 => \n_0_slv_reg_reg[2][15]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(15),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][15]\,
      O => \n_0_axi_rdata[15]_i_5\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][15]\,
      I1 => \n_0_slv_reg_reg[6][15]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][15]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][15]\,
      O => \n_0_axi_rdata[15]_i_6\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][15]\,
      I1 => \n_0_slv_reg_reg[10][15]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][15]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][15]\,
      O => \n_0_axi_rdata[15]_i_7\
    );
\axi_rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][15]\,
      I1 => \n_0_slv_reg_reg[14][15]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][15]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][15]\,
      O => \n_0_axi_rdata[15]_i_8\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o57\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(16),
      O => \n_0_axi_rdata[16]_i_1\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][16]\,
      I1 => \n_0_slv_reg_reg[2][16]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(16),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][16]\,
      O => \n_0_axi_rdata[16]_i_5\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][16]\,
      I1 => \n_0_slv_reg_reg[6][16]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][16]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][16]\,
      O => \n_0_axi_rdata[16]_i_6\
    );
\axi_rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][16]\,
      I1 => \n_0_slv_reg_reg[10][16]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][16]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][16]\,
      O => \n_0_axi_rdata[16]_i_7\
    );
\axi_rdata[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][16]\,
      I1 => \n_0_slv_reg_reg[14][16]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][16]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][16]\,
      O => \n_0_axi_rdata[16]_i_8\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o58\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(17),
      O => \n_0_axi_rdata[17]_i_1\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][17]\,
      I1 => \n_0_slv_reg_reg[2][17]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(17),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][17]\,
      O => \n_0_axi_rdata[17]_i_5\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][17]\,
      I1 => \n_0_slv_reg_reg[6][17]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][17]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][17]\,
      O => \n_0_axi_rdata[17]_i_6\
    );
\axi_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][17]\,
      I1 => \n_0_slv_reg_reg[10][17]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][17]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][17]\,
      O => \n_0_axi_rdata[17]_i_7\
    );
\axi_rdata[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][17]\,
      I1 => \n_0_slv_reg_reg[14][17]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][17]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][17]\,
      O => \n_0_axi_rdata[17]_i_8\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o59\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(18),
      O => \n_0_axi_rdata[18]_i_1\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][18]\,
      I1 => \n_0_slv_reg_reg[2][18]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(18),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][18]\,
      O => \n_0_axi_rdata[18]_i_5\
    );
\axi_rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][18]\,
      I1 => \n_0_slv_reg_reg[6][18]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][18]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][18]\,
      O => \n_0_axi_rdata[18]_i_6\
    );
\axi_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][18]\,
      I1 => \n_0_slv_reg_reg[10][18]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][18]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][18]\,
      O => \n_0_axi_rdata[18]_i_7\
    );
\axi_rdata[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][18]\,
      I1 => \n_0_slv_reg_reg[14][18]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][18]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][18]\,
      O => \n_0_axi_rdata[18]_i_8\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o60\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(19),
      O => \n_0_axi_rdata[19]_i_1\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][19]\,
      I1 => \n_0_slv_reg_reg[2][19]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(19),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][19]\,
      O => \n_0_axi_rdata[19]_i_5\
    );
\axi_rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][19]\,
      I1 => \n_0_slv_reg_reg[6][19]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][19]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][19]\,
      O => \n_0_axi_rdata[19]_i_6\
    );
\axi_rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][19]\,
      I1 => \n_0_slv_reg_reg[10][19]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][19]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][19]\,
      O => \n_0_axi_rdata[19]_i_7\
    );
\axi_rdata[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][19]\,
      I1 => \n_0_slv_reg_reg[14][19]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][19]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][19]\,
      O => \n_0_axi_rdata[19]_i_8\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o42\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(1),
      O => \n_0_axi_rdata[1]_i_1\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][1]\,
      I1 => \n_0_slv_reg_reg[2][1]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(1),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][1]\,
      O => \n_0_axi_rdata[1]_i_5\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][1]\,
      I1 => \n_0_slv_reg_reg[6][1]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][1]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][1]\,
      O => \n_0_axi_rdata[1]_i_6\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][1]\,
      I1 => \n_0_slv_reg_reg[10][1]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][1]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][1]\,
      O => \n_0_axi_rdata[1]_i_7\
    );
\axi_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][1]\,
      I1 => \n_0_slv_reg_reg[14][1]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][1]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][1]\,
      O => \n_0_axi_rdata[1]_i_8\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o61\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(20),
      O => \n_0_axi_rdata[20]_i_1\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][20]\,
      I1 => \n_0_slv_reg_reg[2][20]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(20),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][20]\,
      O => \n_0_axi_rdata[20]_i_5\
    );
\axi_rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][20]\,
      I1 => \n_0_slv_reg_reg[6][20]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][20]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][20]\,
      O => \n_0_axi_rdata[20]_i_6\
    );
\axi_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][20]\,
      I1 => \n_0_slv_reg_reg[10][20]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][20]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][20]\,
      O => \n_0_axi_rdata[20]_i_7\
    );
\axi_rdata[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][20]\,
      I1 => \n_0_slv_reg_reg[14][20]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][20]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][20]\,
      O => \n_0_axi_rdata[20]_i_8\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o62\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(21),
      O => \n_0_axi_rdata[21]_i_1\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][21]\,
      I1 => \n_0_slv_reg_reg[2][21]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(21),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][21]\,
      O => \n_0_axi_rdata[21]_i_5\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][21]\,
      I1 => \n_0_slv_reg_reg[6][21]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][21]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][21]\,
      O => \n_0_axi_rdata[21]_i_6\
    );
\axi_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][21]\,
      I1 => \n_0_slv_reg_reg[10][21]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][21]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][21]\,
      O => \n_0_axi_rdata[21]_i_7\
    );
\axi_rdata[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][21]\,
      I1 => \n_0_slv_reg_reg[14][21]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][21]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][21]\,
      O => \n_0_axi_rdata[21]_i_8\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o63\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(22),
      O => \n_0_axi_rdata[22]_i_1\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][22]\,
      I1 => \n_0_slv_reg_reg[2][22]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(22),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][22]\,
      O => \n_0_axi_rdata[22]_i_5\
    );
\axi_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][22]\,
      I1 => \n_0_slv_reg_reg[6][22]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][22]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][22]\,
      O => \n_0_axi_rdata[22]_i_6\
    );
\axi_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][22]\,
      I1 => \n_0_slv_reg_reg[10][22]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][22]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][22]\,
      O => \n_0_axi_rdata[22]_i_7\
    );
\axi_rdata[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][22]\,
      I1 => \n_0_slv_reg_reg[14][22]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][22]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][22]\,
      O => \n_0_axi_rdata[22]_i_8\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o64\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(23),
      O => \n_0_axi_rdata[23]_i_1\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][23]\,
      I1 => \n_0_slv_reg_reg[2][23]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(23),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][23]\,
      O => \n_0_axi_rdata[23]_i_5\
    );
\axi_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][23]\,
      I1 => \n_0_slv_reg_reg[6][23]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][23]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][23]\,
      O => \n_0_axi_rdata[23]_i_6\
    );
\axi_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][23]\,
      I1 => \n_0_slv_reg_reg[10][23]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][23]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][23]\,
      O => \n_0_axi_rdata[23]_i_7\
    );
\axi_rdata[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][23]\,
      I1 => \n_0_slv_reg_reg[14][23]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][23]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][23]\,
      O => \n_0_axi_rdata[23]_i_8\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o65\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(24),
      O => \n_0_axi_rdata[24]_i_1\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][24]\,
      I1 => \n_0_slv_reg_reg[2][24]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(24),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][24]\,
      O => \n_0_axi_rdata[24]_i_5\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][24]\,
      I1 => \n_0_slv_reg_reg[6][24]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][24]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][24]\,
      O => \n_0_axi_rdata[24]_i_6\
    );
\axi_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][24]\,
      I1 => \n_0_slv_reg_reg[10][24]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][24]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][24]\,
      O => \n_0_axi_rdata[24]_i_7\
    );
\axi_rdata[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][24]\,
      I1 => \n_0_slv_reg_reg[14][24]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][24]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][24]\,
      O => \n_0_axi_rdata[24]_i_8\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o66\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(25),
      O => \n_0_axi_rdata[25]_i_1\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][25]\,
      I1 => \n_0_slv_reg_reg[2][25]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(25),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][25]\,
      O => \n_0_axi_rdata[25]_i_5\
    );
\axi_rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][25]\,
      I1 => \n_0_slv_reg_reg[6][25]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][25]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][25]\,
      O => \n_0_axi_rdata[25]_i_6\
    );
\axi_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][25]\,
      I1 => \n_0_slv_reg_reg[10][25]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][25]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][25]\,
      O => \n_0_axi_rdata[25]_i_7\
    );
\axi_rdata[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][25]\,
      I1 => \n_0_slv_reg_reg[14][25]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][25]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][25]\,
      O => \n_0_axi_rdata[25]_i_8\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o67\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(26),
      O => \n_0_axi_rdata[26]_i_1\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][26]\,
      I1 => \n_0_slv_reg_reg[2][26]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(26),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][26]\,
      O => \n_0_axi_rdata[26]_i_5\
    );
\axi_rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][26]\,
      I1 => \n_0_slv_reg_reg[6][26]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][26]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][26]\,
      O => \n_0_axi_rdata[26]_i_6\
    );
\axi_rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][26]\,
      I1 => \n_0_slv_reg_reg[10][26]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][26]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][26]\,
      O => \n_0_axi_rdata[26]_i_7\
    );
\axi_rdata[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][26]\,
      I1 => \n_0_slv_reg_reg[14][26]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][26]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][26]\,
      O => \n_0_axi_rdata[26]_i_8\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o68\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(27),
      O => \n_0_axi_rdata[27]_i_1\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][27]\,
      I1 => \n_0_slv_reg_reg[2][27]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(27),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][27]\,
      O => \n_0_axi_rdata[27]_i_5\
    );
\axi_rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][27]\,
      I1 => \n_0_slv_reg_reg[6][27]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][27]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][27]\,
      O => \n_0_axi_rdata[27]_i_6\
    );
\axi_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][27]\,
      I1 => \n_0_slv_reg_reg[10][27]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][27]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][27]\,
      O => \n_0_axi_rdata[27]_i_7\
    );
\axi_rdata[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][27]\,
      I1 => \n_0_slv_reg_reg[14][27]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][27]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][27]\,
      O => \n_0_axi_rdata[27]_i_8\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o69\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(28),
      O => \n_0_axi_rdata[28]_i_1\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][28]\,
      I1 => \n_0_slv_reg_reg[2][28]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(28),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][28]\,
      O => \n_0_axi_rdata[28]_i_5\
    );
\axi_rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][28]\,
      I1 => \n_0_slv_reg_reg[6][28]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][28]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][28]\,
      O => \n_0_axi_rdata[28]_i_6\
    );
\axi_rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][28]\,
      I1 => \n_0_slv_reg_reg[10][28]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][28]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][28]\,
      O => \n_0_axi_rdata[28]_i_7\
    );
\axi_rdata[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][28]\,
      I1 => \n_0_slv_reg_reg[14][28]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][28]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][28]\,
      O => \n_0_axi_rdata[28]_i_8\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o70\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(29),
      O => \n_0_axi_rdata[29]_i_1\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][29]\,
      I1 => \n_0_slv_reg_reg[2][29]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(29),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][29]\,
      O => \n_0_axi_rdata[29]_i_5\
    );
\axi_rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][29]\,
      I1 => \n_0_slv_reg_reg[6][29]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][29]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][29]\,
      O => \n_0_axi_rdata[29]_i_6\
    );
\axi_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][29]\,
      I1 => \n_0_slv_reg_reg[10][29]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][29]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][29]\,
      O => \n_0_axi_rdata[29]_i_7\
    );
\axi_rdata[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][29]\,
      I1 => \n_0_slv_reg_reg[14][29]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][29]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][29]\,
      O => \n_0_axi_rdata[29]_i_8\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o43\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(2),
      O => \n_0_axi_rdata[2]_i_1\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][2]\,
      I1 => \n_0_slv_reg_reg[2][2]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(2),
      I4 => sel0(0),
      I5 => \^test_patt_en\,
      O => \n_0_axi_rdata[2]_i_5\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][2]\,
      I1 => \n_0_slv_reg_reg[6][2]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][2]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][2]\,
      O => \n_0_axi_rdata[2]_i_6\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][2]\,
      I1 => \n_0_slv_reg_reg[10][2]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][2]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][2]\,
      O => \n_0_axi_rdata[2]_i_7\
    );
\axi_rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][2]\,
      I1 => \n_0_slv_reg_reg[14][2]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][2]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][2]\,
      O => \n_0_axi_rdata[2]_i_8\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o71\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(30),
      O => \n_0_axi_rdata[30]_i_1\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][30]\,
      I1 => \n_0_slv_reg_reg[2][30]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(30),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][30]\,
      O => \n_0_axi_rdata[30]_i_5\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][30]\,
      I1 => \n_0_slv_reg_reg[6][30]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][30]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][30]\,
      O => \n_0_axi_rdata[30]_i_6\
    );
\axi_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][30]\,
      I1 => \n_0_slv_reg_reg[10][30]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][30]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][30]\,
      O => \n_0_axi_rdata[30]_i_7\
    );
\axi_rdata[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][30]\,
      I1 => \n_0_slv_reg_reg[14][30]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][30]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][30]\,
      O => \n_0_axi_rdata[30]_i_8\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o40\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(31),
      O => \n_0_axi_rdata[31]_i_1\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][31]\,
      I1 => \n_0_slv_reg_reg[2][31]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(31),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][31]\,
      O => \n_0_axi_rdata[31]_i_5\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][31]\,
      I1 => \n_0_slv_reg_reg[6][31]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][31]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][31]\,
      O => \n_0_axi_rdata[31]_i_6\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][31]\,
      I1 => \n_0_slv_reg_reg[10][31]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][31]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][31]\,
      O => \n_0_axi_rdata[31]_i_7\
    );
\axi_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][31]\,
      I1 => \n_0_slv_reg_reg[14][31]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][31]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][31]\,
      O => \n_0_axi_rdata[31]_i_8\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o44\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(3),
      O => \n_0_axi_rdata[3]_i_1\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][3]\,
      I1 => \n_0_slv_reg_reg[2][3]\,
      I2 => sel0(1),
      I3 => \^prefix_en_in\,
      I4 => sel0(0),
      O => \n_0_axi_rdata[3]_i_5\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][3]\,
      I1 => \n_0_slv_reg_reg[6][3]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][3]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][3]\,
      O => \n_0_axi_rdata[3]_i_6\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][3]\,
      I1 => \n_0_slv_reg_reg[10][3]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][3]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][3]\,
      O => \n_0_axi_rdata[3]_i_7\
    );
\axi_rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][3]\,
      I1 => \n_0_slv_reg_reg[14][3]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][3]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][3]\,
      O => \n_0_axi_rdata[3]_i_8\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o45\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(4),
      O => \n_0_axi_rdata[4]_i_1\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][4]\,
      I1 => \n_0_slv_reg_reg[2][4]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(4),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][4]\,
      O => \n_0_axi_rdata[4]_i_5\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][4]\,
      I1 => \n_0_slv_reg_reg[6][4]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][4]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][4]\,
      O => \n_0_axi_rdata[4]_i_6\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][4]\,
      I1 => \n_0_slv_reg_reg[10][4]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][4]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][4]\,
      O => \n_0_axi_rdata[4]_i_7\
    );
\axi_rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][4]\,
      I1 => \n_0_slv_reg_reg[14][4]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][4]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][4]\,
      O => \n_0_axi_rdata[4]_i_8\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o46\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(5),
      O => \n_0_axi_rdata[5]_i_1\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][5]\,
      I1 => \n_0_slv_reg_reg[2][5]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(5),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][5]\,
      O => \n_0_axi_rdata[5]_i_5\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][5]\,
      I1 => \n_0_slv_reg_reg[6][5]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][5]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][5]\,
      O => \n_0_axi_rdata[5]_i_6\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][5]\,
      I1 => \n_0_slv_reg_reg[10][5]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][5]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][5]\,
      O => \n_0_axi_rdata[5]_i_7\
    );
\axi_rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][5]\,
      I1 => \n_0_slv_reg_reg[14][5]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][5]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][5]\,
      O => \n_0_axi_rdata[5]_i_8\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o47\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(6),
      O => \n_0_axi_rdata[6]_i_1\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][6]\,
      I1 => \n_0_slv_reg_reg[2][6]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(6),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][6]\,
      O => \n_0_axi_rdata[6]_i_5\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][6]\,
      I1 => \n_0_slv_reg_reg[6][6]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][6]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][6]\,
      O => \n_0_axi_rdata[6]_i_6\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][6]\,
      I1 => \n_0_slv_reg_reg[10][6]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][6]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][6]\,
      O => \n_0_axi_rdata[6]_i_7\
    );
\axi_rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][6]\,
      I1 => \n_0_slv_reg_reg[14][6]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][6]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][6]\,
      O => \n_0_axi_rdata[6]_i_8\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o48\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(7),
      O => \n_0_axi_rdata[7]_i_1\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][7]\,
      I1 => \n_0_slv_reg_reg[2][7]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(7),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][7]\,
      O => \n_0_axi_rdata[7]_i_5\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][7]\,
      I1 => \n_0_slv_reg_reg[6][7]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][7]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][7]\,
      O => \n_0_axi_rdata[7]_i_6\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][7]\,
      I1 => \n_0_slv_reg_reg[10][7]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][7]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][7]\,
      O => \n_0_axi_rdata[7]_i_7\
    );
\axi_rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][7]\,
      I1 => \n_0_slv_reg_reg[14][7]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][7]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][7]\,
      O => \n_0_axi_rdata[7]_i_8\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o49\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(8),
      O => \n_0_axi_rdata[8]_i_1\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][8]\,
      I1 => \n_0_slv_reg_reg[2][8]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(8),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][8]\,
      O => \n_0_axi_rdata[8]_i_5\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][8]\,
      I1 => \n_0_slv_reg_reg[6][8]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][8]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][8]\,
      O => \n_0_axi_rdata[8]_i_6\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][8]\,
      I1 => \n_0_slv_reg_reg[10][8]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][8]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][8]\,
      O => \n_0_axi_rdata[8]_i_7\
    );
\axi_rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][8]\,
      I1 => \n_0_slv_reg_reg[14][8]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][8]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][8]\,
      O => \n_0_axi_rdata[8]_i_8\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA00008AAA0000"
    )
    port map (
      I0 => \^o50\,
      I1 => \^o6\,
      I2 => S_AXI_ARVALID_IBUF,
      I3 => \^o3\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \slv_reg[0]_0\(9),
      O => \n_0_axi_rdata[9]_i_1\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[3][9]\,
      I1 => \n_0_slv_reg_reg[2][9]\,
      I2 => sel0(1),
      I3 => \slv_reg_reg[1]_15\(9),
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[0][9]\,
      O => \n_0_axi_rdata[9]_i_5\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[7][9]\,
      I1 => \n_0_slv_reg_reg[6][9]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[5][9]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[4][9]\,
      O => \n_0_axi_rdata[9]_i_6\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[11][9]\,
      I1 => \n_0_slv_reg_reg[10][9]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[9][9]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[8][9]\,
      O => \n_0_axi_rdata[9]_i_7\
    );
\axi_rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_slv_reg_reg[15][9]\,
      I1 => \n_0_slv_reg_reg[14][9]\,
      I2 => sel0(1),
      I3 => \n_0_slv_reg_reg[13][9]\,
      I4 => sel0(0),
      I5 => \n_0_slv_reg_reg[12][9]\,
      O => \n_0_axi_rdata[9]_i_8\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[0]_i_1\,
      Q => \^o41\,
      R => \<const0>\
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[0]_i_3\,
      I1 => \n_0_axi_rdata_reg[0]_i_4\,
      O => \slv_reg[0]_0\(0),
      S => sel0(3)
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[0]_i_5\,
      I1 => \n_0_axi_rdata[0]_i_6\,
      O => \n_0_axi_rdata_reg[0]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[0]_i_7\,
      I1 => \n_0_axi_rdata[0]_i_8\,
      O => \n_0_axi_rdata_reg[0]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[10]_i_1\,
      Q => \^o51\,
      R => \<const0>\
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[10]_i_3\,
      I1 => \n_0_axi_rdata_reg[10]_i_4\,
      O => \slv_reg[0]_0\(10),
      S => sel0(3)
    );
\axi_rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[10]_i_5\,
      I1 => \n_0_axi_rdata[10]_i_6\,
      O => \n_0_axi_rdata_reg[10]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[10]_i_7\,
      I1 => \n_0_axi_rdata[10]_i_8\,
      O => \n_0_axi_rdata_reg[10]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[11]_i_1\,
      Q => \^o52\,
      R => \<const0>\
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[11]_i_3\,
      I1 => \n_0_axi_rdata_reg[11]_i_4\,
      O => \slv_reg[0]_0\(11),
      S => sel0(3)
    );
\axi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[11]_i_5\,
      I1 => \n_0_axi_rdata[11]_i_6\,
      O => \n_0_axi_rdata_reg[11]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[11]_i_7\,
      I1 => \n_0_axi_rdata[11]_i_8\,
      O => \n_0_axi_rdata_reg[11]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[12]_i_1\,
      Q => \^o53\,
      R => \<const0>\
    );
\axi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[12]_i_3\,
      I1 => \n_0_axi_rdata_reg[12]_i_4\,
      O => \slv_reg[0]_0\(12),
      S => sel0(3)
    );
\axi_rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[12]_i_5\,
      I1 => \n_0_axi_rdata[12]_i_6\,
      O => \n_0_axi_rdata_reg[12]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[12]_i_7\,
      I1 => \n_0_axi_rdata[12]_i_8\,
      O => \n_0_axi_rdata_reg[12]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[13]_i_1\,
      Q => \^o54\,
      R => \<const0>\
    );
\axi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[13]_i_3\,
      I1 => \n_0_axi_rdata_reg[13]_i_4\,
      O => \slv_reg[0]_0\(13),
      S => sel0(3)
    );
\axi_rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[13]_i_5\,
      I1 => \n_0_axi_rdata[13]_i_6\,
      O => \n_0_axi_rdata_reg[13]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[13]_i_7\,
      I1 => \n_0_axi_rdata[13]_i_8\,
      O => \n_0_axi_rdata_reg[13]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[14]_i_1\,
      Q => \^o55\,
      R => \<const0>\
    );
\axi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[14]_i_3\,
      I1 => \n_0_axi_rdata_reg[14]_i_4\,
      O => \slv_reg[0]_0\(14),
      S => sel0(3)
    );
\axi_rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[14]_i_5\,
      I1 => \n_0_axi_rdata[14]_i_6\,
      O => \n_0_axi_rdata_reg[14]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[14]_i_7\,
      I1 => \n_0_axi_rdata[14]_i_8\,
      O => \n_0_axi_rdata_reg[14]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[15]_i_1\,
      Q => \^o56\,
      R => \<const0>\
    );
\axi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[15]_i_3\,
      I1 => \n_0_axi_rdata_reg[15]_i_4\,
      O => \slv_reg[0]_0\(15),
      S => sel0(3)
    );
\axi_rdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[15]_i_5\,
      I1 => \n_0_axi_rdata[15]_i_6\,
      O => \n_0_axi_rdata_reg[15]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[15]_i_7\,
      I1 => \n_0_axi_rdata[15]_i_8\,
      O => \n_0_axi_rdata_reg[15]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[16]_i_1\,
      Q => \^o57\,
      R => \<const0>\
    );
\axi_rdata_reg[16]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[16]_i_3\,
      I1 => \n_0_axi_rdata_reg[16]_i_4\,
      O => \slv_reg[0]_0\(16),
      S => sel0(3)
    );
\axi_rdata_reg[16]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[16]_i_5\,
      I1 => \n_0_axi_rdata[16]_i_6\,
      O => \n_0_axi_rdata_reg[16]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[16]_i_7\,
      I1 => \n_0_axi_rdata[16]_i_8\,
      O => \n_0_axi_rdata_reg[16]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[17]_i_1\,
      Q => \^o58\,
      R => \<const0>\
    );
\axi_rdata_reg[17]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[17]_i_3\,
      I1 => \n_0_axi_rdata_reg[17]_i_4\,
      O => \slv_reg[0]_0\(17),
      S => sel0(3)
    );
\axi_rdata_reg[17]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[17]_i_5\,
      I1 => \n_0_axi_rdata[17]_i_6\,
      O => \n_0_axi_rdata_reg[17]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[17]_i_7\,
      I1 => \n_0_axi_rdata[17]_i_8\,
      O => \n_0_axi_rdata_reg[17]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[18]_i_1\,
      Q => \^o59\,
      R => \<const0>\
    );
\axi_rdata_reg[18]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[18]_i_3\,
      I1 => \n_0_axi_rdata_reg[18]_i_4\,
      O => \slv_reg[0]_0\(18),
      S => sel0(3)
    );
\axi_rdata_reg[18]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[18]_i_5\,
      I1 => \n_0_axi_rdata[18]_i_6\,
      O => \n_0_axi_rdata_reg[18]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[18]_i_7\,
      I1 => \n_0_axi_rdata[18]_i_8\,
      O => \n_0_axi_rdata_reg[18]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[19]_i_1\,
      Q => \^o60\,
      R => \<const0>\
    );
\axi_rdata_reg[19]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[19]_i_3\,
      I1 => \n_0_axi_rdata_reg[19]_i_4\,
      O => \slv_reg[0]_0\(19),
      S => sel0(3)
    );
\axi_rdata_reg[19]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[19]_i_5\,
      I1 => \n_0_axi_rdata[19]_i_6\,
      O => \n_0_axi_rdata_reg[19]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[19]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[19]_i_7\,
      I1 => \n_0_axi_rdata[19]_i_8\,
      O => \n_0_axi_rdata_reg[19]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[1]_i_1\,
      Q => \^o42\,
      R => \<const0>\
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[1]_i_3\,
      I1 => \n_0_axi_rdata_reg[1]_i_4\,
      O => \slv_reg[0]_0\(1),
      S => sel0(3)
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[1]_i_5\,
      I1 => \n_0_axi_rdata[1]_i_6\,
      O => \n_0_axi_rdata_reg[1]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[1]_i_7\,
      I1 => \n_0_axi_rdata[1]_i_8\,
      O => \n_0_axi_rdata_reg[1]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[20]_i_1\,
      Q => \^o61\,
      R => \<const0>\
    );
\axi_rdata_reg[20]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[20]_i_3\,
      I1 => \n_0_axi_rdata_reg[20]_i_4\,
      O => \slv_reg[0]_0\(20),
      S => sel0(3)
    );
\axi_rdata_reg[20]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[20]_i_5\,
      I1 => \n_0_axi_rdata[20]_i_6\,
      O => \n_0_axi_rdata_reg[20]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[20]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[20]_i_7\,
      I1 => \n_0_axi_rdata[20]_i_8\,
      O => \n_0_axi_rdata_reg[20]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[21]_i_1\,
      Q => \^o62\,
      R => \<const0>\
    );
\axi_rdata_reg[21]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[21]_i_3\,
      I1 => \n_0_axi_rdata_reg[21]_i_4\,
      O => \slv_reg[0]_0\(21),
      S => sel0(3)
    );
\axi_rdata_reg[21]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[21]_i_5\,
      I1 => \n_0_axi_rdata[21]_i_6\,
      O => \n_0_axi_rdata_reg[21]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[21]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[21]_i_7\,
      I1 => \n_0_axi_rdata[21]_i_8\,
      O => \n_0_axi_rdata_reg[21]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[22]_i_1\,
      Q => \^o63\,
      R => \<const0>\
    );
\axi_rdata_reg[22]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[22]_i_3\,
      I1 => \n_0_axi_rdata_reg[22]_i_4\,
      O => \slv_reg[0]_0\(22),
      S => sel0(3)
    );
\axi_rdata_reg[22]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[22]_i_5\,
      I1 => \n_0_axi_rdata[22]_i_6\,
      O => \n_0_axi_rdata_reg[22]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[22]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[22]_i_7\,
      I1 => \n_0_axi_rdata[22]_i_8\,
      O => \n_0_axi_rdata_reg[22]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[23]_i_1\,
      Q => \^o64\,
      R => \<const0>\
    );
\axi_rdata_reg[23]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[23]_i_3\,
      I1 => \n_0_axi_rdata_reg[23]_i_4\,
      O => \slv_reg[0]_0\(23),
      S => sel0(3)
    );
\axi_rdata_reg[23]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[23]_i_5\,
      I1 => \n_0_axi_rdata[23]_i_6\,
      O => \n_0_axi_rdata_reg[23]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[23]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[23]_i_7\,
      I1 => \n_0_axi_rdata[23]_i_8\,
      O => \n_0_axi_rdata_reg[23]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[24]_i_1\,
      Q => \^o65\,
      R => \<const0>\
    );
\axi_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[24]_i_3\,
      I1 => \n_0_axi_rdata_reg[24]_i_4\,
      O => \slv_reg[0]_0\(24),
      S => sel0(3)
    );
\axi_rdata_reg[24]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[24]_i_5\,
      I1 => \n_0_axi_rdata[24]_i_6\,
      O => \n_0_axi_rdata_reg[24]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[24]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[24]_i_7\,
      I1 => \n_0_axi_rdata[24]_i_8\,
      O => \n_0_axi_rdata_reg[24]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[25]_i_1\,
      Q => \^o66\,
      R => \<const0>\
    );
\axi_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[25]_i_3\,
      I1 => \n_0_axi_rdata_reg[25]_i_4\,
      O => \slv_reg[0]_0\(25),
      S => sel0(3)
    );
\axi_rdata_reg[25]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[25]_i_5\,
      I1 => \n_0_axi_rdata[25]_i_6\,
      O => \n_0_axi_rdata_reg[25]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[25]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[25]_i_7\,
      I1 => \n_0_axi_rdata[25]_i_8\,
      O => \n_0_axi_rdata_reg[25]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[26]_i_1\,
      Q => \^o67\,
      R => \<const0>\
    );
\axi_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[26]_i_3\,
      I1 => \n_0_axi_rdata_reg[26]_i_4\,
      O => \slv_reg[0]_0\(26),
      S => sel0(3)
    );
\axi_rdata_reg[26]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[26]_i_5\,
      I1 => \n_0_axi_rdata[26]_i_6\,
      O => \n_0_axi_rdata_reg[26]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[26]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[26]_i_7\,
      I1 => \n_0_axi_rdata[26]_i_8\,
      O => \n_0_axi_rdata_reg[26]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[27]_i_1\,
      Q => \^o68\,
      R => \<const0>\
    );
\axi_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[27]_i_3\,
      I1 => \n_0_axi_rdata_reg[27]_i_4\,
      O => \slv_reg[0]_0\(27),
      S => sel0(3)
    );
\axi_rdata_reg[27]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[27]_i_5\,
      I1 => \n_0_axi_rdata[27]_i_6\,
      O => \n_0_axi_rdata_reg[27]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[27]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[27]_i_7\,
      I1 => \n_0_axi_rdata[27]_i_8\,
      O => \n_0_axi_rdata_reg[27]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[28]_i_1\,
      Q => \^o69\,
      R => \<const0>\
    );
\axi_rdata_reg[28]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[28]_i_3\,
      I1 => \n_0_axi_rdata_reg[28]_i_4\,
      O => \slv_reg[0]_0\(28),
      S => sel0(3)
    );
\axi_rdata_reg[28]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[28]_i_5\,
      I1 => \n_0_axi_rdata[28]_i_6\,
      O => \n_0_axi_rdata_reg[28]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[28]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[28]_i_7\,
      I1 => \n_0_axi_rdata[28]_i_8\,
      O => \n_0_axi_rdata_reg[28]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[29]_i_1\,
      Q => \^o70\,
      R => \<const0>\
    );
\axi_rdata_reg[29]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[29]_i_3\,
      I1 => \n_0_axi_rdata_reg[29]_i_4\,
      O => \slv_reg[0]_0\(29),
      S => sel0(3)
    );
\axi_rdata_reg[29]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[29]_i_5\,
      I1 => \n_0_axi_rdata[29]_i_6\,
      O => \n_0_axi_rdata_reg[29]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[29]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[29]_i_7\,
      I1 => \n_0_axi_rdata[29]_i_8\,
      O => \n_0_axi_rdata_reg[29]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[2]_i_1\,
      Q => \^o43\,
      R => \<const0>\
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[2]_i_3\,
      I1 => \n_0_axi_rdata_reg[2]_i_4\,
      O => \slv_reg[0]_0\(2),
      S => sel0(3)
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[2]_i_5\,
      I1 => \n_0_axi_rdata[2]_i_6\,
      O => \n_0_axi_rdata_reg[2]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[2]_i_7\,
      I1 => \n_0_axi_rdata[2]_i_8\,
      O => \n_0_axi_rdata_reg[2]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[30]_i_1\,
      Q => \^o71\,
      R => \<const0>\
    );
\axi_rdata_reg[30]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[30]_i_3\,
      I1 => \n_0_axi_rdata_reg[30]_i_4\,
      O => \slv_reg[0]_0\(30),
      S => sel0(3)
    );
\axi_rdata_reg[30]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[30]_i_5\,
      I1 => \n_0_axi_rdata[30]_i_6\,
      O => \n_0_axi_rdata_reg[30]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[30]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[30]_i_7\,
      I1 => \n_0_axi_rdata[30]_i_8\,
      O => \n_0_axi_rdata_reg[30]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[31]_i_1\,
      Q => \^o40\,
      R => \<const0>\
    );
\axi_rdata_reg[31]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[31]_i_3\,
      I1 => \n_0_axi_rdata_reg[31]_i_4\,
      O => \slv_reg[0]_0\(31),
      S => sel0(3)
    );
\axi_rdata_reg[31]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[31]_i_5\,
      I1 => \n_0_axi_rdata[31]_i_6\,
      O => \n_0_axi_rdata_reg[31]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[31]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[31]_i_7\,
      I1 => \n_0_axi_rdata[31]_i_8\,
      O => \n_0_axi_rdata_reg[31]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[3]_i_1\,
      Q => \^o44\,
      R => \<const0>\
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[3]_i_3\,
      I1 => \n_0_axi_rdata_reg[3]_i_4\,
      O => \slv_reg[0]_0\(3),
      S => sel0(3)
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[3]_i_5\,
      I1 => \n_0_axi_rdata[3]_i_6\,
      O => \n_0_axi_rdata_reg[3]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[3]_i_7\,
      I1 => \n_0_axi_rdata[3]_i_8\,
      O => \n_0_axi_rdata_reg[3]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[4]_i_1\,
      Q => \^o45\,
      R => \<const0>\
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[4]_i_3\,
      I1 => \n_0_axi_rdata_reg[4]_i_4\,
      O => \slv_reg[0]_0\(4),
      S => sel0(3)
    );
\axi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[4]_i_5\,
      I1 => \n_0_axi_rdata[4]_i_6\,
      O => \n_0_axi_rdata_reg[4]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[4]_i_7\,
      I1 => \n_0_axi_rdata[4]_i_8\,
      O => \n_0_axi_rdata_reg[4]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[5]_i_1\,
      Q => \^o46\,
      R => \<const0>\
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[5]_i_3\,
      I1 => \n_0_axi_rdata_reg[5]_i_4\,
      O => \slv_reg[0]_0\(5),
      S => sel0(3)
    );
\axi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[5]_i_5\,
      I1 => \n_0_axi_rdata[5]_i_6\,
      O => \n_0_axi_rdata_reg[5]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[5]_i_7\,
      I1 => \n_0_axi_rdata[5]_i_8\,
      O => \n_0_axi_rdata_reg[5]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[6]_i_1\,
      Q => \^o47\,
      R => \<const0>\
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[6]_i_3\,
      I1 => \n_0_axi_rdata_reg[6]_i_4\,
      O => \slv_reg[0]_0\(6),
      S => sel0(3)
    );
\axi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[6]_i_5\,
      I1 => \n_0_axi_rdata[6]_i_6\,
      O => \n_0_axi_rdata_reg[6]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[6]_i_7\,
      I1 => \n_0_axi_rdata[6]_i_8\,
      O => \n_0_axi_rdata_reg[6]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[7]_i_1\,
      Q => \^o48\,
      R => \<const0>\
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[7]_i_3\,
      I1 => \n_0_axi_rdata_reg[7]_i_4\,
      O => \slv_reg[0]_0\(7),
      S => sel0(3)
    );
\axi_rdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[7]_i_5\,
      I1 => \n_0_axi_rdata[7]_i_6\,
      O => \n_0_axi_rdata_reg[7]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[7]_i_7\,
      I1 => \n_0_axi_rdata[7]_i_8\,
      O => \n_0_axi_rdata_reg[7]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[8]_i_1\,
      Q => \^o49\,
      R => \<const0>\
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[8]_i_3\,
      I1 => \n_0_axi_rdata_reg[8]_i_4\,
      O => \slv_reg[0]_0\(8),
      S => sel0(3)
    );
\axi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[8]_i_5\,
      I1 => \n_0_axi_rdata[8]_i_6\,
      O => \n_0_axi_rdata_reg[8]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[8]_i_7\,
      I1 => \n_0_axi_rdata[8]_i_8\,
      O => \n_0_axi_rdata_reg[8]_i_4\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_axi_rdata[9]_i_1\,
      Q => \^o50\,
      R => \<const0>\
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \n_0_axi_rdata_reg[9]_i_3\,
      I1 => \n_0_axi_rdata_reg[9]_i_4\,
      O => \slv_reg[0]_0\(9),
      S => sel0(3)
    );
\axi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[9]_i_5\,
      I1 => \n_0_axi_rdata[9]_i_6\,
      O => \n_0_axi_rdata_reg[9]_i_3\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_axi_rdata[9]_i_7\,
      I1 => \n_0_axi_rdata[9]_i_8\,
      O => \n_0_axi_rdata_reg[9]_i_4\,
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A202020"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => S_AXI_RREADY_IBUF,
      I2 => \^o6\,
      I3 => \^o3\,
      I4 => S_AXI_ARVALID_IBUF,
      O => n_0_axi_rvalid_i_1
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => n_0_axi_rvalid_i_1,
      Q => \^o6\,
      R => \<const0>\
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => S_AXI_WVALID_IBUF,
      I1 => S_AXI_AWVALID_IBUF,
      I2 => \^o2\,
      O => n_0_axi_wready_i_1
    );
axi_wready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => n_0_axi_wready_i_1,
      Q => \^o2\,
      R => n_0_axi_awready_i_1
    );
\clamp_pattern_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(0),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[0]_i_1\
    );
\clamp_pattern_out[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(10),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[10]_i_1\
    );
\clamp_pattern_out[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(11),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[11]_i_1\
    );
\clamp_pattern_out[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(12),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[12]_i_1\
    );
\clamp_pattern_out[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(13),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[13]_i_1\
    );
\clamp_pattern_out[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(14),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[14]_i_1\
    );
\clamp_pattern_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(15),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[15]_i_1\
    );
\clamp_pattern_out[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(16),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[16]_i_1\
    );
\clamp_pattern_out[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(17),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[17]_i_1\
    );
\clamp_pattern_out[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(18),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[18]_i_1\
    );
\clamp_pattern_out[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(19),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[19]_i_1\
    );
\clamp_pattern_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(1),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[1]_i_1\
    );
\clamp_pattern_out[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(20),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[20]_i_1\
    );
\clamp_pattern_out[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(21),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[21]_i_1\
    );
\clamp_pattern_out[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(22),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[22]_i_1\
    );
\clamp_pattern_out[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(23),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[23]_i_1\
    );
\clamp_pattern_out[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(24),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[24]_i_1\
    );
\clamp_pattern_out[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(25),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[25]_i_1\
    );
\clamp_pattern_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(26),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[26]_i_1\
    );
\clamp_pattern_out[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(27),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[27]_i_1\
    );
\clamp_pattern_out[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(28),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[28]_i_1\
    );
\clamp_pattern_out[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(29),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[29]_i_1\
    );
\clamp_pattern_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(2),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[2]_i_1\
    );
\clamp_pattern_out[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(30),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[30]_i_1\
    );
\clamp_pattern_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(31),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[31]_i_1\
    );
\clamp_pattern_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(3),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[3]_i_1\
    );
\clamp_pattern_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(4),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[4]_i_1\
    );
\clamp_pattern_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(5),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[5]_i_1\
    );
\clamp_pattern_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(6),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[6]_i_1\
    );
\clamp_pattern_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(7),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[7]_i_1\
    );
\clamp_pattern_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(8),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[8]_i_1\
    );
\clamp_pattern_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_clamp_pattern_out(9),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_clamp_pattern_out[9]_i_1\
    );
\clamp_pattern_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[0]_i_1\,
      Q => clamp_pattern_in(0),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[10]_i_1\,
      Q => O15(9),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[11]_i_1\,
      Q => O15(10),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[12]_i_1\,
      Q => O15(11),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[13]_i_1\,
      Q => O15(12),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[14]_i_1\,
      Q => O15(13),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[15]_i_1\,
      Q => O15(14),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[16]_i_1\,
      Q => O15(15),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[17]_i_1\,
      Q => O15(16),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[18]_i_1\,
      Q => O15(17),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[19]_i_1\,
      Q => O15(18),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[1]_i_1\,
      Q => O15(0),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[20]_i_1\,
      Q => O15(19),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[21]_i_1\,
      Q => O15(20),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[22]_i_1\,
      Q => O15(21),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[23]_i_1\,
      Q => O15(22),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[24]_i_1\,
      Q => O15(23),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[25]_i_1\,
      Q => O15(24),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[26]_i_1\,
      Q => O15(25),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[27]_i_1\,
      Q => O15(26),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[28]_i_1\,
      Q => O15(27),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[29]_i_1\,
      Q => O15(28),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[2]_i_1\,
      Q => O15(1),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[30]_i_1\,
      Q => O15(29),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[31]_i_1\,
      Q => O15(30),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[3]_i_1\,
      Q => O15(2),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[4]_i_1\,
      Q => O15(3),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[5]_i_1\,
      Q => O15(4),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[6]_i_1\,
      Q => O15(5),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[7]_i_1\,
      Q => O15(6),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[8]_i_1\,
      Q => O15(7),
      R => \n_0_pulse_out[7]_i_1\
    );
\clamp_pattern_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_clamp_pattern_out[9]_i_1\,
      Q => O15(8),
      R => \n_0_pulse_out[7]_i_1\
    );
\data_out[126]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000DF"
    )
    port map (
      I0 => I4(1),
      I1 => I4(0),
      I2 => adc_data_valid_in,
      I3 => s_rst_out_d,
      I4 => s_rst_out,
      I5 => s_rst_out_dd,
      O => O39
    );
\delay_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => delay_counter(0),
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[0]_i_1\
    );
\delay_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_6_delay_counter_reg[12]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[10]_i_1\
    );
\delay_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_5_delay_counter_reg[12]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[11]_i_1\
    );
\delay_counter[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_4_delay_counter_reg[12]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[12]_i_1\
    );
\delay_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(12),
      O => \n_0_delay_counter[12]_i_3\
    );
\delay_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(11),
      O => \n_0_delay_counter[12]_i_4\
    );
\delay_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(10),
      O => \n_0_delay_counter[12]_i_5\
    );
\delay_counter[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(9),
      O => \n_0_delay_counter[12]_i_6\
    );
\delay_counter[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_7_delay_counter_reg[16]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[13]_i_1\
    );
\delay_counter[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_6_delay_counter_reg[16]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[14]_i_1\
    );
\delay_counter[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_5_delay_counter_reg[16]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[15]_i_1\
    );
\delay_counter[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_4_delay_counter_reg[16]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[16]_i_1\
    );
\delay_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(16),
      O => \n_0_delay_counter[16]_i_3\
    );
\delay_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(15),
      O => \n_0_delay_counter[16]_i_4\
    );
\delay_counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(14),
      O => \n_0_delay_counter[16]_i_5\
    );
\delay_counter[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(13),
      O => \n_0_delay_counter[16]_i_6\
    );
\delay_counter[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_7_delay_counter_reg[20]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[17]_i_1\
    );
\delay_counter[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_6_delay_counter_reg[20]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[18]_i_1\
    );
\delay_counter[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_5_delay_counter_reg[20]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[19]_i_1\
    );
\delay_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_7_delay_counter_reg[4]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[1]_i_1\
    );
\delay_counter[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_4_delay_counter_reg[20]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[20]_i_1\
    );
\delay_counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(20),
      O => \n_0_delay_counter[20]_i_3\
    );
\delay_counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(19),
      O => \n_0_delay_counter[20]_i_4\
    );
\delay_counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(18),
      O => \n_0_delay_counter[20]_i_5\
    );
\delay_counter[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(17),
      O => \n_0_delay_counter[20]_i_6\
    );
\delay_counter[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_7_delay_counter_reg[24]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[21]_i_1\
    );
\delay_counter[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_6_delay_counter_reg[24]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[22]_i_1\
    );
\delay_counter[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_5_delay_counter_reg[24]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[23]_i_1\
    );
\delay_counter[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_4_delay_counter_reg[24]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[24]_i_1\
    );
\delay_counter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(24),
      O => \n_0_delay_counter[24]_i_3\
    );
\delay_counter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(23),
      O => \n_0_delay_counter[24]_i_4\
    );
\delay_counter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(22),
      O => \n_0_delay_counter[24]_i_5\
    );
\delay_counter[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(21),
      O => \n_0_delay_counter[24]_i_6\
    );
\delay_counter[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_7_delay_counter_reg[28]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[25]_i_1\
    );
\delay_counter[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_6_delay_counter_reg[28]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[26]_i_1\
    );
\delay_counter[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_5_delay_counter_reg[28]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[27]_i_1\
    );
\delay_counter[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_4_delay_counter_reg[28]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[28]_i_1\
    );
\delay_counter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(28),
      O => \n_0_delay_counter[28]_i_3\
    );
\delay_counter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(27),
      O => \n_0_delay_counter[28]_i_4\
    );
\delay_counter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(26),
      O => \n_0_delay_counter[28]_i_5\
    );
\delay_counter[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(25),
      O => \n_0_delay_counter[28]_i_6\
    );
\delay_counter[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_7_delay_counter_reg[31]_i_4\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[29]_i_1\
    );
\delay_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_6_delay_counter_reg[4]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[2]_i_1\
    );
\delay_counter[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_6_delay_counter_reg[31]_i_4\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[30]_i_1\
    );
\delay_counter[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[7]\,
      I1 => \n_0_FSM_onehot_state_reg[6]\,
      I2 => \n_0_FSM_onehot_state_reg[4]\,
      I3 => \n_0_FSM_onehot_state_reg[5]\,
      I4 => \n_0_delay_counter[31]_i_3\,
      I5 => \n_0_FSM_onehot_state[10]_i_1\,
      O => \n_0_delay_counter[31]_i_1\
    );
\delay_counter[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_5_delay_counter_reg[31]_i_4\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[31]_i_2\
    );
\delay_counter[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
    port map (
      I0 => state_reg(0),
      I1 => \n_0_FSM_onehot_state_reg[6]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[2]\,
      I4 => \n_0_FSM_onehot_state_reg[3]\,
      I5 => \n_0_FSM_onehot_state_reg[7]\,
      O => \n_0_delay_counter[31]_i_3\
    );
\delay_counter[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(31),
      O => \n_0_delay_counter[31]_i_5\
    );
\delay_counter[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(30),
      O => \n_0_delay_counter[31]_i_6\
    );
\delay_counter[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(29),
      O => \n_0_delay_counter[31]_i_7\
    );
\delay_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_5_delay_counter_reg[4]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[3]_i_1\
    );
\delay_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_4_delay_counter_reg[4]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[4]_i_1\
    );
\delay_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(4),
      O => \n_0_delay_counter[4]_i_3\
    );
\delay_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(3),
      O => \n_0_delay_counter[4]_i_4\
    );
\delay_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(2),
      O => \n_0_delay_counter[4]_i_5\
    );
\delay_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(1),
      O => \n_0_delay_counter[4]_i_6\
    );
\delay_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_7_delay_counter_reg[8]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[5]_i_1\
    );
\delay_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_6_delay_counter_reg[8]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[6]_i_1\
    );
\delay_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_5_delay_counter_reg[8]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[7]_i_1\
    );
\delay_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_4_delay_counter_reg[8]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[8]_i_1\
    );
\delay_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(8),
      O => \n_0_delay_counter[8]_i_3\
    );
\delay_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(7),
      O => \n_0_delay_counter[8]_i_4\
    );
\delay_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(6),
      O => \n_0_delay_counter[8]_i_5\
    );
\delay_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => delay_counter(5),
      O => \n_0_delay_counter[8]_i_6\
    );
\delay_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_7_delay_counter_reg[12]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_delay_counter[9]_i_1\
    );
\delay_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[0]_i_1\,
      Q => delay_counter(0),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[10]_i_1\,
      Q => delay_counter(10),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[11]_i_1\,
      Q => delay_counter(11),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[12]_i_1\,
      Q => delay_counter(12),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_delay_counter_reg[8]_i_2\,
      CO(3) => \n_0_delay_counter_reg[12]_i_2\,
      CO(2) => \n_1_delay_counter_reg[12]_i_2\,
      CO(1) => \n_2_delay_counter_reg[12]_i_2\,
      CO(0) => \n_3_delay_counter_reg[12]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_delay_counter_reg[12]_i_2\,
      O(2) => \n_5_delay_counter_reg[12]_i_2\,
      O(1) => \n_6_delay_counter_reg[12]_i_2\,
      O(0) => \n_7_delay_counter_reg[12]_i_2\,
      S(3) => \n_0_delay_counter[12]_i_3\,
      S(2) => \n_0_delay_counter[12]_i_4\,
      S(1) => \n_0_delay_counter[12]_i_5\,
      S(0) => \n_0_delay_counter[12]_i_6\
    );
\delay_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[13]_i_1\,
      Q => delay_counter(13),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[14]_i_1\,
      Q => delay_counter(14),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[15]_i_1\,
      Q => delay_counter(15),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[16]_i_1\,
      Q => delay_counter(16),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_delay_counter_reg[12]_i_2\,
      CO(3) => \n_0_delay_counter_reg[16]_i_2\,
      CO(2) => \n_1_delay_counter_reg[16]_i_2\,
      CO(1) => \n_2_delay_counter_reg[16]_i_2\,
      CO(0) => \n_3_delay_counter_reg[16]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_delay_counter_reg[16]_i_2\,
      O(2) => \n_5_delay_counter_reg[16]_i_2\,
      O(1) => \n_6_delay_counter_reg[16]_i_2\,
      O(0) => \n_7_delay_counter_reg[16]_i_2\,
      S(3) => \n_0_delay_counter[16]_i_3\,
      S(2) => \n_0_delay_counter[16]_i_4\,
      S(1) => \n_0_delay_counter[16]_i_5\,
      S(0) => \n_0_delay_counter[16]_i_6\
    );
\delay_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[17]_i_1\,
      Q => delay_counter(17),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[18]_i_1\,
      Q => delay_counter(18),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[19]_i_1\,
      Q => delay_counter(19),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[1]_i_1\,
      Q => delay_counter(1),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[20]_i_1\,
      Q => delay_counter(20),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_delay_counter_reg[16]_i_2\,
      CO(3) => \n_0_delay_counter_reg[20]_i_2\,
      CO(2) => \n_1_delay_counter_reg[20]_i_2\,
      CO(1) => \n_2_delay_counter_reg[20]_i_2\,
      CO(0) => \n_3_delay_counter_reg[20]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_delay_counter_reg[20]_i_2\,
      O(2) => \n_5_delay_counter_reg[20]_i_2\,
      O(1) => \n_6_delay_counter_reg[20]_i_2\,
      O(0) => \n_7_delay_counter_reg[20]_i_2\,
      S(3) => \n_0_delay_counter[20]_i_3\,
      S(2) => \n_0_delay_counter[20]_i_4\,
      S(1) => \n_0_delay_counter[20]_i_5\,
      S(0) => \n_0_delay_counter[20]_i_6\
    );
\delay_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[21]_i_1\,
      Q => delay_counter(21),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[22]_i_1\,
      Q => delay_counter(22),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[23]_i_1\,
      Q => delay_counter(23),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[24]_i_1\,
      Q => delay_counter(24),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_delay_counter_reg[20]_i_2\,
      CO(3) => \n_0_delay_counter_reg[24]_i_2\,
      CO(2) => \n_1_delay_counter_reg[24]_i_2\,
      CO(1) => \n_2_delay_counter_reg[24]_i_2\,
      CO(0) => \n_3_delay_counter_reg[24]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_delay_counter_reg[24]_i_2\,
      O(2) => \n_5_delay_counter_reg[24]_i_2\,
      O(1) => \n_6_delay_counter_reg[24]_i_2\,
      O(0) => \n_7_delay_counter_reg[24]_i_2\,
      S(3) => \n_0_delay_counter[24]_i_3\,
      S(2) => \n_0_delay_counter[24]_i_4\,
      S(1) => \n_0_delay_counter[24]_i_5\,
      S(0) => \n_0_delay_counter[24]_i_6\
    );
\delay_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[25]_i_1\,
      Q => delay_counter(25),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[26]_i_1\,
      Q => delay_counter(26),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[27]_i_1\,
      Q => delay_counter(27),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[28]_i_1\,
      Q => delay_counter(28),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_delay_counter_reg[24]_i_2\,
      CO(3) => \n_0_delay_counter_reg[28]_i_2\,
      CO(2) => \n_1_delay_counter_reg[28]_i_2\,
      CO(1) => \n_2_delay_counter_reg[28]_i_2\,
      CO(0) => \n_3_delay_counter_reg[28]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_delay_counter_reg[28]_i_2\,
      O(2) => \n_5_delay_counter_reg[28]_i_2\,
      O(1) => \n_6_delay_counter_reg[28]_i_2\,
      O(0) => \n_7_delay_counter_reg[28]_i_2\,
      S(3) => \n_0_delay_counter[28]_i_3\,
      S(2) => \n_0_delay_counter[28]_i_4\,
      S(1) => \n_0_delay_counter[28]_i_5\,
      S(0) => \n_0_delay_counter[28]_i_6\
    );
\delay_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[29]_i_1\,
      Q => delay_counter(29),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[2]_i_1\,
      Q => delay_counter(2),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[30]_i_1\,
      Q => delay_counter(30),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[31]_i_2\,
      Q => delay_counter(31),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[31]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_delay_counter_reg[28]_i_2\,
      CO(3 downto 2) => \NLW_delay_counter_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_delay_counter_reg[31]_i_4\,
      CO(0) => \n_3_delay_counter_reg[31]_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \NLW_delay_counter_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \n_5_delay_counter_reg[31]_i_4\,
      O(1) => \n_6_delay_counter_reg[31]_i_4\,
      O(0) => \n_7_delay_counter_reg[31]_i_4\,
      S(3) => \<const0>\,
      S(2) => \n_0_delay_counter[31]_i_5\,
      S(1) => \n_0_delay_counter[31]_i_6\,
      S(0) => \n_0_delay_counter[31]_i_7\
    );
\delay_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[3]_i_1\,
      Q => delay_counter(3),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[4]_i_1\,
      Q => delay_counter(4),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_delay_counter_reg[4]_i_2\,
      CO(2) => \n_1_delay_counter_reg[4]_i_2\,
      CO(1) => \n_2_delay_counter_reg[4]_i_2\,
      CO(0) => \n_3_delay_counter_reg[4]_i_2\,
      CYINIT => delay_counter(0),
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_delay_counter_reg[4]_i_2\,
      O(2) => \n_5_delay_counter_reg[4]_i_2\,
      O(1) => \n_6_delay_counter_reg[4]_i_2\,
      O(0) => \n_7_delay_counter_reg[4]_i_2\,
      S(3) => \n_0_delay_counter[4]_i_3\,
      S(2) => \n_0_delay_counter[4]_i_4\,
      S(1) => \n_0_delay_counter[4]_i_5\,
      S(0) => \n_0_delay_counter[4]_i_6\
    );
\delay_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[5]_i_1\,
      Q => delay_counter(5),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[6]_i_1\,
      Q => delay_counter(6),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[7]_i_1\,
      Q => delay_counter(7),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[8]_i_1\,
      Q => delay_counter(8),
      R => \n_0_delay_counter[31]_i_1\
    );
\delay_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_delay_counter_reg[4]_i_2\,
      CO(3) => \n_0_delay_counter_reg[8]_i_2\,
      CO(2) => \n_1_delay_counter_reg[8]_i_2\,
      CO(1) => \n_2_delay_counter_reg[8]_i_2\,
      CO(0) => \n_3_delay_counter_reg[8]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_delay_counter_reg[8]_i_2\,
      O(2) => \n_5_delay_counter_reg[8]_i_2\,
      O(1) => \n_6_delay_counter_reg[8]_i_2\,
      O(0) => \n_7_delay_counter_reg[8]_i_2\,
      S(3) => \n_0_delay_counter[8]_i_3\,
      S(2) => \n_0_delay_counter[8]_i_4\,
      S(1) => \n_0_delay_counter[8]_i_5\,
      S(0) => \n_0_delay_counter[8]_i_6\
    );
\delay_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_delay_counter[9]_i_1\,
      Q => delay_counter(9),
      R => \n_0_delay_counter[31]_i_1\
    );
intr_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000280000"
    )
    port map (
      I0 => state_reg(3),
      I1 => state_reg(1),
      I2 => state_reg(0),
      I3 => state_reg(2),
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \n_0_slv_reg_reg[0][1]\,
      O => n_0_intr_out_i_1
    );
intr_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => n_0_intr_out_i_1,
      Q => O4,
      R => \<const0>\
    );
\mask_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_mask(0),
      I4 => state_reg(0),
      O => \n_0_mask_out[0]_i_1\
    );
\mask_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_mask(1),
      I4 => state_reg(0),
      O => \n_0_mask_out[1]_i_1\
    );
\mask_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_mask(2),
      I4 => state_reg(0),
      O => \n_0_mask_out[2]_i_1\
    );
\mask_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_mask(3),
      I4 => state_reg(0),
      O => \n_0_mask_out[3]_i_1\
    );
\mask_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_mask(4),
      I4 => state_reg(0),
      O => \n_0_mask_out[4]_i_1\
    );
\mask_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_mask(5),
      I4 => state_reg(0),
      O => \n_0_mask_out[5]_i_1\
    );
\mask_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_mask(6),
      I4 => state_reg(0),
      O => \n_0_mask_out[6]_i_1\
    );
\mask_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_mask(7),
      I4 => state_reg(0),
      O => \n_0_mask_out[7]_i_1\
    );
\mask_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_mask_out[0]_i_1\,
      Q => O145(0),
      R => \n_0_samples_num_out[15]_i_1\
    );
\mask_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_mask_out[1]_i_1\,
      Q => O145(1),
      R => \n_0_samples_num_out[15]_i_1\
    );
\mask_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_mask_out[2]_i_1\,
      Q => O145(2),
      R => \n_0_samples_num_out[15]_i_1\
    );
\mask_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_mask_out[3]_i_1\,
      Q => O145(3),
      R => \n_0_samples_num_out[15]_i_1\
    );
\mask_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_mask_out[4]_i_1\,
      Q => O145(4),
      R => \n_0_samples_num_out[15]_i_1\
    );
\mask_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_mask_out[5]_i_1\,
      Q => O145(5),
      R => \n_0_samples_num_out[15]_i_1\
    );
\mask_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_mask_out[6]_i_1\,
      Q => O145(6),
      R => \n_0_samples_num_out[15]_i_1\
    );
\mask_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_mask_out[7]_i_1\,
      Q => O145(7),
      R => \n_0_samples_num_out[15]_i_1\
    );
\mode_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_s_mode_reg[0]\,
      I1 => state_reg(2),
      I2 => state_reg(3),
      I3 => state_reg(1),
      I4 => state_reg(0),
      O => \n_0_mode_out[0]_i_1\
    );
\mode_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_s_mode_reg[1]\,
      I1 => state_reg(2),
      I2 => state_reg(3),
      I3 => state_reg(1),
      I4 => state_reg(0),
      O => \n_0_mode_out[1]_i_1\
    );
\mode_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_mode_out[0]_i_1\,
      Q => \^o11\(0),
      R => \<const0>\
    );
\mode_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_mode_out[1]_i_1\,
      Q => \^o11\(1),
      R => \<const0>\
    );
\n_pattern_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(0),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[0]_i_1\
    );
\n_pattern_out[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(10),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[10]_i_1\
    );
\n_pattern_out[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(11),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[11]_i_1\
    );
\n_pattern_out[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(12),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[12]_i_1\
    );
\n_pattern_out[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(13),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[13]_i_1\
    );
\n_pattern_out[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(14),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[14]_i_1\
    );
\n_pattern_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(15),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[15]_i_1\
    );
\n_pattern_out[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(16),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[16]_i_1\
    );
\n_pattern_out[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(17),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[17]_i_1\
    );
\n_pattern_out[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(18),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[18]_i_1\
    );
\n_pattern_out[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(19),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[19]_i_1\
    );
\n_pattern_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(1),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[1]_i_1\
    );
\n_pattern_out[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(20),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[20]_i_1\
    );
\n_pattern_out[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(21),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[21]_i_1\
    );
\n_pattern_out[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(22),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[22]_i_1\
    );
\n_pattern_out[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(23),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[23]_i_1\
    );
\n_pattern_out[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(24),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[24]_i_1\
    );
\n_pattern_out[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(25),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[25]_i_1\
    );
\n_pattern_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(26),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[26]_i_1\
    );
\n_pattern_out[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(27),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[27]_i_1\
    );
\n_pattern_out[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(28),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[28]_i_1\
    );
\n_pattern_out[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(29),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[29]_i_1\
    );
\n_pattern_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(2),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[2]_i_1\
    );
\n_pattern_out[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(30),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[30]_i_1\
    );
\n_pattern_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(31),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[31]_i_1\
    );
\n_pattern_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(3),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[3]_i_1\
    );
\n_pattern_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(4),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[4]_i_1\
    );
\n_pattern_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(5),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[5]_i_1\
    );
\n_pattern_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(6),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[6]_i_1\
    );
\n_pattern_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(7),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[7]_i_1\
    );
\n_pattern_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(8),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[8]_i_1\
    );
\n_pattern_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_n_pattern_out(9),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_n_pattern_out[9]_i_1\
    );
\n_pattern_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[0]_i_1\,
      Q => n_pattern_in(0),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[10]_i_1\,
      Q => O17(9),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[11]_i_1\,
      Q => O17(10),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[12]_i_1\,
      Q => O17(11),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[13]_i_1\,
      Q => O17(12),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[14]_i_1\,
      Q => O17(13),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[15]_i_1\,
      Q => O17(14),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[16]_i_1\,
      Q => O17(15),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[17]_i_1\,
      Q => O17(16),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[18]_i_1\,
      Q => O17(17),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[19]_i_1\,
      Q => O17(18),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[1]_i_1\,
      Q => O17(0),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[20]_i_1\,
      Q => O17(19),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[21]_i_1\,
      Q => O17(20),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[22]_i_1\,
      Q => O17(21),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[23]_i_1\,
      Q => O17(22),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[24]_i_1\,
      Q => O17(23),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[25]_i_1\,
      Q => O17(24),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[26]_i_1\,
      Q => O17(25),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[27]_i_1\,
      Q => O17(26),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[28]_i_1\,
      Q => O17(27),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[29]_i_1\,
      Q => O17(28),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[2]_i_1\,
      Q => O17(1),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[30]_i_1\,
      Q => O17(29),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[31]_i_1\,
      Q => O17(30),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[3]_i_1\,
      Q => O17(2),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[4]_i_1\,
      Q => O17(3),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[5]_i_1\,
      Q => O17(4),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[6]_i_1\,
      Q => O17(5),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[7]_i_1\,
      Q => O17(6),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[8]_i_1\,
      Q => O17(7),
      R => \n_0_pulse_out[7]_i_1\
    );
\n_pattern_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_n_pattern_out[9]_i_1\,
      Q => O17(8),
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(0),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[0]_i_1__0\
    );
\offsets_out[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(10),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[10]_i_1__0\
    );
\offsets_out[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(11),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[11]_i_1__0\
    );
\offsets_out[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(12),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[12]_i_1__0\
    );
\offsets_out[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(13),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[13]_i_1__0\
    );
\offsets_out[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(14),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[14]_i_1__0\
    );
\offsets_out[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(15),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[15]_i_1__0\
    );
\offsets_out[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(16),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[16]_i_1__0\
    );
\offsets_out[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(17),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[17]_i_1__0\
    );
\offsets_out[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(18),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[18]_i_1__0\
    );
\offsets_out[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(19),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[19]_i_1__0\
    );
\offsets_out[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(1),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[1]_i_1__0\
    );
\offsets_out[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(20),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[20]_i_1__0\
    );
\offsets_out[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(21),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[21]_i_1__0\
    );
\offsets_out[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(22),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[22]_i_1__0\
    );
\offsets_out[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(23),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[23]_i_1__0\
    );
\offsets_out[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(24),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[24]_i_1__0\
    );
\offsets_out[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(25),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[25]_i_1__0\
    );
\offsets_out[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(26),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[26]_i_1__0\
    );
\offsets_out[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(27),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[27]_i_1__0\
    );
\offsets_out[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(28),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[28]_i_1__0\
    );
\offsets_out[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(29),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[29]_i_1__0\
    );
\offsets_out[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(2),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[2]_i_1__0\
    );
\offsets_out[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(30),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[30]_i_1__0\
    );
\offsets_out[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(31),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[31]_i_1__0\
    );
\offsets_out[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(32),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[32]_i_1__0\
    );
\offsets_out[33]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(33),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[33]_i_1__0\
    );
\offsets_out[34]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(34),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[34]_i_1__0\
    );
\offsets_out[35]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(35),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[35]_i_1__0\
    );
\offsets_out[36]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(36),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[36]_i_1__0\
    );
\offsets_out[37]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(37),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[37]_i_1__0\
    );
\offsets_out[38]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(38),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[38]_i_1__0\
    );
\offsets_out[39]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(39),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[39]_i_1__0\
    );
\offsets_out[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(3),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[3]_i_1__0\
    );
\offsets_out[40]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(40),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[40]_i_1__0\
    );
\offsets_out[41]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(41),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[41]_i_1__0\
    );
\offsets_out[42]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(42),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[42]_i_1__0\
    );
\offsets_out[43]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(43),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[43]_i_1__0\
    );
\offsets_out[44]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(44),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[44]_i_1__0\
    );
\offsets_out[45]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(45),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[45]_i_1__0\
    );
\offsets_out[46]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(46),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[46]_i_1__0\
    );
\offsets_out[47]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(47),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[47]_i_1__0\
    );
\offsets_out[48]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(48),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[48]_i_1__0\
    );
\offsets_out[49]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(49),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[49]_i_1__0\
    );
\offsets_out[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(4),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[4]_i_1__0\
    );
\offsets_out[50]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(50),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[50]_i_1__0\
    );
\offsets_out[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(51),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[51]_i_1__0\
    );
\offsets_out[52]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(52),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[52]_i_1__0\
    );
\offsets_out[53]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(53),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[53]_i_1__0\
    );
\offsets_out[54]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(54),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[54]_i_1__0\
    );
\offsets_out[55]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(55),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[55]_i_1__0\
    );
\offsets_out[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(56),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[56]_i_1\
    );
\offsets_out[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(57),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[57]_i_1\
    );
\offsets_out[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(58),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[58]_i_1\
    );
\offsets_out[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(59),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[59]_i_1\
    );
\offsets_out[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(5),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[5]_i_1__0\
    );
\offsets_out[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(60),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[60]_i_1\
    );
\offsets_out[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(61),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[61]_i_1\
    );
\offsets_out[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(62),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[62]_i_1\
    );
\offsets_out[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(63),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[63]_i_1__0\
    );
\offsets_out[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(6),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[6]_i_1__0\
    );
\offsets_out[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(7),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[7]_i_1__0\
    );
\offsets_out[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(8),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[8]_i_1__0\
    );
\offsets_out[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_offsets(9),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_offsets_out[9]_i_1__0\
    );
\offsets_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[0]_i_1__0\,
      Q => O144,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[10]_i_1__0\,
      Q => O134,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[11]_i_1__0\,
      Q => O133,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[12]_i_1__0\,
      Q => O132,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[13]_i_1__0\,
      Q => O131,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[14]_i_1__0\,
      Q => O130,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[15]_i_1__0\,
      Q => O129,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[16]_i_1__0\,
      Q => O128,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[17]_i_1__0\,
      Q => O127,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[18]_i_1__0\,
      Q => O126,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[19]_i_1__0\,
      Q => O125,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[1]_i_1__0\,
      Q => O143,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[20]_i_1__0\,
      Q => O124,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[21]_i_1__0\,
      Q => O123,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[22]_i_1__0\,
      Q => O122,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[23]_i_1__0\,
      Q => O121,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[24]_i_1__0\,
      Q => O120,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[25]_i_1__0\,
      Q => O119,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[26]_i_1__0\,
      Q => O118,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[27]_i_1__0\,
      Q => O117,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[28]_i_1__0\,
      Q => O116,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[29]_i_1__0\,
      Q => O115,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[2]_i_1__0\,
      Q => O142,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[30]_i_1__0\,
      Q => O114,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[31]_i_1__0\,
      Q => O113,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[32]_i_1__0\,
      Q => O112,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[33]_i_1__0\,
      Q => O111,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[34]_i_1__0\,
      Q => O110,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[35]_i_1__0\,
      Q => O109,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[36]_i_1__0\,
      Q => O108,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[37]_i_1__0\,
      Q => O107,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[38]_i_1__0\,
      Q => O106,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[39]_i_1__0\,
      Q => O105,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[3]_i_1__0\,
      Q => O141,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[40]_i_1__0\,
      Q => O104,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[41]_i_1__0\,
      Q => O103,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[42]_i_1__0\,
      Q => O102,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[43]_i_1__0\,
      Q => O101,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[44]_i_1__0\,
      Q => O100,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[45]_i_1__0\,
      Q => O99,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[46]_i_1__0\,
      Q => O98,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[47]_i_1__0\,
      Q => O97,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[48]_i_1__0\,
      Q => O96,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[49]_i_1__0\,
      Q => O95,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[4]_i_1__0\,
      Q => O140,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[50]_i_1__0\,
      Q => O94,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[51]_i_1__0\,
      Q => O93,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[52]_i_1__0\,
      Q => O92,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[53]_i_1__0\,
      Q => O91,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[54]_i_1__0\,
      Q => O90,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[55]_i_1__0\,
      Q => O89,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[56]_i_1\,
      Q => O88,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[57]_i_1\,
      Q => O87,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[58]_i_1\,
      Q => O86,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[59]_i_1\,
      Q => O85,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[5]_i_1__0\,
      Q => O139,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[60]_i_1\,
      Q => O84,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[61]_i_1\,
      Q => O83,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[62]_i_1\,
      Q => O82,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[63]_i_1__0\,
      Q => O81,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[6]_i_1__0\,
      Q => O138,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[7]_i_1__0\,
      Q => O137,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[8]_i_1__0\,
      Q => O136,
      R => \n_0_pulse_out[7]_i_1\
    );
\offsets_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_offsets_out[9]_i_1__0\,
      Q => O135,
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(0),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[0]_i_1\
    );
\p_pattern_out[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(10),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[10]_i_1\
    );
\p_pattern_out[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(11),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[11]_i_1\
    );
\p_pattern_out[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(12),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[12]_i_1\
    );
\p_pattern_out[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(13),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[13]_i_1\
    );
\p_pattern_out[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(14),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[14]_i_1\
    );
\p_pattern_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(15),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[15]_i_1\
    );
\p_pattern_out[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(16),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[16]_i_1\
    );
\p_pattern_out[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(17),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[17]_i_1\
    );
\p_pattern_out[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(18),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[18]_i_1\
    );
\p_pattern_out[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(19),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[19]_i_1\
    );
\p_pattern_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(1),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[1]_i_1\
    );
\p_pattern_out[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(20),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[20]_i_1\
    );
\p_pattern_out[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(21),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[21]_i_1\
    );
\p_pattern_out[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(22),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[22]_i_1\
    );
\p_pattern_out[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(23),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[23]_i_1\
    );
\p_pattern_out[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(24),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[24]_i_1\
    );
\p_pattern_out[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(25),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[25]_i_1\
    );
\p_pattern_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(26),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[26]_i_1\
    );
\p_pattern_out[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(27),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[27]_i_1\
    );
\p_pattern_out[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(28),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[28]_i_1\
    );
\p_pattern_out[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(29),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[29]_i_1\
    );
\p_pattern_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(2),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[2]_i_1\
    );
\p_pattern_out[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(30),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[30]_i_1\
    );
\p_pattern_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(31),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[31]_i_1\
    );
\p_pattern_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(3),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[3]_i_1\
    );
\p_pattern_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(4),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[4]_i_1\
    );
\p_pattern_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(5),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[5]_i_1\
    );
\p_pattern_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(6),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[6]_i_1\
    );
\p_pattern_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(7),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[7]_i_1\
    );
\p_pattern_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(8),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[8]_i_1\
    );
\p_pattern_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_p_pattern_out(9),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_p_pattern_out[9]_i_1\
    );
\p_pattern_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[0]_i_1\,
      Q => p_pattern_in(0),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[10]_i_1\,
      Q => O13(9),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[11]_i_1\,
      Q => O13(10),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[12]_i_1\,
      Q => O13(11),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[13]_i_1\,
      Q => O13(12),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[14]_i_1\,
      Q => O13(13),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[15]_i_1\,
      Q => O13(14),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[16]_i_1\,
      Q => O13(15),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[17]_i_1\,
      Q => O13(16),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[18]_i_1\,
      Q => O13(17),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[19]_i_1\,
      Q => O13(18),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[1]_i_1\,
      Q => O13(0),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[20]_i_1\,
      Q => O13(19),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[21]_i_1\,
      Q => O13(20),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[22]_i_1\,
      Q => O13(21),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[23]_i_1\,
      Q => O13(22),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[24]_i_1\,
      Q => O13(23),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[25]_i_1\,
      Q => O13(24),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[26]_i_1\,
      Q => O13(25),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[27]_i_1\,
      Q => O13(26),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[28]_i_1\,
      Q => O13(27),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[29]_i_1\,
      Q => O13(28),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[2]_i_1\,
      Q => O13(1),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[30]_i_1\,
      Q => O13(29),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[31]_i_1\,
      Q => O13(30),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[3]_i_1\,
      Q => O13(2),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[4]_i_1\,
      Q => O13(3),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[5]_i_1\,
      Q => O13(4),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[6]_i_1\,
      Q => O13(5),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[7]_i_1\,
      Q => O13(6),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[8]_i_1\,
      Q => O13(7),
      R => \n_0_pulse_out[7]_i_1\
    );
\p_pattern_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_p_pattern_out[9]_i_1\,
      Q => O13(8),
      R => \n_0_pulse_out[7]_i_1\
    );
\period_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
    port map (
      I0 => state_reg(0),
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      I4 => \n_0_period_counter[31]_i_5\,
      I5 => period_counter(0),
      O => \n_0_period_counter[0]_i_1\
    );
\period_counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_6_period_counter_reg[12]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[10]_i_1\
    );
\period_counter[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_5_period_counter_reg[12]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[11]_i_1\
    );
\period_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_4_period_counter_reg[12]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[12]_i_1\
    );
\period_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(12),
      O => \n_0_period_counter[12]_i_3\
    );
\period_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(11),
      O => \n_0_period_counter[12]_i_4\
    );
\period_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(10),
      O => \n_0_period_counter[12]_i_5\
    );
\period_counter[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(9),
      O => \n_0_period_counter[12]_i_6\
    );
\period_counter[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_7_period_counter_reg[16]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[13]_i_1\
    );
\period_counter[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_6_period_counter_reg[16]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[14]_i_1\
    );
\period_counter[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_5_period_counter_reg[16]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[15]_i_1\
    );
\period_counter[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_4_period_counter_reg[16]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[16]_i_1\
    );
\period_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(16),
      O => \n_0_period_counter[16]_i_3\
    );
\period_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(15),
      O => \n_0_period_counter[16]_i_4\
    );
\period_counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(14),
      O => \n_0_period_counter[16]_i_5\
    );
\period_counter[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(13),
      O => \n_0_period_counter[16]_i_6\
    );
\period_counter[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_7_period_counter_reg[20]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[17]_i_1\
    );
\period_counter[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_6_period_counter_reg[20]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[18]_i_1\
    );
\period_counter[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_5_period_counter_reg[20]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[19]_i_1\
    );
\period_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_7_period_counter_reg[4]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[1]_i_1\
    );
\period_counter[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_4_period_counter_reg[20]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[20]_i_1\
    );
\period_counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(20),
      O => \n_0_period_counter[20]_i_3\
    );
\period_counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(19),
      O => \n_0_period_counter[20]_i_4\
    );
\period_counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(18),
      O => \n_0_period_counter[20]_i_5\
    );
\period_counter[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(17),
      O => \n_0_period_counter[20]_i_6\
    );
\period_counter[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_7_period_counter_reg[24]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[21]_i_1\
    );
\period_counter[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_6_period_counter_reg[24]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[22]_i_1\
    );
\period_counter[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_5_period_counter_reg[24]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[23]_i_1\
    );
\period_counter[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_4_period_counter_reg[24]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[24]_i_1\
    );
\period_counter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(24),
      O => \n_0_period_counter[24]_i_3\
    );
\period_counter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(23),
      O => \n_0_period_counter[24]_i_4\
    );
\period_counter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(22),
      O => \n_0_period_counter[24]_i_5\
    );
\period_counter[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(21),
      O => \n_0_period_counter[24]_i_6\
    );
\period_counter[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_7_period_counter_reg[28]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[25]_i_1\
    );
\period_counter[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_6_period_counter_reg[28]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[26]_i_1\
    );
\period_counter[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_5_period_counter_reg[28]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[27]_i_1\
    );
\period_counter[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_4_period_counter_reg[28]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[28]_i_1\
    );
\period_counter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(28),
      O => \n_0_period_counter[28]_i_3\
    );
\period_counter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(27),
      O => \n_0_period_counter[28]_i_4\
    );
\period_counter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(26),
      O => \n_0_period_counter[28]_i_5\
    );
\period_counter[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(25),
      O => \n_0_period_counter[28]_i_6\
    );
\period_counter[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_7_period_counter_reg[31]_i_4\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[29]_i_1\
    );
\period_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_6_period_counter_reg[4]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[2]_i_1\
    );
\period_counter[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_6_period_counter_reg[31]_i_4\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[30]_i_1\
    );
\period_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => state_reg(2),
      I1 => state_reg(1),
      I2 => state_reg(3),
      I3 => S_AXI_ARESETN_IBUF,
      I4 => \n_0_slv_reg_reg[0][1]\,
      O => \n_0_period_counter[31]_i_1\
    );
\period_counter[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][1]\,
      O => \n_0_period_counter[31]_i_2\
    );
\period_counter[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_5_period_counter_reg[31]_i_4\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[31]_i_3\
    );
\period_counter[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[6]\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[2]\,
      I3 => \n_0_FSM_onehot_state_reg[3]\,
      I4 => \n_0_FSM_onehot_state_reg[7]\,
      I5 => state_reg(2),
      O => \n_0_period_counter[31]_i_5\
    );
\period_counter[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(31),
      O => \n_0_period_counter[31]_i_6\
    );
\period_counter[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(30),
      O => \n_0_period_counter[31]_i_7\
    );
\period_counter[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(29),
      O => \n_0_period_counter[31]_i_8\
    );
\period_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_5_period_counter_reg[4]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[3]_i_1\
    );
\period_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_4_period_counter_reg[4]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[4]_i_1\
    );
\period_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(4),
      O => \n_0_period_counter[4]_i_3\
    );
\period_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(3),
      O => \n_0_period_counter[4]_i_4\
    );
\period_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(2),
      O => \n_0_period_counter[4]_i_5\
    );
\period_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(1),
      O => \n_0_period_counter[4]_i_6\
    );
\period_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_7_period_counter_reg[8]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[5]_i_1\
    );
\period_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_6_period_counter_reg[8]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[6]_i_1\
    );
\period_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_5_period_counter_reg[8]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[7]_i_1\
    );
\period_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_4_period_counter_reg[8]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[8]_i_1\
    );
\period_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(8),
      O => \n_0_period_counter[8]_i_3\
    );
\period_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(7),
      O => \n_0_period_counter[8]_i_4\
    );
\period_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(6),
      O => \n_0_period_counter[8]_i_5\
    );
\period_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => period_counter(5),
      O => \n_0_period_counter[8]_i_6\
    );
\period_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_7_period_counter_reg[12]_i_2\,
      I1 => state_reg(0),
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[9]\,
      I5 => \n_0_period_counter[31]_i_5\,
      O => \n_0_period_counter[9]_i_1\
    );
\period_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[0]_i_1\,
      Q => period_counter(0),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[10]_i_1\,
      Q => period_counter(10),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[11]_i_1\,
      Q => period_counter(11),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[12]_i_1\,
      Q => period_counter(12),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_period_counter_reg[8]_i_2\,
      CO(3) => \n_0_period_counter_reg[12]_i_2\,
      CO(2) => \n_1_period_counter_reg[12]_i_2\,
      CO(1) => \n_2_period_counter_reg[12]_i_2\,
      CO(0) => \n_3_period_counter_reg[12]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_period_counter_reg[12]_i_2\,
      O(2) => \n_5_period_counter_reg[12]_i_2\,
      O(1) => \n_6_period_counter_reg[12]_i_2\,
      O(0) => \n_7_period_counter_reg[12]_i_2\,
      S(3) => \n_0_period_counter[12]_i_3\,
      S(2) => \n_0_period_counter[12]_i_4\,
      S(1) => \n_0_period_counter[12]_i_5\,
      S(0) => \n_0_period_counter[12]_i_6\
    );
\period_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[13]_i_1\,
      Q => period_counter(13),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[14]_i_1\,
      Q => period_counter(14),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[15]_i_1\,
      Q => period_counter(15),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[16]_i_1\,
      Q => period_counter(16),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_period_counter_reg[12]_i_2\,
      CO(3) => \n_0_period_counter_reg[16]_i_2\,
      CO(2) => \n_1_period_counter_reg[16]_i_2\,
      CO(1) => \n_2_period_counter_reg[16]_i_2\,
      CO(0) => \n_3_period_counter_reg[16]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_period_counter_reg[16]_i_2\,
      O(2) => \n_5_period_counter_reg[16]_i_2\,
      O(1) => \n_6_period_counter_reg[16]_i_2\,
      O(0) => \n_7_period_counter_reg[16]_i_2\,
      S(3) => \n_0_period_counter[16]_i_3\,
      S(2) => \n_0_period_counter[16]_i_4\,
      S(1) => \n_0_period_counter[16]_i_5\,
      S(0) => \n_0_period_counter[16]_i_6\
    );
\period_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[17]_i_1\,
      Q => period_counter(17),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[18]_i_1\,
      Q => period_counter(18),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[19]_i_1\,
      Q => period_counter(19),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[1]_i_1\,
      Q => period_counter(1),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[20]_i_1\,
      Q => period_counter(20),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_period_counter_reg[16]_i_2\,
      CO(3) => \n_0_period_counter_reg[20]_i_2\,
      CO(2) => \n_1_period_counter_reg[20]_i_2\,
      CO(1) => \n_2_period_counter_reg[20]_i_2\,
      CO(0) => \n_3_period_counter_reg[20]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_period_counter_reg[20]_i_2\,
      O(2) => \n_5_period_counter_reg[20]_i_2\,
      O(1) => \n_6_period_counter_reg[20]_i_2\,
      O(0) => \n_7_period_counter_reg[20]_i_2\,
      S(3) => \n_0_period_counter[20]_i_3\,
      S(2) => \n_0_period_counter[20]_i_4\,
      S(1) => \n_0_period_counter[20]_i_5\,
      S(0) => \n_0_period_counter[20]_i_6\
    );
\period_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[21]_i_1\,
      Q => period_counter(21),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[22]_i_1\,
      Q => period_counter(22),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[23]_i_1\,
      Q => period_counter(23),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[24]_i_1\,
      Q => period_counter(24),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_period_counter_reg[20]_i_2\,
      CO(3) => \n_0_period_counter_reg[24]_i_2\,
      CO(2) => \n_1_period_counter_reg[24]_i_2\,
      CO(1) => \n_2_period_counter_reg[24]_i_2\,
      CO(0) => \n_3_period_counter_reg[24]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_period_counter_reg[24]_i_2\,
      O(2) => \n_5_period_counter_reg[24]_i_2\,
      O(1) => \n_6_period_counter_reg[24]_i_2\,
      O(0) => \n_7_period_counter_reg[24]_i_2\,
      S(3) => \n_0_period_counter[24]_i_3\,
      S(2) => \n_0_period_counter[24]_i_4\,
      S(1) => \n_0_period_counter[24]_i_5\,
      S(0) => \n_0_period_counter[24]_i_6\
    );
\period_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[25]_i_1\,
      Q => period_counter(25),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[26]_i_1\,
      Q => period_counter(26),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[27]_i_1\,
      Q => period_counter(27),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[28]_i_1\,
      Q => period_counter(28),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_period_counter_reg[24]_i_2\,
      CO(3) => \n_0_period_counter_reg[28]_i_2\,
      CO(2) => \n_1_period_counter_reg[28]_i_2\,
      CO(1) => \n_2_period_counter_reg[28]_i_2\,
      CO(0) => \n_3_period_counter_reg[28]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_period_counter_reg[28]_i_2\,
      O(2) => \n_5_period_counter_reg[28]_i_2\,
      O(1) => \n_6_period_counter_reg[28]_i_2\,
      O(0) => \n_7_period_counter_reg[28]_i_2\,
      S(3) => \n_0_period_counter[28]_i_3\,
      S(2) => \n_0_period_counter[28]_i_4\,
      S(1) => \n_0_period_counter[28]_i_5\,
      S(0) => \n_0_period_counter[28]_i_6\
    );
\period_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[29]_i_1\,
      Q => period_counter(29),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[2]_i_1\,
      Q => period_counter(2),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[30]_i_1\,
      Q => period_counter(30),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[31]_i_3\,
      Q => period_counter(31),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[31]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_period_counter_reg[28]_i_2\,
      CO(3 downto 2) => \NLW_period_counter_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_period_counter_reg[31]_i_4\,
      CO(0) => \n_3_period_counter_reg[31]_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \NLW_period_counter_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \n_5_period_counter_reg[31]_i_4\,
      O(1) => \n_6_period_counter_reg[31]_i_4\,
      O(0) => \n_7_period_counter_reg[31]_i_4\,
      S(3) => \<const0>\,
      S(2) => \n_0_period_counter[31]_i_6\,
      S(1) => \n_0_period_counter[31]_i_7\,
      S(0) => \n_0_period_counter[31]_i_8\
    );
\period_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[3]_i_1\,
      Q => period_counter(3),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[4]_i_1\,
      Q => period_counter(4),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_period_counter_reg[4]_i_2\,
      CO(2) => \n_1_period_counter_reg[4]_i_2\,
      CO(1) => \n_2_period_counter_reg[4]_i_2\,
      CO(0) => \n_3_period_counter_reg[4]_i_2\,
      CYINIT => period_counter(0),
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_period_counter_reg[4]_i_2\,
      O(2) => \n_5_period_counter_reg[4]_i_2\,
      O(1) => \n_6_period_counter_reg[4]_i_2\,
      O(0) => \n_7_period_counter_reg[4]_i_2\,
      S(3) => \n_0_period_counter[4]_i_3\,
      S(2) => \n_0_period_counter[4]_i_4\,
      S(1) => \n_0_period_counter[4]_i_5\,
      S(0) => \n_0_period_counter[4]_i_6\
    );
\period_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[5]_i_1\,
      Q => period_counter(5),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[6]_i_1\,
      Q => period_counter(6),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[7]_i_1\,
      Q => period_counter(7),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[8]_i_1\,
      Q => period_counter(8),
      R => \n_0_period_counter[31]_i_1\
    );
\period_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_period_counter_reg[4]_i_2\,
      CO(3) => \n_0_period_counter_reg[8]_i_2\,
      CO(2) => \n_1_period_counter_reg[8]_i_2\,
      CO(1) => \n_2_period_counter_reg[8]_i_2\,
      CO(0) => \n_3_period_counter_reg[8]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_period_counter_reg[8]_i_2\,
      O(2) => \n_5_period_counter_reg[8]_i_2\,
      O(1) => \n_6_period_counter_reg[8]_i_2\,
      O(0) => \n_7_period_counter_reg[8]_i_2\,
      S(3) => \n_0_period_counter[8]_i_3\,
      S(2) => \n_0_period_counter[8]_i_4\,
      S(1) => \n_0_period_counter[8]_i_5\,
      S(0) => \n_0_period_counter[8]_i_6\
    );
\period_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_period_counter[9]_i_1\,
      Q => period_counter(9),
      R => \n_0_period_counter[31]_i_1\
    );
\pulse_freq_div_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[10]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[9]\,
      I3 => \n_0_period_counter[31]_i_5\,
      I4 => state_reg(0),
      I5 => s_pulse_freq_div_out(0),
      O => \n_0_pulse_freq_div_out[0]_i_1\
    );
\pulse_freq_div_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[10]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[9]\,
      I3 => \n_0_period_counter[31]_i_5\,
      I4 => state_reg(0),
      I5 => s_pulse_freq_div_out(1),
      O => \n_0_pulse_freq_div_out[1]_i_1\
    );
\pulse_freq_div_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[10]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[9]\,
      I3 => \n_0_period_counter[31]_i_5\,
      I4 => state_reg(0),
      I5 => s_pulse_freq_div_out(2),
      O => \n_0_pulse_freq_div_out[2]_i_1\
    );
\pulse_freq_div_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_freq_div_out[0]_i_1\,
      Q => O80(0),
      R => \<const0>\
    );
\pulse_freq_div_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_freq_div_out[1]_i_1\,
      Q => O80(1),
      R => \<const0>\
    );
\pulse_freq_div_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_freq_div_out[2]_i_1\,
      Q => O80(2),
      R => \<const0>\
    );
\pulse_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_mask(0),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_pulse_out[0]_i_1\
    );
\pulse_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_mask(1),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_pulse_out[1]_i_1\
    );
\pulse_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_mask(2),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_pulse_out[2]_i_1\
    );
\pulse_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_mask(3),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_pulse_out[3]_i_1\
    );
\pulse_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_mask(4),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_pulse_out[4]_i_1\
    );
\pulse_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_mask(5),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_pulse_out[5]_i_1\
    );
\pulse_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_mask(6),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_pulse_out[6]_i_1\
    );
\pulse_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => state_reg(0),
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \n_0_slv_reg_reg[0][1]\,
      O => \n_0_pulse_out[7]_i_1\
    );
\pulse_out[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_mask(7),
      I1 => \n_0_period_counter[31]_i_5\,
      O => \n_0_pulse_out[7]_i_2\
    );
\pulse_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_out[0]_i_1\,
      Q => O79,
      R => \n_0_pulse_out[7]_i_1\
    );
\pulse_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_out[1]_i_1\,
      Q => O78,
      R => \n_0_pulse_out[7]_i_1\
    );
\pulse_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_out[2]_i_1\,
      Q => O77,
      R => \n_0_pulse_out[7]_i_1\
    );
\pulse_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_out[3]_i_1\,
      Q => O76,
      R => \n_0_pulse_out[7]_i_1\
    );
\pulse_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_out[4]_i_1\,
      Q => O75,
      R => \n_0_pulse_out[7]_i_1\
    );
\pulse_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_out[5]_i_1\,
      Q => O74,
      R => \n_0_pulse_out[7]_i_1\
    );
\pulse_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_out[6]_i_1\,
      Q => O73,
      R => \n_0_pulse_out[7]_i_1\
    );
\pulse_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_pulse_out[7]_i_2\,
      Q => O72,
      R => \n_0_pulse_out[7]_i_1\
    );
\rdata_addr_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(0),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[0]_i_1\
    );
\rdata_addr_out[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(10),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[10]_i_1\
    );
\rdata_addr_out[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(11),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[11]_i_1\
    );
\rdata_addr_out[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(12),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[12]_i_1\
    );
\rdata_addr_out[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(13),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[13]_i_1\
    );
\rdata_addr_out[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(14),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[14]_i_1\
    );
\rdata_addr_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(15),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[15]_i_1\
    );
\rdata_addr_out[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(16),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[16]_i_1\
    );
\rdata_addr_out[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(17),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[17]_i_1\
    );
\rdata_addr_out[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(18),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[18]_i_1\
    );
\rdata_addr_out[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(19),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[19]_i_1\
    );
\rdata_addr_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(1),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[1]_i_1\
    );
\rdata_addr_out[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(20),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[20]_i_1\
    );
\rdata_addr_out[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(21),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[21]_i_1\
    );
\rdata_addr_out[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(22),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[22]_i_1\
    );
\rdata_addr_out[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(23),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[23]_i_1\
    );
\rdata_addr_out[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(24),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[24]_i_1\
    );
\rdata_addr_out[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(25),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[25]_i_1\
    );
\rdata_addr_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(26),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[26]_i_1\
    );
\rdata_addr_out[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(27),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[27]_i_1\
    );
\rdata_addr_out[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(28),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[28]_i_1\
    );
\rdata_addr_out[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(29),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[29]_i_1\
    );
\rdata_addr_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(2),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[2]_i_1\
    );
\rdata_addr_out[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(30),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[30]_i_1\
    );
\rdata_addr_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
    port map (
      I0 => state_reg(2),
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \n_0_slv_reg_reg[0][1]\,
      O => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(31),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[31]_i_2\
    );
\rdata_addr_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(3),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[3]_i_1\
    );
\rdata_addr_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(4),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[4]_i_1\
    );
\rdata_addr_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(5),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[5]_i_1\
    );
\rdata_addr_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(6),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[6]_i_1\
    );
\rdata_addr_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(7),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[7]_i_1\
    );
\rdata_addr_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(8),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[8]_i_1\
    );
\rdata_addr_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(9),
      I1 => \n_0_delay_counter[31]_i_3\,
      O => \n_0_rdata_addr_out[9]_i_1\
    );
\rdata_addr_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[0]_i_1\,
      Q => rdata_addr_in(0),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[10]_i_1\,
      Q => rdata_addr_in(10),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[11]_i_1\,
      Q => rdata_addr_in(11),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[12]_i_1\,
      Q => rdata_addr_in(12),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[13]_i_1\,
      Q => rdata_addr_in(13),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[14]_i_1\,
      Q => rdata_addr_in(14),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[15]_i_1\,
      Q => rdata_addr_in(15),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[16]_i_1\,
      Q => rdata_addr_in(16),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[17]_i_1\,
      Q => rdata_addr_in(17),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[18]_i_1\,
      Q => rdata_addr_in(18),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[19]_i_1\,
      Q => rdata_addr_in(19),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[1]_i_1\,
      Q => rdata_addr_in(1),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[20]_i_1\,
      Q => rdata_addr_in(20),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[21]_i_1\,
      Q => rdata_addr_in(21),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[22]_i_1\,
      Q => rdata_addr_in(22),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[23]_i_1\,
      Q => rdata_addr_in(23),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[24]_i_1\,
      Q => rdata_addr_in(24),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[25]_i_1\,
      Q => rdata_addr_in(25),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[26]_i_1\,
      Q => rdata_addr_in(26),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[27]_i_1\,
      Q => rdata_addr_in(27),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[28]_i_1\,
      Q => rdata_addr_in(28),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[29]_i_1\,
      Q => rdata_addr_in(29),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[2]_i_1\,
      Q => rdata_addr_in(2),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[30]_i_1\,
      Q => rdata_addr_in(30),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[31]_i_2\,
      Q => rdata_addr_in(31),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[3]_i_1\,
      Q => rdata_addr_in(3),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[4]_i_1\,
      Q => rdata_addr_in(4),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[5]_i_1\,
      Q => rdata_addr_in(5),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[6]_i_1\,
      Q => rdata_addr_in(6),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[7]_i_1\,
      Q => rdata_addr_in(7),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[8]_i_1\,
      Q => rdata_addr_in(8),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
\rdata_addr_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_rdata_addr_out[9]_i_1\,
      Q => rdata_addr_in(9),
      R => \n_0_rdata_addr_out[31]_i_1\
    );
rdata_valid_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => state_reg(2),
      I4 => state_reg(0),
      I5 => state_reg(1),
      O => n_0_rdata_valid_out_i_1
    );
rdata_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => n_0_rdata_valid_out_i_1,
      Q => rdata_valid_in,
      R => \<const0>\
    );
\s_base_raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][0]\,
      Q => s_base_raddr(0),
      R => \<const0>\
    );
\s_base_raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][10]\,
      Q => s_base_raddr(10),
      R => \<const0>\
    );
\s_base_raddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][11]\,
      Q => s_base_raddr(11),
      R => \<const0>\
    );
\s_base_raddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][12]\,
      Q => s_base_raddr(12),
      R => \<const0>\
    );
\s_base_raddr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][13]\,
      Q => s_base_raddr(13),
      R => \<const0>\
    );
\s_base_raddr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][14]\,
      Q => s_base_raddr(14),
      R => \<const0>\
    );
\s_base_raddr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][15]\,
      Q => s_base_raddr(15),
      R => \<const0>\
    );
\s_base_raddr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][16]\,
      Q => s_base_raddr(16),
      R => \<const0>\
    );
\s_base_raddr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][17]\,
      Q => s_base_raddr(17),
      R => \<const0>\
    );
\s_base_raddr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][18]\,
      Q => s_base_raddr(18),
      R => \<const0>\
    );
\s_base_raddr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][19]\,
      Q => s_base_raddr(19),
      R => \<const0>\
    );
\s_base_raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][1]\,
      Q => s_base_raddr(1),
      R => \<const0>\
    );
\s_base_raddr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][20]\,
      Q => s_base_raddr(20),
      R => \<const0>\
    );
\s_base_raddr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][21]\,
      Q => s_base_raddr(21),
      R => \<const0>\
    );
\s_base_raddr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][22]\,
      Q => s_base_raddr(22),
      R => \<const0>\
    );
\s_base_raddr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][23]\,
      Q => s_base_raddr(23),
      R => \<const0>\
    );
\s_base_raddr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][24]\,
      Q => s_base_raddr(24),
      R => \<const0>\
    );
\s_base_raddr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][25]\,
      Q => s_base_raddr(25),
      R => \<const0>\
    );
\s_base_raddr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][26]\,
      Q => s_base_raddr(26),
      R => \<const0>\
    );
\s_base_raddr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][27]\,
      Q => s_base_raddr(27),
      R => \<const0>\
    );
\s_base_raddr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][28]\,
      Q => s_base_raddr(28),
      R => \<const0>\
    );
\s_base_raddr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][29]\,
      Q => s_base_raddr(29),
      R => \<const0>\
    );
\s_base_raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][2]\,
      Q => s_base_raddr(2),
      R => \<const0>\
    );
\s_base_raddr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][30]\,
      Q => s_base_raddr(30),
      R => \<const0>\
    );
\s_base_raddr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][31]\,
      Q => s_base_raddr(31),
      R => \<const0>\
    );
\s_base_raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][3]\,
      Q => s_base_raddr(3),
      R => \<const0>\
    );
\s_base_raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][4]\,
      Q => s_base_raddr(4),
      R => \<const0>\
    );
\s_base_raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][5]\,
      Q => s_base_raddr(5),
      R => \<const0>\
    );
\s_base_raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][6]\,
      Q => s_base_raddr(6),
      R => \<const0>\
    );
\s_base_raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][7]\,
      Q => s_base_raddr(7),
      R => \<const0>\
    );
\s_base_raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][8]\,
      Q => s_base_raddr(8),
      R => \<const0>\
    );
\s_base_raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[9][9]\,
      Q => s_base_raddr(9),
      R => \<const0>\
    );
\s_capture_delay_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][0]\,
      Q => s_capture_delay(0),
      R => \<const0>\
    );
\s_capture_delay_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][10]\,
      Q => s_capture_delay(10),
      R => \<const0>\
    );
\s_capture_delay_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][11]\,
      Q => s_capture_delay(11),
      R => \<const0>\
    );
\s_capture_delay_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][12]\,
      Q => s_capture_delay(12),
      R => \<const0>\
    );
\s_capture_delay_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][13]\,
      Q => s_capture_delay(13),
      R => \<const0>\
    );
\s_capture_delay_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][14]\,
      Q => s_capture_delay(14),
      R => \<const0>\
    );
\s_capture_delay_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][15]\,
      Q => s_capture_delay(15),
      R => \<const0>\
    );
\s_capture_delay_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][16]\,
      Q => s_capture_delay(16),
      R => \<const0>\
    );
\s_capture_delay_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][17]\,
      Q => s_capture_delay(17),
      R => \<const0>\
    );
\s_capture_delay_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][18]\,
      Q => s_capture_delay(18),
      R => \<const0>\
    );
\s_capture_delay_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][19]\,
      Q => s_capture_delay(19),
      R => \<const0>\
    );
\s_capture_delay_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][1]\,
      Q => s_capture_delay(1),
      R => \<const0>\
    );
\s_capture_delay_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][20]\,
      Q => s_capture_delay(20),
      R => \<const0>\
    );
\s_capture_delay_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][21]\,
      Q => s_capture_delay(21),
      R => \<const0>\
    );
\s_capture_delay_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][22]\,
      Q => s_capture_delay(22),
      R => \<const0>\
    );
\s_capture_delay_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][23]\,
      Q => s_capture_delay(23),
      R => \<const0>\
    );
\s_capture_delay_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][24]\,
      Q => s_capture_delay(24),
      R => \<const0>\
    );
\s_capture_delay_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][25]\,
      Q => s_capture_delay(25),
      R => \<const0>\
    );
\s_capture_delay_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][26]\,
      Q => s_capture_delay(26),
      R => \<const0>\
    );
\s_capture_delay_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][27]\,
      Q => s_capture_delay(27),
      R => \<const0>\
    );
\s_capture_delay_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][28]\,
      Q => s_capture_delay(28),
      R => \<const0>\
    );
\s_capture_delay_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][29]\,
      Q => s_capture_delay(29),
      R => \<const0>\
    );
\s_capture_delay_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][2]\,
      Q => s_capture_delay(2),
      R => \<const0>\
    );
\s_capture_delay_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][30]\,
      Q => s_capture_delay(30),
      R => \<const0>\
    );
\s_capture_delay_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][31]\,
      Q => s_capture_delay(31),
      R => \<const0>\
    );
\s_capture_delay_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][3]\,
      Q => s_capture_delay(3),
      R => \<const0>\
    );
\s_capture_delay_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][4]\,
      Q => s_capture_delay(4),
      R => \<const0>\
    );
\s_capture_delay_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][5]\,
      Q => s_capture_delay(5),
      R => \<const0>\
    );
\s_capture_delay_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][6]\,
      Q => s_capture_delay(6),
      R => \<const0>\
    );
\s_capture_delay_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][7]\,
      Q => s_capture_delay(7),
      R => \<const0>\
    );
\s_capture_delay_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][8]\,
      Q => s_capture_delay(8),
      R => \<const0>\
    );
\s_capture_delay_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[6][9]\,
      Q => s_capture_delay(9),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][0]\,
      Q => s_clamp_pattern_out(0),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][10]\,
      Q => s_clamp_pattern_out(10),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][11]\,
      Q => s_clamp_pattern_out(11),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][12]\,
      Q => s_clamp_pattern_out(12),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][13]\,
      Q => s_clamp_pattern_out(13),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][14]\,
      Q => s_clamp_pattern_out(14),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][15]\,
      Q => s_clamp_pattern_out(15),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][16]\,
      Q => s_clamp_pattern_out(16),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][17]\,
      Q => s_clamp_pattern_out(17),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][18]\,
      Q => s_clamp_pattern_out(18),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][19]\,
      Q => s_clamp_pattern_out(19),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][1]\,
      Q => s_clamp_pattern_out(1),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][20]\,
      Q => s_clamp_pattern_out(20),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][21]\,
      Q => s_clamp_pattern_out(21),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][22]\,
      Q => s_clamp_pattern_out(22),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][23]\,
      Q => s_clamp_pattern_out(23),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][24]\,
      Q => s_clamp_pattern_out(24),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][25]\,
      Q => s_clamp_pattern_out(25),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][26]\,
      Q => s_clamp_pattern_out(26),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][27]\,
      Q => s_clamp_pattern_out(27),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][28]\,
      Q => s_clamp_pattern_out(28),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][29]\,
      Q => s_clamp_pattern_out(29),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][2]\,
      Q => s_clamp_pattern_out(2),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][30]\,
      Q => s_clamp_pattern_out(30),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][31]\,
      Q => s_clamp_pattern_out(31),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][3]\,
      Q => s_clamp_pattern_out(3),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][4]\,
      Q => s_clamp_pattern_out(4),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][5]\,
      Q => s_clamp_pattern_out(5),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][6]\,
      Q => s_clamp_pattern_out(6),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][7]\,
      Q => s_clamp_pattern_out(7),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][8]\,
      Q => s_clamp_pattern_out(8),
      R => \<const0>\
    );
\s_clamp_pattern_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[4][9]\,
      Q => s_clamp_pattern_out(9),
      R => \<const0>\
    );
\s_clamp_shifter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clamp_pattern_in(0),
      I1 => I6(0),
      O => O14(0)
    );
\s_clamp_shifter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clamp_pattern_in(0),
      I1 => I7(0),
      O => O19(0)
    );
\s_clamp_shifter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clamp_pattern_in(0),
      I1 => I8(0),
      O => O22(0)
    );
\s_clamp_shifter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clamp_pattern_in(0),
      I1 => I9(0),
      O => O25(0)
    );
\s_clamp_shifter[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clamp_pattern_in(0),
      I1 => I10(0),
      O => O28(0)
    );
\s_clamp_shifter[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clamp_pattern_in(0),
      I1 => I11(0),
      O => O31(0)
    );
\s_clamp_shifter[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clamp_pattern_in(0),
      I1 => I12(0),
      O => O34(0)
    );
\s_clamp_shifter[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clamp_pattern_in(0),
      I1 => I13(0),
      O => O37(0)
    );
\s_mask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFC"
    )
    port map (
      I0 => s_mask(7),
      I1 => Q(0),
      I2 => state_reg(1),
      I3 => state_reg(0),
      O => \n_0_s_mask[0]_i_1\
    );
\s_mask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => s_mask(0),
      I1 => state_reg(0),
      I2 => state_reg(2),
      I3 => Q(1),
      O => \n_0_s_mask[1]_i_1\
    );
\s_mask[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => s_mask(1),
      I1 => state_reg(0),
      I2 => state_reg(2),
      I3 => Q(2),
      O => \n_0_s_mask[2]_i_1\
    );
\s_mask[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => s_mask(2),
      I1 => state_reg(0),
      I2 => state_reg(2),
      I3 => Q(3),
      O => \n_0_s_mask[3]_i_1\
    );
\s_mask[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => s_mask(3),
      I1 => state_reg(0),
      I2 => state_reg(2),
      I3 => Q(4),
      O => \n_0_s_mask[4]_i_1\
    );
\s_mask[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => s_mask(4),
      I1 => state_reg(0),
      I2 => state_reg(2),
      I3 => Q(5),
      O => \n_0_s_mask[5]_i_1\
    );
\s_mask[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => s_mask(5),
      I1 => state_reg(0),
      I2 => state_reg(2),
      I3 => Q(6),
      O => \n_0_s_mask[6]_i_1\
    );
\s_mask[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      I2 => s_rst_out_d,
      I3 => s_rst_out,
      I4 => s_rst_out_dd,
      O => O10(0)
    );
\s_mask[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002140000"
    )
    port map (
      I0 => state_reg(3),
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => state_reg(0),
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \n_0_slv_reg_reg[0][1]\,
      O => \n_0_s_mask[7]_i_1__0\
    );
\s_mask[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => s_mask(6),
      I1 => state_reg(0),
      I2 => state_reg(2),
      I3 => Q(7),
      O => \n_0_s_mask[7]_i_2\
    );
\s_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_mask[7]_i_1__0\,
      D => \n_0_s_mask[0]_i_1\,
      Q => s_mask(0),
      R => \<const0>\
    );
\s_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_mask[7]_i_1__0\,
      D => \n_0_s_mask[1]_i_1\,
      Q => s_mask(1),
      R => \<const0>\
    );
\s_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_mask[7]_i_1__0\,
      D => \n_0_s_mask[2]_i_1\,
      Q => s_mask(2),
      R => \<const0>\
    );
\s_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_mask[7]_i_1__0\,
      D => \n_0_s_mask[3]_i_1\,
      Q => s_mask(3),
      R => \<const0>\
    );
\s_mask_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_mask[7]_i_1__0\,
      D => \n_0_s_mask[4]_i_1\,
      Q => s_mask(4),
      R => \<const0>\
    );
\s_mask_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_mask[7]_i_1__0\,
      D => \n_0_s_mask[5]_i_1\,
      Q => s_mask(5),
      R => \<const0>\
    );
\s_mask_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_mask[7]_i_1__0\,
      D => \n_0_s_mask[6]_i_1\,
      Q => s_mask(6),
      R => \<const0>\
    );
\s_mask_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_mask[7]_i_1__0\,
      D => \n_0_s_mask[7]_i_2\,
      Q => s_mask(7),
      R => \<const0>\
    );
\s_mode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[0][4]\,
      Q => \n_0_s_mode_reg[0]\,
      R => \<const0>\
    );
\s_mode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[0][5]\,
      Q => \n_0_s_mode_reg[1]\,
      R => \<const0>\
    );
\s_n_pattern_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][0]\,
      Q => s_n_pattern_out(0),
      R => \<const0>\
    );
\s_n_pattern_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][10]\,
      Q => s_n_pattern_out(10),
      R => \<const0>\
    );
\s_n_pattern_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][11]\,
      Q => s_n_pattern_out(11),
      R => \<const0>\
    );
\s_n_pattern_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][12]\,
      Q => s_n_pattern_out(12),
      R => \<const0>\
    );
\s_n_pattern_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][13]\,
      Q => s_n_pattern_out(13),
      R => \<const0>\
    );
\s_n_pattern_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][14]\,
      Q => s_n_pattern_out(14),
      R => \<const0>\
    );
\s_n_pattern_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][15]\,
      Q => s_n_pattern_out(15),
      R => \<const0>\
    );
\s_n_pattern_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][16]\,
      Q => s_n_pattern_out(16),
      R => \<const0>\
    );
\s_n_pattern_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][17]\,
      Q => s_n_pattern_out(17),
      R => \<const0>\
    );
\s_n_pattern_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][18]\,
      Q => s_n_pattern_out(18),
      R => \<const0>\
    );
\s_n_pattern_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][19]\,
      Q => s_n_pattern_out(19),
      R => \<const0>\
    );
\s_n_pattern_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][1]\,
      Q => s_n_pattern_out(1),
      R => \<const0>\
    );
\s_n_pattern_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][20]\,
      Q => s_n_pattern_out(20),
      R => \<const0>\
    );
\s_n_pattern_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][21]\,
      Q => s_n_pattern_out(21),
      R => \<const0>\
    );
\s_n_pattern_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][22]\,
      Q => s_n_pattern_out(22),
      R => \<const0>\
    );
\s_n_pattern_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][23]\,
      Q => s_n_pattern_out(23),
      R => \<const0>\
    );
\s_n_pattern_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][24]\,
      Q => s_n_pattern_out(24),
      R => \<const0>\
    );
\s_n_pattern_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][25]\,
      Q => s_n_pattern_out(25),
      R => \<const0>\
    );
\s_n_pattern_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][26]\,
      Q => s_n_pattern_out(26),
      R => \<const0>\
    );
\s_n_pattern_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][27]\,
      Q => s_n_pattern_out(27),
      R => \<const0>\
    );
\s_n_pattern_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][28]\,
      Q => s_n_pattern_out(28),
      R => \<const0>\
    );
\s_n_pattern_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][29]\,
      Q => s_n_pattern_out(29),
      R => \<const0>\
    );
\s_n_pattern_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][2]\,
      Q => s_n_pattern_out(2),
      R => \<const0>\
    );
\s_n_pattern_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][30]\,
      Q => s_n_pattern_out(30),
      R => \<const0>\
    );
\s_n_pattern_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][31]\,
      Q => s_n_pattern_out(31),
      R => \<const0>\
    );
\s_n_pattern_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][3]\,
      Q => s_n_pattern_out(3),
      R => \<const0>\
    );
\s_n_pattern_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][4]\,
      Q => s_n_pattern_out(4),
      R => \<const0>\
    );
\s_n_pattern_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][5]\,
      Q => s_n_pattern_out(5),
      R => \<const0>\
    );
\s_n_pattern_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][6]\,
      Q => s_n_pattern_out(6),
      R => \<const0>\
    );
\s_n_pattern_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][7]\,
      Q => s_n_pattern_out(7),
      R => \<const0>\
    );
\s_n_pattern_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][8]\,
      Q => s_n_pattern_out(8),
      R => \<const0>\
    );
\s_n_pattern_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[5][9]\,
      Q => s_n_pattern_out(9),
      R => \<const0>\
    );
\s_n_shifter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_pattern_in(0),
      I1 => I6(0),
      O => O16(0)
    );
\s_n_shifter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_pattern_in(0),
      I1 => I7(0),
      O => O20(0)
    );
\s_n_shifter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_pattern_in(0),
      I1 => I8(0),
      O => O23(0)
    );
\s_n_shifter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_pattern_in(0),
      I1 => I9(0),
      O => O26(0)
    );
\s_n_shifter[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_pattern_in(0),
      I1 => I10(0),
      O => O29(0)
    );
\s_n_shifter[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_pattern_in(0),
      I1 => I11(0),
      O => O32(0)
    );
\s_n_shifter[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_pattern_in(0),
      I1 => I12(0),
      O => O35(0)
    );
\s_n_shifter[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_pattern_in(0),
      I1 => I13(0),
      O => O38(0)
    );
\s_offsets[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_s_offsets[63]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[5]\,
      I2 => \n_0_FSM_onehot_state_reg[4]\,
      I3 => \n_0_FSM_onehot_state_reg[6]\,
      I4 => \n_0_FSM_onehot_state_reg[7]\,
      O => \n_0_s_offsets[63]_i_1\
    );
\s_offsets[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100000"
    )
    port map (
      I0 => state_reg(0),
      I1 => state_reg(3),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \n_0_slv_reg_reg[0][1]\,
      O => \n_0_s_offsets[63]_i_2\
    );
\s_offsets_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(0),
      Q => s_offsets(0),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(10),
      Q => s_offsets(10),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(11),
      Q => s_offsets(11),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(12),
      Q => s_offsets(12),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(13),
      Q => s_offsets(13),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(14),
      Q => s_offsets(14),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(15),
      Q => s_offsets(15),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(16),
      Q => s_offsets(16),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(17),
      Q => s_offsets(17),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(18),
      Q => s_offsets(18),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(19),
      Q => s_offsets(19),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(1),
      Q => s_offsets(1),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(20),
      Q => s_offsets(20),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(21),
      Q => s_offsets(21),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(22),
      Q => s_offsets(22),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(23),
      Q => s_offsets(23),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(24),
      Q => s_offsets(24),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(25),
      Q => s_offsets(25),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(26),
      Q => s_offsets(26),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(27),
      Q => s_offsets(27),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(28),
      Q => s_offsets(28),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(29),
      Q => s_offsets(29),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(2),
      Q => s_offsets(2),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(30),
      Q => s_offsets(30),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(31),
      Q => s_offsets(31),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(32),
      Q => s_offsets(32),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(33),
      Q => s_offsets(33),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(34),
      Q => s_offsets(34),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(35),
      Q => s_offsets(35),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(36),
      Q => s_offsets(36),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(37),
      Q => s_offsets(37),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(38),
      Q => s_offsets(38),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(39),
      Q => s_offsets(39),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(3),
      Q => s_offsets(3),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(40),
      Q => s_offsets(40),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(41),
      Q => s_offsets(41),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(42),
      Q => s_offsets(42),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(43),
      Q => s_offsets(43),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(44),
      Q => s_offsets(44),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(45),
      Q => s_offsets(45),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(46),
      Q => s_offsets(46),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(47),
      Q => s_offsets(47),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(48),
      Q => s_offsets(48),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(49),
      Q => s_offsets(49),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(4),
      Q => s_offsets(4),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(50),
      Q => s_offsets(50),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(51),
      Q => s_offsets(51),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(52),
      Q => s_offsets(52),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(53),
      Q => s_offsets(53),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(54),
      Q => s_offsets(54),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(55),
      Q => s_offsets(55),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(56),
      Q => s_offsets(56),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(57),
      Q => s_offsets(57),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(58),
      Q => s_offsets(58),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(59),
      Q => s_offsets(59),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(5),
      Q => s_offsets(5),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(60),
      Q => s_offsets(60),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(61),
      Q => s_offsets(61),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(62),
      Q => s_offsets(62),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(63),
      Q => s_offsets(63),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(6),
      Q => s_offsets(6),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(7),
      Q => s_offsets(7),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(8),
      Q => s_offsets(8),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_offsets_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_offsets[63]_i_2\,
      D => offsets_out(9),
      Q => s_offsets(9),
      R => \n_0_s_offsets[63]_i_1\
    );
\s_p_pattern_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][0]\,
      Q => s_p_pattern_out(0),
      R => \<const0>\
    );
\s_p_pattern_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][10]\,
      Q => s_p_pattern_out(10),
      R => \<const0>\
    );
\s_p_pattern_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][11]\,
      Q => s_p_pattern_out(11),
      R => \<const0>\
    );
\s_p_pattern_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][12]\,
      Q => s_p_pattern_out(12),
      R => \<const0>\
    );
\s_p_pattern_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][13]\,
      Q => s_p_pattern_out(13),
      R => \<const0>\
    );
\s_p_pattern_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][14]\,
      Q => s_p_pattern_out(14),
      R => \<const0>\
    );
\s_p_pattern_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][15]\,
      Q => s_p_pattern_out(15),
      R => \<const0>\
    );
\s_p_pattern_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][16]\,
      Q => s_p_pattern_out(16),
      R => \<const0>\
    );
\s_p_pattern_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][17]\,
      Q => s_p_pattern_out(17),
      R => \<const0>\
    );
\s_p_pattern_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][18]\,
      Q => s_p_pattern_out(18),
      R => \<const0>\
    );
\s_p_pattern_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][19]\,
      Q => s_p_pattern_out(19),
      R => \<const0>\
    );
\s_p_pattern_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][1]\,
      Q => s_p_pattern_out(1),
      R => \<const0>\
    );
\s_p_pattern_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][20]\,
      Q => s_p_pattern_out(20),
      R => \<const0>\
    );
\s_p_pattern_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][21]\,
      Q => s_p_pattern_out(21),
      R => \<const0>\
    );
\s_p_pattern_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][22]\,
      Q => s_p_pattern_out(22),
      R => \<const0>\
    );
\s_p_pattern_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][23]\,
      Q => s_p_pattern_out(23),
      R => \<const0>\
    );
\s_p_pattern_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][24]\,
      Q => s_p_pattern_out(24),
      R => \<const0>\
    );
\s_p_pattern_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][25]\,
      Q => s_p_pattern_out(25),
      R => \<const0>\
    );
\s_p_pattern_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][26]\,
      Q => s_p_pattern_out(26),
      R => \<const0>\
    );
\s_p_pattern_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][27]\,
      Q => s_p_pattern_out(27),
      R => \<const0>\
    );
\s_p_pattern_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][28]\,
      Q => s_p_pattern_out(28),
      R => \<const0>\
    );
\s_p_pattern_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][29]\,
      Q => s_p_pattern_out(29),
      R => \<const0>\
    );
\s_p_pattern_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][2]\,
      Q => s_p_pattern_out(2),
      R => \<const0>\
    );
\s_p_pattern_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][30]\,
      Q => s_p_pattern_out(30),
      R => \<const0>\
    );
\s_p_pattern_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][31]\,
      Q => s_p_pattern_out(31),
      R => \<const0>\
    );
\s_p_pattern_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][3]\,
      Q => s_p_pattern_out(3),
      R => \<const0>\
    );
\s_p_pattern_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][4]\,
      Q => s_p_pattern_out(4),
      R => \<const0>\
    );
\s_p_pattern_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][5]\,
      Q => s_p_pattern_out(5),
      R => \<const0>\
    );
\s_p_pattern_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][6]\,
      Q => s_p_pattern_out(6),
      R => \<const0>\
    );
\s_p_pattern_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][7]\,
      Q => s_p_pattern_out(7),
      R => \<const0>\
    );
\s_p_pattern_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][8]\,
      Q => s_p_pattern_out(8),
      R => \<const0>\
    );
\s_p_pattern_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[3][9]\,
      Q => s_p_pattern_out(9),
      R => \<const0>\
    );
\s_p_shifter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_pattern_in(0),
      I1 => I6(0),
      O => O12(0)
    );
\s_p_shifter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_pattern_in(0),
      I1 => I7(0),
      O => O18(0)
    );
\s_p_shifter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_pattern_in(0),
      I1 => I8(0),
      O => O21(0)
    );
\s_p_shifter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_pattern_in(0),
      I1 => I9(0),
      O => O24(0)
    );
\s_p_shifter[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_pattern_in(0),
      I1 => I10(0),
      O => O27(0)
    );
\s_p_shifter[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_pattern_in(0),
      I1 => I11(0),
      O => O30(0)
    );
\s_p_shifter[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_pattern_in(0),
      I1 => I12(0),
      O => O33(0)
    );
\s_p_shifter[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_pattern_in(0),
      I1 => I13(0),
      O => O36(0)
    );
\s_period[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => state_reg(1),
      I1 => state_reg(0),
      I2 => state_reg(3),
      I3 => state_reg(2),
      I4 => S_AXI_ARESETN_IBUF,
      I5 => \n_0_slv_reg_reg[0][1]\,
      O => \n_0_s_period[31]_i_1\
    );
\s_period[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[7]\,
      I1 => \n_0_FSM_onehot_state_reg[3]\,
      I2 => \n_0_FSM_onehot_state_reg[2]\,
      I3 => \n_0_FSM_onehot_state_reg[10]\,
      I4 => \n_0_FSM_onehot_state_reg[6]\,
      O => state_reg(1)
    );
\s_period[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[7]\,
      I1 => \n_0_FSM_onehot_state_reg[3]\,
      I2 => \n_0_FSM_onehot_state_reg[1]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      I4 => \n_0_FSM_onehot_state_reg[5]\,
      O => state_reg(0)
    );
\s_period[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      O => state_reg(3)
    );
\s_period[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[7]\,
      I1 => \n_0_FSM_onehot_state_reg[6]\,
      I2 => \n_0_FSM_onehot_state_reg[4]\,
      I3 => \n_0_FSM_onehot_state_reg[5]\,
      O => state_reg(2)
    );
\s_period_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][0]\,
      Q => s_period(0),
      R => \<const0>\
    );
\s_period_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][10]\,
      Q => s_period(10),
      R => \<const0>\
    );
\s_period_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][11]\,
      Q => s_period(11),
      R => \<const0>\
    );
\s_period_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][12]\,
      Q => s_period(12),
      R => \<const0>\
    );
\s_period_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][13]\,
      Q => s_period(13),
      R => \<const0>\
    );
\s_period_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][14]\,
      Q => s_period(14),
      R => \<const0>\
    );
\s_period_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][15]\,
      Q => s_period(15),
      R => \<const0>\
    );
\s_period_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][16]\,
      Q => s_period(16),
      R => \<const0>\
    );
\s_period_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][17]\,
      Q => s_period(17),
      R => \<const0>\
    );
\s_period_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][18]\,
      Q => s_period(18),
      R => \<const0>\
    );
\s_period_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][19]\,
      Q => s_period(19),
      R => \<const0>\
    );
\s_period_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][1]\,
      Q => s_period(1),
      R => \<const0>\
    );
\s_period_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][20]\,
      Q => s_period(20),
      R => \<const0>\
    );
\s_period_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][21]\,
      Q => s_period(21),
      R => \<const0>\
    );
\s_period_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][22]\,
      Q => s_period(22),
      R => \<const0>\
    );
\s_period_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][23]\,
      Q => s_period(23),
      R => \<const0>\
    );
\s_period_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][24]\,
      Q => s_period(24),
      R => \<const0>\
    );
\s_period_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][25]\,
      Q => s_period(25),
      R => \<const0>\
    );
\s_period_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][26]\,
      Q => s_period(26),
      R => \<const0>\
    );
\s_period_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][27]\,
      Q => s_period(27),
      R => \<const0>\
    );
\s_period_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][28]\,
      Q => s_period(28),
      R => \<const0>\
    );
\s_period_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][29]\,
      Q => s_period(29),
      R => \<const0>\
    );
\s_period_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][2]\,
      Q => s_period(2),
      R => \<const0>\
    );
\s_period_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][30]\,
      Q => s_period(30),
      R => \<const0>\
    );
\s_period_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][31]\,
      Q => s_period(31),
      R => \<const0>\
    );
\s_period_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][3]\,
      Q => s_period(3),
      R => \<const0>\
    );
\s_period_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][4]\,
      Q => s_period(4),
      R => \<const0>\
    );
\s_period_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][5]\,
      Q => s_period(5),
      R => \<const0>\
    );
\s_period_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][6]\,
      Q => s_period(6),
      R => \<const0>\
    );
\s_period_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][7]\,
      Q => s_period(7),
      R => \<const0>\
    );
\s_period_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][8]\,
      Q => s_period(8),
      R => \<const0>\
    );
\s_period_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[8][9]\,
      Q => s_period(9),
      R => \<const0>\
    );
\s_pulse_freq_div_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[2][0]\,
      Q => s_pulse_freq_div_out(0),
      R => \<const0>\
    );
\s_pulse_freq_div_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[2][1]\,
      Q => s_pulse_freq_div_out(1),
      R => \<const0>\
    );
\s_pulse_freq_div_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[2][2]\,
      Q => s_pulse_freq_div_out(2),
      R => \<const0>\
    );
\s_raddr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(0),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => s_raddr(0),
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][0]\,
      O => \n_0_s_raddr[0]_i_1\
    );
\s_raddr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(10),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_6_s_raddr_reg[12]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][10]\,
      O => \n_0_s_raddr[10]_i_1\
    );
\s_raddr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(11),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_5_s_raddr_reg[12]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][11]\,
      O => \n_0_s_raddr[11]_i_1\
    );
\s_raddr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(12),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_4_s_raddr_reg[12]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][12]\,
      O => \n_0_s_raddr[12]_i_1\
    );
\s_raddr[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(12),
      O => \n_0_s_raddr[12]_i_3\
    );
\s_raddr[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(11),
      O => \n_0_s_raddr[12]_i_4\
    );
\s_raddr[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(10),
      O => \n_0_s_raddr[12]_i_5\
    );
\s_raddr[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(9),
      O => \n_0_s_raddr[12]_i_6\
    );
\s_raddr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(13),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_7_s_raddr_reg[16]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][13]\,
      O => \n_0_s_raddr[13]_i_1\
    );
\s_raddr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(14),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_6_s_raddr_reg[16]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][14]\,
      O => \n_0_s_raddr[14]_i_1\
    );
\s_raddr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(15),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_5_s_raddr_reg[16]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][15]\,
      O => \n_0_s_raddr[15]_i_1\
    );
\s_raddr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(16),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_4_s_raddr_reg[16]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][16]\,
      O => \n_0_s_raddr[16]_i_1\
    );
\s_raddr[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(16),
      O => \n_0_s_raddr[16]_i_3\
    );
\s_raddr[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(15),
      O => \n_0_s_raddr[16]_i_4\
    );
\s_raddr[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(14),
      O => \n_0_s_raddr[16]_i_5\
    );
\s_raddr[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(13),
      O => \n_0_s_raddr[16]_i_6\
    );
\s_raddr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(17),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_7_s_raddr_reg[20]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][17]\,
      O => \n_0_s_raddr[17]_i_1\
    );
\s_raddr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(18),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_6_s_raddr_reg[20]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][18]\,
      O => \n_0_s_raddr[18]_i_1\
    );
\s_raddr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(19),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_5_s_raddr_reg[20]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][19]\,
      O => \n_0_s_raddr[19]_i_1\
    );
\s_raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(1),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_7_s_raddr_reg[4]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][1]\,
      O => \n_0_s_raddr[1]_i_1\
    );
\s_raddr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(20),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_4_s_raddr_reg[20]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][20]\,
      O => \n_0_s_raddr[20]_i_1\
    );
\s_raddr[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(20),
      O => \n_0_s_raddr[20]_i_3\
    );
\s_raddr[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(19),
      O => \n_0_s_raddr[20]_i_4\
    );
\s_raddr[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(18),
      O => \n_0_s_raddr[20]_i_5\
    );
\s_raddr[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(17),
      O => \n_0_s_raddr[20]_i_6\
    );
\s_raddr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(21),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_7_s_raddr_reg[24]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][21]\,
      O => \n_0_s_raddr[21]_i_1\
    );
\s_raddr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(22),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_6_s_raddr_reg[24]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][22]\,
      O => \n_0_s_raddr[22]_i_1\
    );
\s_raddr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(23),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_5_s_raddr_reg[24]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][23]\,
      O => \n_0_s_raddr[23]_i_1\
    );
\s_raddr[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(24),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_4_s_raddr_reg[24]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][24]\,
      O => \n_0_s_raddr[24]_i_1\
    );
\s_raddr[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(24),
      O => \n_0_s_raddr[24]_i_3\
    );
\s_raddr[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(23),
      O => \n_0_s_raddr[24]_i_4\
    );
\s_raddr[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(22),
      O => \n_0_s_raddr[24]_i_5\
    );
\s_raddr[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(21),
      O => \n_0_s_raddr[24]_i_6\
    );
\s_raddr[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(25),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_7_s_raddr_reg[28]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][25]\,
      O => \n_0_s_raddr[25]_i_1\
    );
\s_raddr[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(26),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_6_s_raddr_reg[28]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][26]\,
      O => \n_0_s_raddr[26]_i_1\
    );
\s_raddr[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(27),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_5_s_raddr_reg[28]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][27]\,
      O => \n_0_s_raddr[27]_i_1\
    );
\s_raddr[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(28),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_4_s_raddr_reg[28]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][28]\,
      O => \n_0_s_raddr[28]_i_1\
    );
\s_raddr[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(28),
      O => \n_0_s_raddr[28]_i_3\
    );
\s_raddr[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(27),
      O => \n_0_s_raddr[28]_i_4\
    );
\s_raddr[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(26),
      O => \n_0_s_raddr[28]_i_5\
    );
\s_raddr[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(25),
      O => \n_0_s_raddr[28]_i_6\
    );
\s_raddr[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(29),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_7_s_raddr_reg[31]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][29]\,
      O => \n_0_s_raddr[29]_i_1\
    );
\s_raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(2),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_6_s_raddr_reg[4]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][2]\,
      O => \n_0_s_raddr[2]_i_1\
    );
\s_raddr[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(30),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_6_s_raddr_reg[31]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][30]\,
      O => \n_0_s_raddr[30]_i_1\
    );
\s_raddr[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(31),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_5_s_raddr_reg[31]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][31]\,
      O => \n_0_s_raddr[31]_i_1\
    );
\s_raddr[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(31),
      O => \n_0_s_raddr[31]_i_3\
    );
\s_raddr[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(30),
      O => \n_0_s_raddr[31]_i_4\
    );
\s_raddr[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(29),
      O => \n_0_s_raddr[31]_i_5\
    );
\s_raddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(3),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_5_s_raddr_reg[4]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][3]\,
      O => \n_0_s_raddr[3]_i_1\
    );
\s_raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(4),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_4_s_raddr_reg[4]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][4]\,
      O => \n_0_s_raddr[4]_i_1\
    );
\s_raddr[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(4),
      O => \n_0_s_raddr[4]_i_3\
    );
\s_raddr[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(3),
      O => \n_0_s_raddr[4]_i_4\
    );
\s_raddr[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_raddr(2),
      O => \n_0_s_raddr[4]_i_5\
    );
\s_raddr[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(1),
      O => \n_0_s_raddr[4]_i_6\
    );
\s_raddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(5),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_7_s_raddr_reg[8]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][5]\,
      O => \n_0_s_raddr[5]_i_1\
    );
\s_raddr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(6),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_6_s_raddr_reg[8]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][6]\,
      O => \n_0_s_raddr[6]_i_1\
    );
\s_raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(7),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_5_s_raddr_reg[8]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][7]\,
      O => \n_0_s_raddr[7]_i_1\
    );
\s_raddr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(8),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_4_s_raddr_reg[8]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][8]\,
      O => \n_0_s_raddr[8]_i_1\
    );
\s_raddr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(8),
      O => \n_0_s_raddr[8]_i_3\
    );
\s_raddr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(7),
      O => \n_0_s_raddr[8]_i_4\
    );
\s_raddr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_raddr(6),
      O => \n_0_s_raddr[8]_i_5\
    );
\s_raddr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_raddr(5),
      O => \n_0_s_raddr[8]_i_6\
    );
\s_raddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
    port map (
      I0 => s_base_raddr(9),
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      I2 => \n_7_s_raddr_reg[12]_i_2\,
      I3 => state_reg(0),
      I4 => \n_0_slv_reg_reg[9][9]\,
      O => \n_0_s_raddr[9]_i_1\
    );
\s_raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[0]_i_1\,
      Q => s_raddr(0),
      R => \<const0>\
    );
\s_raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[10]_i_1\,
      Q => s_raddr(10),
      R => \<const0>\
    );
\s_raddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[11]_i_1\,
      Q => s_raddr(11),
      R => \<const0>\
    );
\s_raddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[12]_i_1\,
      Q => s_raddr(12),
      R => \<const0>\
    );
\s_raddr_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_raddr_reg[8]_i_2\,
      CO(3) => \n_0_s_raddr_reg[12]_i_2\,
      CO(2) => \n_1_s_raddr_reg[12]_i_2\,
      CO(1) => \n_2_s_raddr_reg[12]_i_2\,
      CO(0) => \n_3_s_raddr_reg[12]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_raddr_reg[12]_i_2\,
      O(2) => \n_5_s_raddr_reg[12]_i_2\,
      O(1) => \n_6_s_raddr_reg[12]_i_2\,
      O(0) => \n_7_s_raddr_reg[12]_i_2\,
      S(3) => \n_0_s_raddr[12]_i_3\,
      S(2) => \n_0_s_raddr[12]_i_4\,
      S(1) => \n_0_s_raddr[12]_i_5\,
      S(0) => \n_0_s_raddr[12]_i_6\
    );
\s_raddr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[13]_i_1\,
      Q => s_raddr(13),
      R => \<const0>\
    );
\s_raddr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[14]_i_1\,
      Q => s_raddr(14),
      R => \<const0>\
    );
\s_raddr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[15]_i_1\,
      Q => s_raddr(15),
      R => \<const0>\
    );
\s_raddr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[16]_i_1\,
      Q => s_raddr(16),
      R => \<const0>\
    );
\s_raddr_reg[16]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_raddr_reg[12]_i_2\,
      CO(3) => \n_0_s_raddr_reg[16]_i_2\,
      CO(2) => \n_1_s_raddr_reg[16]_i_2\,
      CO(1) => \n_2_s_raddr_reg[16]_i_2\,
      CO(0) => \n_3_s_raddr_reg[16]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_raddr_reg[16]_i_2\,
      O(2) => \n_5_s_raddr_reg[16]_i_2\,
      O(1) => \n_6_s_raddr_reg[16]_i_2\,
      O(0) => \n_7_s_raddr_reg[16]_i_2\,
      S(3) => \n_0_s_raddr[16]_i_3\,
      S(2) => \n_0_s_raddr[16]_i_4\,
      S(1) => \n_0_s_raddr[16]_i_5\,
      S(0) => \n_0_s_raddr[16]_i_6\
    );
\s_raddr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[17]_i_1\,
      Q => s_raddr(17),
      R => \<const0>\
    );
\s_raddr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[18]_i_1\,
      Q => s_raddr(18),
      R => \<const0>\
    );
\s_raddr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[19]_i_1\,
      Q => s_raddr(19),
      R => \<const0>\
    );
\s_raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[1]_i_1\,
      Q => s_raddr(1),
      R => \<const0>\
    );
\s_raddr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[20]_i_1\,
      Q => s_raddr(20),
      R => \<const0>\
    );
\s_raddr_reg[20]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_raddr_reg[16]_i_2\,
      CO(3) => \n_0_s_raddr_reg[20]_i_2\,
      CO(2) => \n_1_s_raddr_reg[20]_i_2\,
      CO(1) => \n_2_s_raddr_reg[20]_i_2\,
      CO(0) => \n_3_s_raddr_reg[20]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_raddr_reg[20]_i_2\,
      O(2) => \n_5_s_raddr_reg[20]_i_2\,
      O(1) => \n_6_s_raddr_reg[20]_i_2\,
      O(0) => \n_7_s_raddr_reg[20]_i_2\,
      S(3) => \n_0_s_raddr[20]_i_3\,
      S(2) => \n_0_s_raddr[20]_i_4\,
      S(1) => \n_0_s_raddr[20]_i_5\,
      S(0) => \n_0_s_raddr[20]_i_6\
    );
\s_raddr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[21]_i_1\,
      Q => s_raddr(21),
      R => \<const0>\
    );
\s_raddr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[22]_i_1\,
      Q => s_raddr(22),
      R => \<const0>\
    );
\s_raddr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[23]_i_1\,
      Q => s_raddr(23),
      R => \<const0>\
    );
\s_raddr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[24]_i_1\,
      Q => s_raddr(24),
      R => \<const0>\
    );
\s_raddr_reg[24]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_raddr_reg[20]_i_2\,
      CO(3) => \n_0_s_raddr_reg[24]_i_2\,
      CO(2) => \n_1_s_raddr_reg[24]_i_2\,
      CO(1) => \n_2_s_raddr_reg[24]_i_2\,
      CO(0) => \n_3_s_raddr_reg[24]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_raddr_reg[24]_i_2\,
      O(2) => \n_5_s_raddr_reg[24]_i_2\,
      O(1) => \n_6_s_raddr_reg[24]_i_2\,
      O(0) => \n_7_s_raddr_reg[24]_i_2\,
      S(3) => \n_0_s_raddr[24]_i_3\,
      S(2) => \n_0_s_raddr[24]_i_4\,
      S(1) => \n_0_s_raddr[24]_i_5\,
      S(0) => \n_0_s_raddr[24]_i_6\
    );
\s_raddr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[25]_i_1\,
      Q => s_raddr(25),
      R => \<const0>\
    );
\s_raddr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[26]_i_1\,
      Q => s_raddr(26),
      R => \<const0>\
    );
\s_raddr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[27]_i_1\,
      Q => s_raddr(27),
      R => \<const0>\
    );
\s_raddr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[28]_i_1\,
      Q => s_raddr(28),
      R => \<const0>\
    );
\s_raddr_reg[28]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_raddr_reg[24]_i_2\,
      CO(3) => \n_0_s_raddr_reg[28]_i_2\,
      CO(2) => \n_1_s_raddr_reg[28]_i_2\,
      CO(1) => \n_2_s_raddr_reg[28]_i_2\,
      CO(0) => \n_3_s_raddr_reg[28]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_raddr_reg[28]_i_2\,
      O(2) => \n_5_s_raddr_reg[28]_i_2\,
      O(1) => \n_6_s_raddr_reg[28]_i_2\,
      O(0) => \n_7_s_raddr_reg[28]_i_2\,
      S(3) => \n_0_s_raddr[28]_i_3\,
      S(2) => \n_0_s_raddr[28]_i_4\,
      S(1) => \n_0_s_raddr[28]_i_5\,
      S(0) => \n_0_s_raddr[28]_i_6\
    );
\s_raddr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[29]_i_1\,
      Q => s_raddr(29),
      R => \<const0>\
    );
\s_raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[2]_i_1\,
      Q => s_raddr(2),
      R => \<const0>\
    );
\s_raddr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[30]_i_1\,
      Q => s_raddr(30),
      R => \<const0>\
    );
\s_raddr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[31]_i_1\,
      Q => s_raddr(31),
      R => \<const0>\
    );
\s_raddr_reg[31]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_raddr_reg[28]_i_2\,
      CO(3 downto 2) => \NLW_s_raddr_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_s_raddr_reg[31]_i_2\,
      CO(0) => \n_3_s_raddr_reg[31]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \NLW_s_raddr_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \n_5_s_raddr_reg[31]_i_2\,
      O(1) => \n_6_s_raddr_reg[31]_i_2\,
      O(0) => \n_7_s_raddr_reg[31]_i_2\,
      S(3) => \<const0>\,
      S(2) => \n_0_s_raddr[31]_i_3\,
      S(1) => \n_0_s_raddr[31]_i_4\,
      S(0) => \n_0_s_raddr[31]_i_5\
    );
\s_raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[3]_i_1\,
      Q => s_raddr(3),
      R => \<const0>\
    );
\s_raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[4]_i_1\,
      Q => s_raddr(4),
      R => \<const0>\
    );
\s_raddr_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_s_raddr_reg[4]_i_2\,
      CO(2) => \n_1_s_raddr_reg[4]_i_2\,
      CO(1) => \n_2_s_raddr_reg[4]_i_2\,
      CO(0) => \n_3_s_raddr_reg[4]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => s_raddr(2),
      DI(0) => \<const0>\,
      O(3) => \n_4_s_raddr_reg[4]_i_2\,
      O(2) => \n_5_s_raddr_reg[4]_i_2\,
      O(1) => \n_6_s_raddr_reg[4]_i_2\,
      O(0) => \n_7_s_raddr_reg[4]_i_2\,
      S(3) => \n_0_s_raddr[4]_i_3\,
      S(2) => \n_0_s_raddr[4]_i_4\,
      S(1) => \n_0_s_raddr[4]_i_5\,
      S(0) => \n_0_s_raddr[4]_i_6\
    );
\s_raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[5]_i_1\,
      Q => s_raddr(5),
      R => \<const0>\
    );
\s_raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[6]_i_1\,
      Q => s_raddr(6),
      R => \<const0>\
    );
\s_raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[7]_i_1\,
      Q => s_raddr(7),
      R => \<const0>\
    );
\s_raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[8]_i_1\,
      Q => s_raddr(8),
      R => \<const0>\
    );
\s_raddr_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_raddr_reg[4]_i_2\,
      CO(3) => \n_0_s_raddr_reg[8]_i_2\,
      CO(2) => \n_1_s_raddr_reg[8]_i_2\,
      CO(1) => \n_2_s_raddr_reg[8]_i_2\,
      CO(0) => \n_3_s_raddr_reg[8]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => s_raddr(5),
      O(3) => \n_4_s_raddr_reg[8]_i_2\,
      O(2) => \n_5_s_raddr_reg[8]_i_2\,
      O(1) => \n_6_s_raddr_reg[8]_i_2\,
      O(0) => \n_7_s_raddr_reg[8]_i_2\,
      S(3) => \n_0_s_raddr[8]_i_3\,
      S(2) => \n_0_s_raddr[8]_i_4\,
      S(1) => \n_0_s_raddr[8]_i_5\,
      S(0) => \n_0_s_raddr[8]_i_6\
    );
\s_raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_raddr[9]_i_1\,
      Q => s_raddr(9),
      R => \<const0>\
    );
s_rst_out_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => s_rst_out,
      Q => s_rst_out_d,
      R => \<const0>\
    );
s_rst_out_dd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => s_rst_out_d,
      Q => s_rst_out_dd,
      R => \<const0>\
    );
s_rst_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg_reg[0][1]\,
      Q => s_rst_out,
      S => n_0_axi_awready_i_1
    );
\s_rsteps_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][0]\,
      Q => s_rsteps(0),
      R => \<const0>\
    );
\s_rsteps_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][10]\,
      Q => s_rsteps(10),
      R => \<const0>\
    );
\s_rsteps_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][11]\,
      Q => s_rsteps(11),
      R => \<const0>\
    );
\s_rsteps_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][12]\,
      Q => s_rsteps(12),
      R => \<const0>\
    );
\s_rsteps_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][13]\,
      Q => s_rsteps(13),
      R => \<const0>\
    );
\s_rsteps_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][14]\,
      Q => s_rsteps(14),
      R => \<const0>\
    );
\s_rsteps_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][15]\,
      Q => s_rsteps(15),
      R => \<const0>\
    );
\s_rsteps_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][16]\,
      Q => s_rsteps(16),
      R => \<const0>\
    );
\s_rsteps_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][17]\,
      Q => s_rsteps(17),
      R => \<const0>\
    );
\s_rsteps_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][18]\,
      Q => s_rsteps(18),
      R => \<const0>\
    );
\s_rsteps_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][19]\,
      Q => s_rsteps(19),
      R => \<const0>\
    );
\s_rsteps_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][1]\,
      Q => s_rsteps(1),
      R => \<const0>\
    );
\s_rsteps_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][20]\,
      Q => s_rsteps(20),
      R => \<const0>\
    );
\s_rsteps_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][21]\,
      Q => s_rsteps(21),
      R => \<const0>\
    );
\s_rsteps_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][22]\,
      Q => s_rsteps(22),
      R => \<const0>\
    );
\s_rsteps_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][23]\,
      Q => s_rsteps(23),
      R => \<const0>\
    );
\s_rsteps_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][24]\,
      Q => s_rsteps(24),
      R => \<const0>\
    );
\s_rsteps_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][25]\,
      Q => s_rsteps(25),
      R => \<const0>\
    );
\s_rsteps_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][26]\,
      Q => s_rsteps(26),
      R => \<const0>\
    );
\s_rsteps_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][27]\,
      Q => s_rsteps(27),
      R => \<const0>\
    );
\s_rsteps_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][28]\,
      Q => s_rsteps(28),
      R => \<const0>\
    );
\s_rsteps_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][29]\,
      Q => s_rsteps(29),
      R => \<const0>\
    );
\s_rsteps_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][2]\,
      Q => s_rsteps(2),
      R => \<const0>\
    );
\s_rsteps_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][30]\,
      Q => s_rsteps(30),
      R => \<const0>\
    );
\s_rsteps_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][31]\,
      Q => s_rsteps(31),
      R => \<const0>\
    );
\s_rsteps_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][3]\,
      Q => s_rsteps(3),
      R => \<const0>\
    );
\s_rsteps_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][4]\,
      Q => s_rsteps(4),
      R => \<const0>\
    );
\s_rsteps_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][5]\,
      Q => s_rsteps(5),
      R => \<const0>\
    );
\s_rsteps_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][6]\,
      Q => s_rsteps(6),
      R => \<const0>\
    );
\s_rsteps_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][7]\,
      Q => s_rsteps(7),
      R => \<const0>\
    );
\s_rsteps_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][8]\,
      Q => s_rsteps(8),
      R => \<const0>\
    );
\s_rsteps_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[10][9]\,
      Q => s_rsteps(9),
      R => \<const0>\
    );
\s_samples_counter[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700000001"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      I2 => s_rst_out_d,
      I3 => s_rst_out,
      I4 => s_rst_out_dd,
      I5 => adc_data_valid_in,
      O => E(0)
    );
\s_samples_num_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][0]\,
      Q => s_samples_num(0),
      R => \<const0>\
    );
\s_samples_num_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][10]\,
      Q => s_samples_num(10),
      R => \<const0>\
    );
\s_samples_num_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][11]\,
      Q => s_samples_num(11),
      R => \<const0>\
    );
\s_samples_num_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][12]\,
      Q => s_samples_num(12),
      R => \<const0>\
    );
\s_samples_num_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][13]\,
      Q => s_samples_num(13),
      R => \<const0>\
    );
\s_samples_num_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][14]\,
      Q => s_samples_num(14),
      R => \<const0>\
    );
\s_samples_num_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][15]\,
      Q => s_samples_num(15),
      R => \<const0>\
    );
\s_samples_num_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][1]\,
      Q => s_samples_num(1),
      R => \<const0>\
    );
\s_samples_num_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][2]\,
      Q => s_samples_num(2),
      R => \<const0>\
    );
\s_samples_num_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][3]\,
      Q => s_samples_num(3),
      R => \<const0>\
    );
\s_samples_num_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][4]\,
      Q => s_samples_num(4),
      R => \<const0>\
    );
\s_samples_num_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][5]\,
      Q => s_samples_num(5),
      R => \<const0>\
    );
\s_samples_num_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][6]\,
      Q => s_samples_num(6),
      R => \<const0>\
    );
\s_samples_num_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][7]\,
      Q => s_samples_num(7),
      R => \<const0>\
    );
\s_samples_num_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][8]\,
      Q => s_samples_num(8),
      R => \<const0>\
    );
\s_samples_num_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_period[31]_i_1\,
      D => \n_0_slv_reg_reg[7][9]\,
      Q => s_samples_num(9),
      R => \<const0>\
    );
\s_steps_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_1_s_steps_counter_reg[31]_i_5\,
      I1 => \n_0_s_steps_counter_reg[0]\,
      O => \n_0_s_steps_counter[0]_i_1\
    );
\s_steps_counter[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_6_s_steps_counter_reg[12]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[10]_i_1\
    );
\s_steps_counter[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_5_s_steps_counter_reg[12]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[11]_i_1\
    );
\s_steps_counter[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_4_s_steps_counter_reg[12]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[12]_i_1\
    );
\s_steps_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[12]\,
      O => \n_0_s_steps_counter[12]_i_3\
    );
\s_steps_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[11]\,
      O => \n_0_s_steps_counter[12]_i_4\
    );
\s_steps_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[10]\,
      O => \n_0_s_steps_counter[12]_i_5\
    );
\s_steps_counter[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[9]\,
      O => \n_0_s_steps_counter[12]_i_6\
    );
\s_steps_counter[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_7_s_steps_counter_reg[16]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[13]_i_1\
    );
\s_steps_counter[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_6_s_steps_counter_reg[16]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[14]_i_1\
    );
\s_steps_counter[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_5_s_steps_counter_reg[16]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[15]_i_1\
    );
\s_steps_counter[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_4_s_steps_counter_reg[16]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[16]_i_1\
    );
\s_steps_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[16]\,
      O => \n_0_s_steps_counter[16]_i_3\
    );
\s_steps_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[15]\,
      O => \n_0_s_steps_counter[16]_i_4\
    );
\s_steps_counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[14]\,
      O => \n_0_s_steps_counter[16]_i_5\
    );
\s_steps_counter[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[13]\,
      O => \n_0_s_steps_counter[16]_i_6\
    );
\s_steps_counter[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_7_s_steps_counter_reg[20]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[17]_i_1\
    );
\s_steps_counter[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_6_s_steps_counter_reg[20]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[18]_i_1\
    );
\s_steps_counter[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_5_s_steps_counter_reg[20]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[19]_i_1\
    );
\s_steps_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_7_s_steps_counter_reg[4]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[1]_i_1\
    );
\s_steps_counter[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_4_s_steps_counter_reg[20]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[20]_i_1\
    );
\s_steps_counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[20]\,
      O => \n_0_s_steps_counter[20]_i_3\
    );
\s_steps_counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[19]\,
      O => \n_0_s_steps_counter[20]_i_4\
    );
\s_steps_counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[18]\,
      O => \n_0_s_steps_counter[20]_i_5\
    );
\s_steps_counter[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[17]\,
      O => \n_0_s_steps_counter[20]_i_6\
    );
\s_steps_counter[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_7_s_steps_counter_reg[24]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[21]_i_1\
    );
\s_steps_counter[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_6_s_steps_counter_reg[24]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[22]_i_1\
    );
\s_steps_counter[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_5_s_steps_counter_reg[24]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[23]_i_1\
    );
\s_steps_counter[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_4_s_steps_counter_reg[24]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[24]_i_1\
    );
\s_steps_counter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[24]\,
      O => \n_0_s_steps_counter[24]_i_3\
    );
\s_steps_counter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[23]\,
      O => \n_0_s_steps_counter[24]_i_4\
    );
\s_steps_counter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[22]\,
      O => \n_0_s_steps_counter[24]_i_5\
    );
\s_steps_counter[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[21]\,
      O => \n_0_s_steps_counter[24]_i_6\
    );
\s_steps_counter[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_7_s_steps_counter_reg[28]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[25]_i_1\
    );
\s_steps_counter[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_6_s_steps_counter_reg[28]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[26]_i_1\
    );
\s_steps_counter[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_5_s_steps_counter_reg[28]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[27]_i_1\
    );
\s_steps_counter[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_4_s_steps_counter_reg[28]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[28]_i_1\
    );
\s_steps_counter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[28]\,
      O => \n_0_s_steps_counter[28]_i_3\
    );
\s_steps_counter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[27]\,
      O => \n_0_s_steps_counter[28]_i_4\
    );
\s_steps_counter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[26]\,
      O => \n_0_s_steps_counter[28]_i_5\
    );
\s_steps_counter[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[25]\,
      O => \n_0_s_steps_counter[28]_i_6\
    );
\s_steps_counter[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_7_s_steps_counter_reg[31]_i_4\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[29]_i_1\
    );
\s_steps_counter[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_6_s_steps_counter_reg[4]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[2]_i_1\
    );
\s_steps_counter[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_6_s_steps_counter_reg[31]_i_4\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[30]_i_1\
    );
\s_steps_counter[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_s_steps_counter[31]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state_reg[8]\,
      I3 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[30]\,
      I1 => s_rsteps(30),
      I2 => \n_0_s_steps_counter_reg[31]\,
      I3 => s_rsteps(31),
      O => \n_0_s_steps_counter[31]_i_10\
    );
\s_steps_counter[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[27]\,
      I1 => s_rsteps(27),
      I2 => s_rsteps(29),
      I3 => \n_0_s_steps_counter_reg[29]\,
      I4 => s_rsteps(28),
      I5 => \n_0_s_steps_counter_reg[28]\,
      O => \n_0_s_steps_counter[31]_i_11\
    );
\s_steps_counter[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[24]\,
      I1 => s_rsteps(24),
      I2 => s_rsteps(26),
      I3 => \n_0_s_steps_counter_reg[26]\,
      I4 => s_rsteps(25),
      I5 => \n_0_s_steps_counter_reg[25]\,
      O => \n_0_s_steps_counter[31]_i_12\
    );
\s_steps_counter[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[21]\,
      I1 => s_rsteps(21),
      I2 => s_rsteps(23),
      I3 => \n_0_s_steps_counter_reg[23]\,
      I4 => s_rsteps(22),
      I5 => \n_0_s_steps_counter_reg[22]\,
      O => \n_0_s_steps_counter[31]_i_14\
    );
\s_steps_counter[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[18]\,
      I1 => s_rsteps(18),
      I2 => s_rsteps(20),
      I3 => \n_0_s_steps_counter_reg[20]\,
      I4 => s_rsteps(19),
      I5 => \n_0_s_steps_counter_reg[19]\,
      O => \n_0_s_steps_counter[31]_i_15\
    );
\s_steps_counter[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[15]\,
      I1 => s_rsteps(15),
      I2 => s_rsteps(17),
      I3 => \n_0_s_steps_counter_reg[17]\,
      I4 => s_rsteps(16),
      I5 => \n_0_s_steps_counter_reg[16]\,
      O => \n_0_s_steps_counter[31]_i_16\
    );
\s_steps_counter[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[12]\,
      I1 => s_rsteps(12),
      I2 => s_rsteps(14),
      I3 => \n_0_s_steps_counter_reg[14]\,
      I4 => s_rsteps(13),
      I5 => \n_0_s_steps_counter_reg[13]\,
      O => \n_0_s_steps_counter[31]_i_17\
    );
\s_steps_counter[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[9]\,
      I1 => s_rsteps(9),
      I2 => s_rsteps(11),
      I3 => \n_0_s_steps_counter_reg[11]\,
      I4 => s_rsteps(10),
      I5 => \n_0_s_steps_counter_reg[10]\,
      O => \n_0_s_steps_counter[31]_i_18\
    );
\s_steps_counter[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[6]\,
      I1 => s_rsteps(6),
      I2 => s_rsteps(8),
      I3 => \n_0_s_steps_counter_reg[8]\,
      I4 => s_rsteps(7),
      I5 => \n_0_s_steps_counter_reg[7]\,
      O => \n_0_s_steps_counter[31]_i_19\
    );
\s_steps_counter[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000404000000"
    )
    port map (
      I0 => \n_0_slv_reg_reg[0][1]\,
      I1 => S_AXI_ARESETN_IBUF,
      I2 => state_reg(2),
      I3 => state_reg(3),
      I4 => state_reg(1),
      I5 => state_reg(0),
      O => \n_0_s_steps_counter[31]_i_2\
    );
\s_steps_counter[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[3]\,
      I1 => s_rsteps(3),
      I2 => s_rsteps(5),
      I3 => \n_0_s_steps_counter_reg[5]\,
      I4 => s_rsteps(4),
      I5 => \n_0_s_steps_counter_reg[4]\,
      O => \n_0_s_steps_counter[31]_i_20\
    );
\s_steps_counter[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[0]\,
      I1 => s_rsteps(0),
      I2 => s_rsteps(2),
      I3 => \n_0_s_steps_counter_reg[2]\,
      I4 => s_rsteps(1),
      I5 => \n_0_s_steps_counter_reg[1]\,
      O => \n_0_s_steps_counter[31]_i_21\
    );
\s_steps_counter[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_5_s_steps_counter_reg[31]_i_4\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[31]_i_3\
    );
\s_steps_counter[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[31]\,
      O => \n_0_s_steps_counter[31]_i_6\
    );
\s_steps_counter[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[30]\,
      O => \n_0_s_steps_counter[31]_i_7\
    );
\s_steps_counter[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[29]\,
      O => \n_0_s_steps_counter[31]_i_8\
    );
\s_steps_counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_5_s_steps_counter_reg[4]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[3]_i_1\
    );
\s_steps_counter[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_4_s_steps_counter_reg[4]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[4]_i_1\
    );
\s_steps_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[4]\,
      O => \n_0_s_steps_counter[4]_i_3\
    );
\s_steps_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[3]\,
      O => \n_0_s_steps_counter[4]_i_4\
    );
\s_steps_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[2]\,
      O => \n_0_s_steps_counter[4]_i_5\
    );
\s_steps_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[1]\,
      O => \n_0_s_steps_counter[4]_i_6\
    );
\s_steps_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_7_s_steps_counter_reg[8]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[5]_i_1\
    );
\s_steps_counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_6_s_steps_counter_reg[8]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[6]_i_1\
    );
\s_steps_counter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_5_s_steps_counter_reg[8]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[7]_i_1\
    );
\s_steps_counter[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_4_s_steps_counter_reg[8]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[8]_i_1\
    );
\s_steps_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[8]\,
      O => \n_0_s_steps_counter[8]_i_3\
    );
\s_steps_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[7]\,
      O => \n_0_s_steps_counter[8]_i_4\
    );
\s_steps_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[6]\,
      O => \n_0_s_steps_counter[8]_i_5\
    );
\s_steps_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_s_steps_counter_reg[5]\,
      O => \n_0_s_steps_counter[8]_i_6\
    );
\s_steps_counter[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_7_s_steps_counter_reg[12]_i_2\,
      I1 => \n_1_s_steps_counter_reg[31]_i_5\,
      O => \n_0_s_steps_counter[9]_i_1\
    );
\s_steps_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[0]_i_1\,
      Q => \n_0_s_steps_counter_reg[0]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[10]_i_1\,
      Q => \n_0_s_steps_counter_reg[10]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[11]_i_1\,
      Q => \n_0_s_steps_counter_reg[11]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[12]_i_1\,
      Q => \n_0_s_steps_counter_reg[12]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_steps_counter_reg[8]_i_2\,
      CO(3) => \n_0_s_steps_counter_reg[12]_i_2\,
      CO(2) => \n_1_s_steps_counter_reg[12]_i_2\,
      CO(1) => \n_2_s_steps_counter_reg[12]_i_2\,
      CO(0) => \n_3_s_steps_counter_reg[12]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_steps_counter_reg[12]_i_2\,
      O(2) => \n_5_s_steps_counter_reg[12]_i_2\,
      O(1) => \n_6_s_steps_counter_reg[12]_i_2\,
      O(0) => \n_7_s_steps_counter_reg[12]_i_2\,
      S(3) => \n_0_s_steps_counter[12]_i_3\,
      S(2) => \n_0_s_steps_counter[12]_i_4\,
      S(1) => \n_0_s_steps_counter[12]_i_5\,
      S(0) => \n_0_s_steps_counter[12]_i_6\
    );
\s_steps_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[13]_i_1\,
      Q => \n_0_s_steps_counter_reg[13]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[14]_i_1\,
      Q => \n_0_s_steps_counter_reg[14]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[15]_i_1\,
      Q => \n_0_s_steps_counter_reg[15]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[16]_i_1\,
      Q => \n_0_s_steps_counter_reg[16]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_steps_counter_reg[12]_i_2\,
      CO(3) => \n_0_s_steps_counter_reg[16]_i_2\,
      CO(2) => \n_1_s_steps_counter_reg[16]_i_2\,
      CO(1) => \n_2_s_steps_counter_reg[16]_i_2\,
      CO(0) => \n_3_s_steps_counter_reg[16]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_steps_counter_reg[16]_i_2\,
      O(2) => \n_5_s_steps_counter_reg[16]_i_2\,
      O(1) => \n_6_s_steps_counter_reg[16]_i_2\,
      O(0) => \n_7_s_steps_counter_reg[16]_i_2\,
      S(3) => \n_0_s_steps_counter[16]_i_3\,
      S(2) => \n_0_s_steps_counter[16]_i_4\,
      S(1) => \n_0_s_steps_counter[16]_i_5\,
      S(0) => \n_0_s_steps_counter[16]_i_6\
    );
\s_steps_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[17]_i_1\,
      Q => \n_0_s_steps_counter_reg[17]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[18]_i_1\,
      Q => \n_0_s_steps_counter_reg[18]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[19]_i_1\,
      Q => \n_0_s_steps_counter_reg[19]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[1]_i_1\,
      Q => \n_0_s_steps_counter_reg[1]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[20]_i_1\,
      Q => \n_0_s_steps_counter_reg[20]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_steps_counter_reg[16]_i_2\,
      CO(3) => \n_0_s_steps_counter_reg[20]_i_2\,
      CO(2) => \n_1_s_steps_counter_reg[20]_i_2\,
      CO(1) => \n_2_s_steps_counter_reg[20]_i_2\,
      CO(0) => \n_3_s_steps_counter_reg[20]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_steps_counter_reg[20]_i_2\,
      O(2) => \n_5_s_steps_counter_reg[20]_i_2\,
      O(1) => \n_6_s_steps_counter_reg[20]_i_2\,
      O(0) => \n_7_s_steps_counter_reg[20]_i_2\,
      S(3) => \n_0_s_steps_counter[20]_i_3\,
      S(2) => \n_0_s_steps_counter[20]_i_4\,
      S(1) => \n_0_s_steps_counter[20]_i_5\,
      S(0) => \n_0_s_steps_counter[20]_i_6\
    );
\s_steps_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[21]_i_1\,
      Q => \n_0_s_steps_counter_reg[21]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[22]_i_1\,
      Q => \n_0_s_steps_counter_reg[22]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[23]_i_1\,
      Q => \n_0_s_steps_counter_reg[23]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[24]_i_1\,
      Q => \n_0_s_steps_counter_reg[24]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_steps_counter_reg[20]_i_2\,
      CO(3) => \n_0_s_steps_counter_reg[24]_i_2\,
      CO(2) => \n_1_s_steps_counter_reg[24]_i_2\,
      CO(1) => \n_2_s_steps_counter_reg[24]_i_2\,
      CO(0) => \n_3_s_steps_counter_reg[24]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_steps_counter_reg[24]_i_2\,
      O(2) => \n_5_s_steps_counter_reg[24]_i_2\,
      O(1) => \n_6_s_steps_counter_reg[24]_i_2\,
      O(0) => \n_7_s_steps_counter_reg[24]_i_2\,
      S(3) => \n_0_s_steps_counter[24]_i_3\,
      S(2) => \n_0_s_steps_counter[24]_i_4\,
      S(1) => \n_0_s_steps_counter[24]_i_5\,
      S(0) => \n_0_s_steps_counter[24]_i_6\
    );
\s_steps_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[25]_i_1\,
      Q => \n_0_s_steps_counter_reg[25]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[26]_i_1\,
      Q => \n_0_s_steps_counter_reg[26]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[27]_i_1\,
      Q => \n_0_s_steps_counter_reg[27]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[28]_i_1\,
      Q => \n_0_s_steps_counter_reg[28]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_steps_counter_reg[24]_i_2\,
      CO(3) => \n_0_s_steps_counter_reg[28]_i_2\,
      CO(2) => \n_1_s_steps_counter_reg[28]_i_2\,
      CO(1) => \n_2_s_steps_counter_reg[28]_i_2\,
      CO(0) => \n_3_s_steps_counter_reg[28]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_steps_counter_reg[28]_i_2\,
      O(2) => \n_5_s_steps_counter_reg[28]_i_2\,
      O(1) => \n_6_s_steps_counter_reg[28]_i_2\,
      O(0) => \n_7_s_steps_counter_reg[28]_i_2\,
      S(3) => \n_0_s_steps_counter[28]_i_3\,
      S(2) => \n_0_s_steps_counter[28]_i_4\,
      S(1) => \n_0_s_steps_counter[28]_i_5\,
      S(0) => \n_0_s_steps_counter[28]_i_6\
    );
\s_steps_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[29]_i_1\,
      Q => \n_0_s_steps_counter_reg[29]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[2]_i_1\,
      Q => \n_0_s_steps_counter_reg[2]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[30]_i_1\,
      Q => \n_0_s_steps_counter_reg[30]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[31]_i_3\,
      Q => \n_0_s_steps_counter_reg[31]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[31]_i_13\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_s_steps_counter_reg[31]_i_13\,
      CO(2) => \n_1_s_steps_counter_reg[31]_i_13\,
      CO(1) => \n_2_s_steps_counter_reg[31]_i_13\,
      CO(0) => \n_3_s_steps_counter_reg[31]_i_13\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_s_steps_counter_reg[31]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_s_steps_counter[31]_i_18\,
      S(2) => \n_0_s_steps_counter[31]_i_19\,
      S(1) => \n_0_s_steps_counter[31]_i_20\,
      S(0) => \n_0_s_steps_counter[31]_i_21\
    );
\s_steps_counter_reg[31]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_steps_counter_reg[28]_i_2\,
      CO(3 downto 2) => \NLW_s_steps_counter_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_s_steps_counter_reg[31]_i_4\,
      CO(0) => \n_3_s_steps_counter_reg[31]_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \NLW_s_steps_counter_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \n_5_s_steps_counter_reg[31]_i_4\,
      O(1) => \n_6_s_steps_counter_reg[31]_i_4\,
      O(0) => \n_7_s_steps_counter_reg[31]_i_4\,
      S(3) => \<const0>\,
      S(2) => \n_0_s_steps_counter[31]_i_6\,
      S(1) => \n_0_s_steps_counter[31]_i_7\,
      S(0) => \n_0_s_steps_counter[31]_i_8\
    );
\s_steps_counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_steps_counter_reg[31]_i_9\,
      CO(3) => \NLW_s_steps_counter_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \n_1_s_steps_counter_reg[31]_i_5\,
      CO(1) => \n_2_s_steps_counter_reg[31]_i_5\,
      CO(0) => \n_3_s_steps_counter_reg[31]_i_5\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_s_steps_counter_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_s_steps_counter[31]_i_10\,
      S(1) => \n_0_s_steps_counter[31]_i_11\,
      S(0) => \n_0_s_steps_counter[31]_i_12\
    );
\s_steps_counter_reg[31]_i_9\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_steps_counter_reg[31]_i_13\,
      CO(3) => \n_0_s_steps_counter_reg[31]_i_9\,
      CO(2) => \n_1_s_steps_counter_reg[31]_i_9\,
      CO(1) => \n_2_s_steps_counter_reg[31]_i_9\,
      CO(0) => \n_3_s_steps_counter_reg[31]_i_9\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_s_steps_counter_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_s_steps_counter[31]_i_14\,
      S(2) => \n_0_s_steps_counter[31]_i_15\,
      S(1) => \n_0_s_steps_counter[31]_i_16\,
      S(0) => \n_0_s_steps_counter[31]_i_17\
    );
\s_steps_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[3]_i_1\,
      Q => \n_0_s_steps_counter_reg[3]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[4]_i_1\,
      Q => \n_0_s_steps_counter_reg[4]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_s_steps_counter_reg[4]_i_2\,
      CO(2) => \n_1_s_steps_counter_reg[4]_i_2\,
      CO(1) => \n_2_s_steps_counter_reg[4]_i_2\,
      CO(0) => \n_3_s_steps_counter_reg[4]_i_2\,
      CYINIT => \n_0_s_steps_counter_reg[0]\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_steps_counter_reg[4]_i_2\,
      O(2) => \n_5_s_steps_counter_reg[4]_i_2\,
      O(1) => \n_6_s_steps_counter_reg[4]_i_2\,
      O(0) => \n_7_s_steps_counter_reg[4]_i_2\,
      S(3) => \n_0_s_steps_counter[4]_i_3\,
      S(2) => \n_0_s_steps_counter[4]_i_4\,
      S(1) => \n_0_s_steps_counter[4]_i_5\,
      S(0) => \n_0_s_steps_counter[4]_i_6\
    );
\s_steps_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[5]_i_1\,
      Q => \n_0_s_steps_counter_reg[5]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[6]_i_1\,
      Q => \n_0_s_steps_counter_reg[6]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[7]_i_1\,
      Q => \n_0_s_steps_counter_reg[7]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[8]_i_1\,
      Q => \n_0_s_steps_counter_reg[8]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\s_steps_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_steps_counter_reg[4]_i_2\,
      CO(3) => \n_0_s_steps_counter_reg[8]_i_2\,
      CO(2) => \n_1_s_steps_counter_reg[8]_i_2\,
      CO(1) => \n_2_s_steps_counter_reg[8]_i_2\,
      CO(0) => \n_3_s_steps_counter_reg[8]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_s_steps_counter_reg[8]_i_2\,
      O(2) => \n_5_s_steps_counter_reg[8]_i_2\,
      O(1) => \n_6_s_steps_counter_reg[8]_i_2\,
      O(0) => \n_7_s_steps_counter_reg[8]_i_2\,
      S(3) => \n_0_s_steps_counter[8]_i_3\,
      S(2) => \n_0_s_steps_counter[8]_i_4\,
      S(1) => \n_0_s_steps_counter[8]_i_5\,
      S(0) => \n_0_s_steps_counter[8]_i_6\
    );
\s_steps_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_s_steps_counter[31]_i_2\,
      D => \n_0_s_steps_counter[9]_i_1\,
      Q => \n_0_s_steps_counter_reg[9]\,
      R => \n_0_s_steps_counter[31]_i_1\
    );
\samples_num_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(0),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[0]_i_1\
    );
\samples_num_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(10),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[10]_i_1\
    );
\samples_num_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(11),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[11]_i_1\
    );
\samples_num_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(12),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[12]_i_1\
    );
\samples_num_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(13),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[13]_i_1\
    );
\samples_num_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(14),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[14]_i_1\
    );
\samples_num_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[7]\,
      I1 => \n_0_FSM_onehot_state_reg[6]\,
      I2 => \n_0_FSM_onehot_state_reg[4]\,
      I3 => \n_0_FSM_onehot_state_reg[5]\,
      I4 => state_reg(1),
      I5 => \n_0_FSM_onehot_state[10]_i_1\,
      O => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(15),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[15]_i_2\
    );
\samples_num_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(1),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[1]_i_1\
    );
\samples_num_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(2),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[2]_i_1\
    );
\samples_num_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(3),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[3]_i_1\
    );
\samples_num_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(4),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[4]_i_1\
    );
\samples_num_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(5),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[5]_i_1\
    );
\samples_num_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(6),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[6]_i_1\
    );
\samples_num_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(7),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[7]_i_1\
    );
\samples_num_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(8),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[8]_i_1\
    );
\samples_num_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[9]\,
      I1 => \n_0_FSM_onehot_state_reg[8]\,
      I2 => \n_0_FSM_onehot_state_reg[10]\,
      I3 => s_samples_num(9),
      I4 => state_reg(0),
      O => \n_0_samples_num_out[9]_i_1\
    );
\samples_num_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[0]_i_1\,
      Q => samples_num(0),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[10]_i_1\,
      Q => samples_num(10),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[11]_i_1\,
      Q => samples_num(11),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[12]_i_1\,
      Q => samples_num(12),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[13]_i_1\,
      Q => samples_num(13),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[14]_i_1\,
      Q => samples_num(14),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[15]_i_2\,
      Q => samples_num(15),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[1]_i_1\,
      Q => samples_num(1),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[2]_i_1\,
      Q => samples_num(2),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[3]_i_1\,
      Q => samples_num(3),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[4]_i_1\,
      Q => samples_num(4),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[5]_i_1\,
      Q => samples_num(5),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[6]_i_1\,
      Q => samples_num(6),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[7]_i_1\,
      Q => samples_num(7),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[8]_i_1\,
      Q => samples_num(8),
      R => \n_0_samples_num_out[15]_i_1\
    );
\samples_num_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => \n_0_samples_num_out[9]_i_1\,
      Q => samples_num(9),
      R => \n_0_samples_num_out[15]_i_1\
    );
\serd_loop[0].ISERDESE2_data_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => s_rst_out_dd,
      I1 => s_rst_out,
      I2 => s_rst_out_d,
      O => rst_in
    );
\slv_reg[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \^o7\,
      I2 => \n_0_slv_reg[0][7]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[0][0]_i_1\
    );
\slv_reg[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][10]\,
      I2 => \n_0_slv_reg[0][15]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[0][10]_i_1\
    );
\slv_reg[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][11]\,
      I2 => \n_0_slv_reg[0][15]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[0][11]_i_1\
    );
\slv_reg[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][12]\,
      I2 => \n_0_slv_reg[0][15]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[0][12]_i_1\
    );
\slv_reg[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][13]\,
      I2 => \n_0_slv_reg[0][15]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[0][13]_i_1\
    );
\slv_reg[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][14]\,
      I2 => \n_0_slv_reg[0][15]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[0][14]_i_1\
    );
\slv_reg[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][15]\,
      I2 => \n_0_slv_reg[0][15]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[0][15]_i_1\
    );
\slv_reg[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \n_0_slv_reg[0][15]_i_2\
    );
\slv_reg[0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][16]\,
      I2 => \n_0_slv_reg[0][23]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[0][16]_i_1\
    );
\slv_reg[0][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][17]\,
      I2 => \n_0_slv_reg[0][23]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[0][17]_i_1\
    );
\slv_reg[0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][18]\,
      I2 => \n_0_slv_reg[0][23]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[0][18]_i_1\
    );
\slv_reg[0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][19]\,
      I2 => \n_0_slv_reg[0][23]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[0][19]_i_1\
    );
\slv_reg[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][1]\,
      I2 => \n_0_slv_reg[0][7]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[0][1]_i_1\
    );
\slv_reg[0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][20]\,
      I2 => \n_0_slv_reg[0][23]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[0][20]_i_1\
    );
\slv_reg[0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][21]\,
      I2 => \n_0_slv_reg[0][23]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[0][21]_i_1\
    );
\slv_reg[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][22]\,
      I2 => \n_0_slv_reg[0][23]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[0][22]_i_1\
    );
\slv_reg[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][23]\,
      I2 => \n_0_slv_reg[0][23]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[0][23]_i_1\
    );
\slv_reg[0][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \n_0_slv_reg[0][23]_i_2\
    );
\slv_reg[0][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][24]\,
      I2 => \n_0_slv_reg[0][31]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[0][24]_i_1\
    );
\slv_reg[0][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][25]\,
      I2 => \n_0_slv_reg[0][31]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[0][25]_i_1\
    );
\slv_reg[0][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][26]\,
      I2 => \n_0_slv_reg[0][31]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[0][26]_i_1\
    );
\slv_reg[0][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][27]\,
      I2 => \n_0_slv_reg[0][31]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[0][27]_i_1\
    );
\slv_reg[0][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][28]\,
      I2 => \n_0_slv_reg[0][31]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[0][28]_i_1\
    );
\slv_reg[0][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][29]\,
      I2 => \n_0_slv_reg[0][31]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[0][29]_i_1\
    );
\slv_reg[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \^test_patt_en\,
      I2 => \n_0_slv_reg[0][7]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[0][2]_i_1\
    );
\slv_reg[0][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][30]\,
      I2 => \n_0_slv_reg[0][31]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[0][30]_i_1\
    );
\slv_reg[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][31]\,
      I2 => \n_0_slv_reg[0][31]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[0][31]_i_1\
    );
\slv_reg[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \n_0_slv_reg[0][31]_i_2\
    );
\slv_reg[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \^prefix_en_in\,
      I2 => \n_0_slv_reg[0][7]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[0][3]_i_1\
    );
\slv_reg[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][4]\,
      I2 => \n_0_slv_reg[0][7]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[0][4]_i_1\
    );
\slv_reg[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][5]\,
      I2 => \n_0_slv_reg[0][7]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[0][5]_i_1\
    );
\slv_reg[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][6]\,
      I2 => \n_0_slv_reg[0][7]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[0][6]_i_1\
    );
\slv_reg[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][7]\,
      I2 => \n_0_slv_reg[0][7]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[0][7]_i_1\
    );
\slv_reg[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \n_0_slv_reg[0][7]_i_2\
    );
\slv_reg[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][8]\,
      I2 => \n_0_slv_reg[0][15]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[0][8]_i_1\
    );
\slv_reg[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[0][9]\,
      I2 => \n_0_slv_reg[0][15]_i_2\,
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[0][9]_i_1\
    );
\slv_reg[10][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][0]\,
      I2 => \slv_reg[10]_12\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[10][0]_i_1\
    );
\slv_reg[10][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][10]\,
      I2 => \slv_reg[10]_12\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[10][10]_i_1\
    );
\slv_reg[10][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][11]\,
      I2 => \slv_reg[10]_12\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[10][11]_i_1\
    );
\slv_reg[10][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][12]\,
      I2 => \slv_reg[10]_12\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[10][12]_i_1\
    );
\slv_reg[10][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][13]\,
      I2 => \slv_reg[10]_12\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[10][13]_i_1\
    );
\slv_reg[10][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][14]\,
      I2 => \slv_reg[10]_12\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[10][14]_i_1\
    );
\slv_reg[10][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][15]\,
      I2 => \slv_reg[10]_12\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[10][15]_i_1\
    );
\slv_reg[10][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[10]_12\(15)
    );
\slv_reg[10][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][16]\,
      I2 => \slv_reg[10]_12\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[10][16]_i_1\
    );
\slv_reg[10][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][17]\,
      I2 => \slv_reg[10]_12\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[10][17]_i_1\
    );
\slv_reg[10][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][18]\,
      I2 => \slv_reg[10]_12\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[10][18]_i_1\
    );
\slv_reg[10][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][19]\,
      I2 => \slv_reg[10]_12\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[10][19]_i_1\
    );
\slv_reg[10][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][1]\,
      I2 => \slv_reg[10]_12\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[10][1]_i_1\
    );
\slv_reg[10][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][20]\,
      I2 => \slv_reg[10]_12\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[10][20]_i_1\
    );
\slv_reg[10][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][21]\,
      I2 => \slv_reg[10]_12\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[10][21]_i_1\
    );
\slv_reg[10][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][22]\,
      I2 => \slv_reg[10]_12\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[10][22]_i_1\
    );
\slv_reg[10][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][23]\,
      I2 => \slv_reg[10]_12\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[10][23]_i_1\
    );
\slv_reg[10][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[10]_12\(23)
    );
\slv_reg[10][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][24]\,
      I2 => \slv_reg[10]_12\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[10][24]_i_1\
    );
\slv_reg[10][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][25]\,
      I2 => \slv_reg[10]_12\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[10][25]_i_1\
    );
\slv_reg[10][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][26]\,
      I2 => \slv_reg[10]_12\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[10][26]_i_1\
    );
\slv_reg[10][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][27]\,
      I2 => \slv_reg[10]_12\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[10][27]_i_1\
    );
\slv_reg[10][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][28]\,
      I2 => \slv_reg[10]_12\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[10][28]_i_1\
    );
\slv_reg[10][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][29]\,
      I2 => \slv_reg[10]_12\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[10][29]_i_1\
    );
\slv_reg[10][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][2]\,
      I2 => \slv_reg[10]_12\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[10][2]_i_1\
    );
\slv_reg[10][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][30]\,
      I2 => \slv_reg[10]_12\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[10][30]_i_1\
    );
\slv_reg[10][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][31]\,
      I2 => \slv_reg[10]_12\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[10][31]_i_1\
    );
\slv_reg[10][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[10]_12\(31)
    );
\slv_reg[10][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][3]\,
      I2 => \slv_reg[10]_12\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[10][3]_i_1\
    );
\slv_reg[10][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][4]\,
      I2 => \slv_reg[10]_12\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[10][4]_i_1\
    );
\slv_reg[10][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][5]\,
      I2 => \slv_reg[10]_12\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[10][5]_i_1\
    );
\slv_reg[10][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][6]\,
      I2 => \slv_reg[10]_12\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[10][6]_i_1\
    );
\slv_reg[10][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][7]\,
      I2 => \slv_reg[10]_12\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[10][7]_i_1\
    );
\slv_reg[10][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[10]_12\(7)
    );
\slv_reg[10][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][8]\,
      I2 => \slv_reg[10]_12\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[10][8]_i_1\
    );
\slv_reg[10][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[10][9]\,
      I2 => \slv_reg[10]_12\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[10][9]_i_1\
    );
\slv_reg[11][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][0]\,
      I2 => \slv_reg[11]_5\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[11][0]_i_1\
    );
\slv_reg[11][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][10]\,
      I2 => \slv_reg[11]_5\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[11][10]_i_1\
    );
\slv_reg[11][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][11]\,
      I2 => \slv_reg[11]_5\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[11][11]_i_1\
    );
\slv_reg[11][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][12]\,
      I2 => \slv_reg[11]_5\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[11][12]_i_1\
    );
\slv_reg[11][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][13]\,
      I2 => \slv_reg[11]_5\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[11][13]_i_1\
    );
\slv_reg[11][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][14]\,
      I2 => \slv_reg[11]_5\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[11][14]_i_1\
    );
\slv_reg[11][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][15]\,
      I2 => \slv_reg[11]_5\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[11][15]_i_1\
    );
\slv_reg[11][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[11]_5\(15)
    );
\slv_reg[11][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][16]\,
      I2 => \slv_reg[11]_5\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[11][16]_i_1\
    );
\slv_reg[11][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][17]\,
      I2 => \slv_reg[11]_5\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[11][17]_i_1\
    );
\slv_reg[11][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][18]\,
      I2 => \slv_reg[11]_5\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[11][18]_i_1\
    );
\slv_reg[11][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][19]\,
      I2 => \slv_reg[11]_5\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[11][19]_i_1\
    );
\slv_reg[11][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][1]\,
      I2 => \slv_reg[11]_5\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[11][1]_i_1\
    );
\slv_reg[11][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][20]\,
      I2 => \slv_reg[11]_5\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[11][20]_i_1\
    );
\slv_reg[11][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][21]\,
      I2 => \slv_reg[11]_5\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[11][21]_i_1\
    );
\slv_reg[11][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][22]\,
      I2 => \slv_reg[11]_5\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[11][22]_i_1\
    );
\slv_reg[11][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][23]\,
      I2 => \slv_reg[11]_5\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[11][23]_i_1\
    );
\slv_reg[11][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[11]_5\(23)
    );
\slv_reg[11][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][24]\,
      I2 => \slv_reg[11]_5\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[11][24]_i_1\
    );
\slv_reg[11][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][25]\,
      I2 => \slv_reg[11]_5\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[11][25]_i_1\
    );
\slv_reg[11][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][26]\,
      I2 => \slv_reg[11]_5\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[11][26]_i_1\
    );
\slv_reg[11][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][27]\,
      I2 => \slv_reg[11]_5\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[11][27]_i_1\
    );
\slv_reg[11][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][28]\,
      I2 => \slv_reg[11]_5\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[11][28]_i_1\
    );
\slv_reg[11][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][29]\,
      I2 => \slv_reg[11]_5\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[11][29]_i_1\
    );
\slv_reg[11][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][2]\,
      I2 => \slv_reg[11]_5\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[11][2]_i_1\
    );
\slv_reg[11][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][30]\,
      I2 => \slv_reg[11]_5\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[11][30]_i_1\
    );
\slv_reg[11][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][31]\,
      I2 => \slv_reg[11]_5\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[11][31]_i_1\
    );
\slv_reg[11][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[11]_5\(31)
    );
\slv_reg[11][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][3]\,
      I2 => \slv_reg[11]_5\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[11][3]_i_1\
    );
\slv_reg[11][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][4]\,
      I2 => \slv_reg[11]_5\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[11][4]_i_1\
    );
\slv_reg[11][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][5]\,
      I2 => \slv_reg[11]_5\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[11][5]_i_1\
    );
\slv_reg[11][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][6]\,
      I2 => \slv_reg[11]_5\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[11][6]_i_1\
    );
\slv_reg[11][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][7]\,
      I2 => \slv_reg[11]_5\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[11][7]_i_1\
    );
\slv_reg[11][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[11]_5\(7)
    );
\slv_reg[11][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][8]\,
      I2 => \slv_reg[11]_5\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[11][8]_i_1\
    );
\slv_reg[11][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[11][9]\,
      I2 => \slv_reg[11]_5\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[11][9]_i_1\
    );
\slv_reg[12][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][0]\,
      I2 => \slv_reg[12]_4\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[12][0]_i_1\
    );
\slv_reg[12][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][10]\,
      I2 => \slv_reg[12]_4\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[12][10]_i_1\
    );
\slv_reg[12][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][11]\,
      I2 => \slv_reg[12]_4\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[12][11]_i_1\
    );
\slv_reg[12][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][12]\,
      I2 => \slv_reg[12]_4\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[12][12]_i_1\
    );
\slv_reg[12][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][13]\,
      I2 => \slv_reg[12]_4\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[12][13]_i_1\
    );
\slv_reg[12][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][14]\,
      I2 => \slv_reg[12]_4\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[12][14]_i_1\
    );
\slv_reg[12][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][15]\,
      I2 => \slv_reg[12]_4\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[12][15]_i_1\
    );
\slv_reg[12][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[12]_4\(15)
    );
\slv_reg[12][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][16]\,
      I2 => \slv_reg[12]_4\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[12][16]_i_1\
    );
\slv_reg[12][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][17]\,
      I2 => \slv_reg[12]_4\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[12][17]_i_1\
    );
\slv_reg[12][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][18]\,
      I2 => \slv_reg[12]_4\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[12][18]_i_1\
    );
\slv_reg[12][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][19]\,
      I2 => \slv_reg[12]_4\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[12][19]_i_1\
    );
\slv_reg[12][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][1]\,
      I2 => \slv_reg[12]_4\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[12][1]_i_1\
    );
\slv_reg[12][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][20]\,
      I2 => \slv_reg[12]_4\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[12][20]_i_1\
    );
\slv_reg[12][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][21]\,
      I2 => \slv_reg[12]_4\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[12][21]_i_1\
    );
\slv_reg[12][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][22]\,
      I2 => \slv_reg[12]_4\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[12][22]_i_1\
    );
\slv_reg[12][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][23]\,
      I2 => \slv_reg[12]_4\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[12][23]_i_1\
    );
\slv_reg[12][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[12]_4\(23)
    );
\slv_reg[12][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][24]\,
      I2 => \slv_reg[12]_4\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[12][24]_i_1\
    );
\slv_reg[12][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][25]\,
      I2 => \slv_reg[12]_4\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[12][25]_i_1\
    );
\slv_reg[12][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][26]\,
      I2 => \slv_reg[12]_4\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[12][26]_i_1\
    );
\slv_reg[12][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][27]\,
      I2 => \slv_reg[12]_4\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[12][27]_i_1\
    );
\slv_reg[12][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][28]\,
      I2 => \slv_reg[12]_4\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[12][28]_i_1\
    );
\slv_reg[12][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][29]\,
      I2 => \slv_reg[12]_4\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[12][29]_i_1\
    );
\slv_reg[12][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][2]\,
      I2 => \slv_reg[12]_4\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[12][2]_i_1\
    );
\slv_reg[12][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][30]\,
      I2 => \slv_reg[12]_4\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[12][30]_i_1\
    );
\slv_reg[12][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][31]\,
      I2 => \slv_reg[12]_4\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[12][31]_i_1\
    );
\slv_reg[12][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[12]_4\(31)
    );
\slv_reg[12][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][3]\,
      I2 => \slv_reg[12]_4\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[12][3]_i_1\
    );
\slv_reg[12][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][4]\,
      I2 => \slv_reg[12]_4\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[12][4]_i_1\
    );
\slv_reg[12][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][5]\,
      I2 => \slv_reg[12]_4\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[12][5]_i_1\
    );
\slv_reg[12][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][6]\,
      I2 => \slv_reg[12]_4\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[12][6]_i_1\
    );
\slv_reg[12][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][7]\,
      I2 => \slv_reg[12]_4\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[12][7]_i_1\
    );
\slv_reg[12][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[12]_4\(7)
    );
\slv_reg[12][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][8]\,
      I2 => \slv_reg[12]_4\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[12][8]_i_1\
    );
\slv_reg[12][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[12][9]\,
      I2 => \slv_reg[12]_4\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[12][9]_i_1\
    );
\slv_reg[13][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][0]\,
      I2 => \slv_reg[13]_3\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[13][0]_i_1\
    );
\slv_reg[13][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][10]\,
      I2 => \slv_reg[13]_3\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[13][10]_i_1\
    );
\slv_reg[13][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][11]\,
      I2 => \slv_reg[13]_3\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[13][11]_i_1\
    );
\slv_reg[13][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][12]\,
      I2 => \slv_reg[13]_3\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[13][12]_i_1\
    );
\slv_reg[13][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][13]\,
      I2 => \slv_reg[13]_3\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[13][13]_i_1\
    );
\slv_reg[13][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][14]\,
      I2 => \slv_reg[13]_3\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[13][14]_i_1\
    );
\slv_reg[13][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][15]\,
      I2 => \slv_reg[13]_3\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[13][15]_i_1\
    );
\slv_reg[13][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[13]_3\(15)
    );
\slv_reg[13][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][16]\,
      I2 => \slv_reg[13]_3\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[13][16]_i_1\
    );
\slv_reg[13][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][17]\,
      I2 => \slv_reg[13]_3\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[13][17]_i_1\
    );
\slv_reg[13][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][18]\,
      I2 => \slv_reg[13]_3\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[13][18]_i_1\
    );
\slv_reg[13][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][19]\,
      I2 => \slv_reg[13]_3\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[13][19]_i_1\
    );
\slv_reg[13][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][1]\,
      I2 => \slv_reg[13]_3\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[13][1]_i_1\
    );
\slv_reg[13][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][20]\,
      I2 => \slv_reg[13]_3\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[13][20]_i_1\
    );
\slv_reg[13][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][21]\,
      I2 => \slv_reg[13]_3\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[13][21]_i_1\
    );
\slv_reg[13][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][22]\,
      I2 => \slv_reg[13]_3\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[13][22]_i_1\
    );
\slv_reg[13][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][23]\,
      I2 => \slv_reg[13]_3\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[13][23]_i_1\
    );
\slv_reg[13][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[13]_3\(23)
    );
\slv_reg[13][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][24]\,
      I2 => \slv_reg[13]_3\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[13][24]_i_1\
    );
\slv_reg[13][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][25]\,
      I2 => \slv_reg[13]_3\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[13][25]_i_1\
    );
\slv_reg[13][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][26]\,
      I2 => \slv_reg[13]_3\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[13][26]_i_1\
    );
\slv_reg[13][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][27]\,
      I2 => \slv_reg[13]_3\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[13][27]_i_1\
    );
\slv_reg[13][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][28]\,
      I2 => \slv_reg[13]_3\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[13][28]_i_1\
    );
\slv_reg[13][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][29]\,
      I2 => \slv_reg[13]_3\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[13][29]_i_1\
    );
\slv_reg[13][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][2]\,
      I2 => \slv_reg[13]_3\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[13][2]_i_1\
    );
\slv_reg[13][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][30]\,
      I2 => \slv_reg[13]_3\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[13][30]_i_1\
    );
\slv_reg[13][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][31]\,
      I2 => \slv_reg[13]_3\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[13][31]_i_1\
    );
\slv_reg[13][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[13]_3\(31)
    );
\slv_reg[13][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][3]\,
      I2 => \slv_reg[13]_3\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[13][3]_i_1\
    );
\slv_reg[13][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][4]\,
      I2 => \slv_reg[13]_3\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[13][4]_i_1\
    );
\slv_reg[13][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][5]\,
      I2 => \slv_reg[13]_3\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[13][5]_i_1\
    );
\slv_reg[13][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][6]\,
      I2 => \slv_reg[13]_3\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[13][6]_i_1\
    );
\slv_reg[13][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][7]\,
      I2 => \slv_reg[13]_3\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[13][7]_i_1\
    );
\slv_reg[13][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[13]_3\(7)
    );
\slv_reg[13][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][8]\,
      I2 => \slv_reg[13]_3\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[13][8]_i_1\
    );
\slv_reg[13][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[13][9]\,
      I2 => \slv_reg[13]_3\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[13][9]_i_1\
    );
\slv_reg[14][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][0]\,
      I2 => \slv_reg[14]_2\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[14][0]_i_1\
    );
\slv_reg[14][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][10]\,
      I2 => \slv_reg[14]_2\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[14][10]_i_1\
    );
\slv_reg[14][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][11]\,
      I2 => \slv_reg[14]_2\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[14][11]_i_1\
    );
\slv_reg[14][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][12]\,
      I2 => \slv_reg[14]_2\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[14][12]_i_1\
    );
\slv_reg[14][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][13]\,
      I2 => \slv_reg[14]_2\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[14][13]_i_1\
    );
\slv_reg[14][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][14]\,
      I2 => \slv_reg[14]_2\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[14][14]_i_1\
    );
\slv_reg[14][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][15]\,
      I2 => \slv_reg[14]_2\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[14][15]_i_1\
    );
\slv_reg[14][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[14]_2\(15)
    );
\slv_reg[14][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][16]\,
      I2 => \slv_reg[14]_2\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[14][16]_i_1\
    );
\slv_reg[14][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][17]\,
      I2 => \slv_reg[14]_2\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[14][17]_i_1\
    );
\slv_reg[14][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][18]\,
      I2 => \slv_reg[14]_2\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[14][18]_i_1\
    );
\slv_reg[14][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][19]\,
      I2 => \slv_reg[14]_2\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[14][19]_i_1\
    );
\slv_reg[14][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][1]\,
      I2 => \slv_reg[14]_2\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[14][1]_i_1\
    );
\slv_reg[14][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][20]\,
      I2 => \slv_reg[14]_2\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[14][20]_i_1\
    );
\slv_reg[14][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][21]\,
      I2 => \slv_reg[14]_2\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[14][21]_i_1\
    );
\slv_reg[14][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][22]\,
      I2 => \slv_reg[14]_2\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[14][22]_i_1\
    );
\slv_reg[14][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][23]\,
      I2 => \slv_reg[14]_2\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[14][23]_i_1\
    );
\slv_reg[14][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[14]_2\(23)
    );
\slv_reg[14][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][24]\,
      I2 => \slv_reg[14]_2\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[14][24]_i_1\
    );
\slv_reg[14][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][25]\,
      I2 => \slv_reg[14]_2\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[14][25]_i_1\
    );
\slv_reg[14][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][26]\,
      I2 => \slv_reg[14]_2\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[14][26]_i_1\
    );
\slv_reg[14][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][27]\,
      I2 => \slv_reg[14]_2\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[14][27]_i_1\
    );
\slv_reg[14][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][28]\,
      I2 => \slv_reg[14]_2\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[14][28]_i_1\
    );
\slv_reg[14][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][29]\,
      I2 => \slv_reg[14]_2\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[14][29]_i_1\
    );
\slv_reg[14][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][2]\,
      I2 => \slv_reg[14]_2\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[14][2]_i_1\
    );
\slv_reg[14][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][30]\,
      I2 => \slv_reg[14]_2\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[14][30]_i_1\
    );
\slv_reg[14][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][31]\,
      I2 => \slv_reg[14]_2\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[14][31]_i_1\
    );
\slv_reg[14][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[14]_2\(31)
    );
\slv_reg[14][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][3]\,
      I2 => \slv_reg[14]_2\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[14][3]_i_1\
    );
\slv_reg[14][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][4]\,
      I2 => \slv_reg[14]_2\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[14][4]_i_1\
    );
\slv_reg[14][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][5]\,
      I2 => \slv_reg[14]_2\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[14][5]_i_1\
    );
\slv_reg[14][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][6]\,
      I2 => \slv_reg[14]_2\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[14][6]_i_1\
    );
\slv_reg[14][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][7]\,
      I2 => \slv_reg[14]_2\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[14][7]_i_1\
    );
\slv_reg[14][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[14]_2\(7)
    );
\slv_reg[14][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][8]\,
      I2 => \slv_reg[14]_2\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[14][8]_i_1\
    );
\slv_reg[14][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[14][9]\,
      I2 => \slv_reg[14]_2\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[14][9]_i_1\
    );
\slv_reg[15][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][0]\,
      I2 => \slv_reg[15]_1\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[15][0]_i_1\
    );
\slv_reg[15][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][10]\,
      I2 => \slv_reg[15]_1\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[15][10]_i_1\
    );
\slv_reg[15][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][11]\,
      I2 => \slv_reg[15]_1\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[15][11]_i_1\
    );
\slv_reg[15][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][12]\,
      I2 => \slv_reg[15]_1\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[15][12]_i_1\
    );
\slv_reg[15][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][13]\,
      I2 => \slv_reg[15]_1\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[15][13]_i_1\
    );
\slv_reg[15][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][14]\,
      I2 => \slv_reg[15]_1\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[15][14]_i_1\
    );
\slv_reg[15][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][15]\,
      I2 => \slv_reg[15]_1\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[15][15]_i_1\
    );
\slv_reg[15][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[15]_1\(15)
    );
\slv_reg[15][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][16]\,
      I2 => \slv_reg[15]_1\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[15][16]_i_1\
    );
\slv_reg[15][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][17]\,
      I2 => \slv_reg[15]_1\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[15][17]_i_1\
    );
\slv_reg[15][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][18]\,
      I2 => \slv_reg[15]_1\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[15][18]_i_1\
    );
\slv_reg[15][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][19]\,
      I2 => \slv_reg[15]_1\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[15][19]_i_1\
    );
\slv_reg[15][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][1]\,
      I2 => \slv_reg[15]_1\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[15][1]_i_1\
    );
\slv_reg[15][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][20]\,
      I2 => \slv_reg[15]_1\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[15][20]_i_1\
    );
\slv_reg[15][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][21]\,
      I2 => \slv_reg[15]_1\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[15][21]_i_1\
    );
\slv_reg[15][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][22]\,
      I2 => \slv_reg[15]_1\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[15][22]_i_1\
    );
\slv_reg[15][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][23]\,
      I2 => \slv_reg[15]_1\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[15][23]_i_1\
    );
\slv_reg[15][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[15]_1\(23)
    );
\slv_reg[15][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][24]\,
      I2 => \slv_reg[15]_1\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[15][24]_i_1\
    );
\slv_reg[15][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][25]\,
      I2 => \slv_reg[15]_1\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[15][25]_i_1\
    );
\slv_reg[15][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][26]\,
      I2 => \slv_reg[15]_1\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[15][26]_i_1\
    );
\slv_reg[15][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][27]\,
      I2 => \slv_reg[15]_1\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[15][27]_i_1\
    );
\slv_reg[15][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][28]\,
      I2 => \slv_reg[15]_1\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[15][28]_i_1\
    );
\slv_reg[15][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][29]\,
      I2 => \slv_reg[15]_1\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[15][29]_i_1\
    );
\slv_reg[15][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][2]\,
      I2 => \slv_reg[15]_1\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[15][2]_i_1\
    );
\slv_reg[15][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][30]\,
      I2 => \slv_reg[15]_1\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[15][30]_i_1\
    );
\slv_reg[15][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][31]\,
      I2 => \slv_reg[15]_1\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[15][31]_i_1\
    );
\slv_reg[15][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[15]_1\(31)
    );
\slv_reg[15][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][3]\,
      I2 => \slv_reg[15]_1\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[15][3]_i_1\
    );
\slv_reg[15][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][4]\,
      I2 => \slv_reg[15]_1\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[15][4]_i_1\
    );
\slv_reg[15][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][5]\,
      I2 => \slv_reg[15]_1\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[15][5]_i_1\
    );
\slv_reg[15][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][6]\,
      I2 => \slv_reg[15]_1\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[15][6]_i_1\
    );
\slv_reg[15][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][7]\,
      I2 => \slv_reg[15]_1\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[15][7]_i_1\
    );
\slv_reg[15][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[15]_1\(7)
    );
\slv_reg[15][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][8]\,
      I2 => \slv_reg[15]_1\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[15][8]_i_1\
    );
\slv_reg[15][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[15][9]\,
      I2 => \slv_reg[15]_1\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[15][9]_i_1\
    );
\slv_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_slv_reg[1][0]_i_2\,
      I1 => \n_0_FSM_onehot_state_reg[5]\,
      I2 => \n_0_FSM_onehot_state_reg[4]\,
      I3 => \n_0_slv_reg[1][0]_i_3\,
      I4 => \n_0_FSM_onehot_state_reg[8]\,
      I5 => \n_0_FSM_onehot_state_reg[10]\,
      O => \n_0_slv_reg[1][0]_i_1\
    );
\slv_reg[1][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[3]\,
      I1 => \n_0_FSM_onehot_state_reg[2]\,
      O => \n_0_slv_reg[1][0]_i_2\
    );
\slv_reg[1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state_reg[0]\,
      I1 => \n_0_FSM_onehot_state_reg[9]\,
      I2 => S_AXI_ARESETN_IBUF,
      I3 => \n_0_FSM_onehot_state_reg[7]\,
      I4 => \n_0_FSM_onehot_state_reg[1]\,
      I5 => \n_0_FSM_onehot_state_reg[6]\,
      O => \n_0_slv_reg[1][0]_i_3\
    );
\slv_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(10),
      O => \n_0_slv_reg[1][10]_i_1\
    );
\slv_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(11),
      O => \n_0_slv_reg[1][11]_i_1\
    );
\slv_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(12),
      O => \n_0_slv_reg[1][12]_i_1\
    );
\slv_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(13),
      O => \n_0_slv_reg[1][13]_i_1\
    );
\slv_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(14),
      O => \n_0_slv_reg[1][14]_i_1\
    );
\slv_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(15),
      O => \n_0_slv_reg[1][15]_i_1\
    );
\slv_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(16),
      O => \n_0_slv_reg[1][16]_i_1\
    );
\slv_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(17),
      O => \n_0_slv_reg[1][17]_i_1\
    );
\slv_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(18),
      O => \n_0_slv_reg[1][18]_i_1\
    );
\slv_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(19),
      O => \n_0_slv_reg[1][19]_i_1\
    );
\slv_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => state_reg(2),
      I2 => state_reg(1),
      I3 => \n_0_FSM_onehot_state_reg[10]\,
      I4 => \n_0_FSM_onehot_state_reg[8]\,
      I5 => \n_0_FSM_onehot_state_reg[9]\,
      O => \n_0_slv_reg[1][1]_i_1\
    );
\slv_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(20),
      O => \n_0_slv_reg[1][20]_i_1\
    );
\slv_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(21),
      O => \n_0_slv_reg[1][21]_i_1\
    );
\slv_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(22),
      O => \n_0_slv_reg[1][22]_i_1\
    );
\slv_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(23),
      O => \n_0_slv_reg[1][23]_i_1\
    );
\slv_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(24),
      O => \n_0_slv_reg[1][24]_i_1\
    );
\slv_reg[1][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(25),
      O => \n_0_slv_reg[1][25]_i_1\
    );
\slv_reg[1][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(26),
      O => \n_0_slv_reg[1][26]_i_1\
    );
\slv_reg[1][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(27),
      O => \n_0_slv_reg[1][27]_i_1\
    );
\slv_reg[1][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(28),
      O => \n_0_slv_reg[1][28]_i_1\
    );
\slv_reg[1][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(29),
      O => \n_0_slv_reg[1][29]_i_1\
    );
\slv_reg[1][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(30),
      O => \n_0_slv_reg[1][30]_i_1\
    );
\slv_reg[1][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(31),
      O => \n_0_slv_reg[1][31]_i_1\
    );
\slv_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(4),
      O => \n_0_slv_reg[1][4]_i_1\
    );
\slv_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(5),
      O => \n_0_slv_reg[1][5]_i_1\
    );
\slv_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(6),
      O => \n_0_slv_reg[1][6]_i_1\
    );
\slv_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(7),
      O => \n_0_slv_reg[1][7]_i_1\
    );
\slv_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(8),
      O => \n_0_slv_reg[1][8]_i_1\
    );
\slv_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \slv_reg_reg[1]_15\(9),
      O => \n_0_slv_reg[1][9]_i_1\
    );
\slv_reg[2][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][0]\,
      I2 => \slv_reg[2]_10\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[2][0]_i_1\
    );
\slv_reg[2][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][10]\,
      I2 => \slv_reg[2]_10\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[2][10]_i_1\
    );
\slv_reg[2][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][11]\,
      I2 => \slv_reg[2]_10\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[2][11]_i_1\
    );
\slv_reg[2][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][12]\,
      I2 => \slv_reg[2]_10\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[2][12]_i_1\
    );
\slv_reg[2][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][13]\,
      I2 => \slv_reg[2]_10\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[2][13]_i_1\
    );
\slv_reg[2][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][14]\,
      I2 => \slv_reg[2]_10\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[2][14]_i_1\
    );
\slv_reg[2][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][15]\,
      I2 => \slv_reg[2]_10\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[2][15]_i_1\
    );
\slv_reg[2][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[2]_10\(15)
    );
\slv_reg[2][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][16]\,
      I2 => \slv_reg[2]_10\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[2][16]_i_1\
    );
\slv_reg[2][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][17]\,
      I2 => \slv_reg[2]_10\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[2][17]_i_1\
    );
\slv_reg[2][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][18]\,
      I2 => \slv_reg[2]_10\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[2][18]_i_1\
    );
\slv_reg[2][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][19]\,
      I2 => \slv_reg[2]_10\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[2][19]_i_1\
    );
\slv_reg[2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][1]\,
      I2 => \slv_reg[2]_10\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[2][1]_i_1\
    );
\slv_reg[2][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][20]\,
      I2 => \slv_reg[2]_10\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[2][20]_i_1\
    );
\slv_reg[2][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][21]\,
      I2 => \slv_reg[2]_10\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[2][21]_i_1\
    );
\slv_reg[2][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][22]\,
      I2 => \slv_reg[2]_10\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[2][22]_i_1\
    );
\slv_reg[2][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][23]\,
      I2 => \slv_reg[2]_10\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[2][23]_i_1\
    );
\slv_reg[2][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[2]_10\(23)
    );
\slv_reg[2][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][24]\,
      I2 => \slv_reg[2]_10\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[2][24]_i_1\
    );
\slv_reg[2][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][25]\,
      I2 => \slv_reg[2]_10\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[2][25]_i_1\
    );
\slv_reg[2][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][26]\,
      I2 => \slv_reg[2]_10\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[2][26]_i_1\
    );
\slv_reg[2][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][27]\,
      I2 => \slv_reg[2]_10\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[2][27]_i_1\
    );
\slv_reg[2][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][28]\,
      I2 => \slv_reg[2]_10\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[2][28]_i_1\
    );
\slv_reg[2][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][29]\,
      I2 => \slv_reg[2]_10\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[2][29]_i_1\
    );
\slv_reg[2][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][2]\,
      I2 => \slv_reg[2]_10\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[2][2]_i_1\
    );
\slv_reg[2][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][30]\,
      I2 => \slv_reg[2]_10\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[2][30]_i_1\
    );
\slv_reg[2][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][31]\,
      I2 => \slv_reg[2]_10\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[2][31]_i_1\
    );
\slv_reg[2][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[2]_10\(31)
    );
\slv_reg[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][3]\,
      I2 => \slv_reg[2]_10\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[2][3]_i_1\
    );
\slv_reg[2][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][4]\,
      I2 => \slv_reg[2]_10\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[2][4]_i_1\
    );
\slv_reg[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][5]\,
      I2 => \slv_reg[2]_10\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[2][5]_i_1\
    );
\slv_reg[2][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][6]\,
      I2 => \slv_reg[2]_10\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[2][6]_i_1\
    );
\slv_reg[2][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][7]\,
      I2 => \slv_reg[2]_10\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[2][7]_i_1\
    );
\slv_reg[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[2]_10\(7)
    );
\slv_reg[2][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][8]\,
      I2 => \slv_reg[2]_10\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[2][8]_i_1\
    );
\slv_reg[2][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[2][9]\,
      I2 => \slv_reg[2]_10\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[2][9]_i_1\
    );
\slv_reg[3][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][0]\,
      I2 => \slv_reg[3]_9\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[3][0]_i_1\
    );
\slv_reg[3][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][10]\,
      I2 => \slv_reg[3]_9\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[3][10]_i_1\
    );
\slv_reg[3][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][11]\,
      I2 => \slv_reg[3]_9\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[3][11]_i_1\
    );
\slv_reg[3][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][12]\,
      I2 => \slv_reg[3]_9\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[3][12]_i_1\
    );
\slv_reg[3][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][13]\,
      I2 => \slv_reg[3]_9\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[3][13]_i_1\
    );
\slv_reg[3][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][14]\,
      I2 => \slv_reg[3]_9\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[3][14]_i_1\
    );
\slv_reg[3][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][15]\,
      I2 => \slv_reg[3]_9\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[3][15]_i_1\
    );
\slv_reg[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[3]_9\(15)
    );
\slv_reg[3][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][16]\,
      I2 => \slv_reg[3]_9\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[3][16]_i_1\
    );
\slv_reg[3][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][17]\,
      I2 => \slv_reg[3]_9\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[3][17]_i_1\
    );
\slv_reg[3][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][18]\,
      I2 => \slv_reg[3]_9\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[3][18]_i_1\
    );
\slv_reg[3][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][19]\,
      I2 => \slv_reg[3]_9\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[3][19]_i_1\
    );
\slv_reg[3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][1]\,
      I2 => \slv_reg[3]_9\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[3][1]_i_1\
    );
\slv_reg[3][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][20]\,
      I2 => \slv_reg[3]_9\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[3][20]_i_1\
    );
\slv_reg[3][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][21]\,
      I2 => \slv_reg[3]_9\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[3][21]_i_1\
    );
\slv_reg[3][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][22]\,
      I2 => \slv_reg[3]_9\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[3][22]_i_1\
    );
\slv_reg[3][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][23]\,
      I2 => \slv_reg[3]_9\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[3][23]_i_1\
    );
\slv_reg[3][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[3]_9\(23)
    );
\slv_reg[3][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][24]\,
      I2 => \slv_reg[3]_9\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[3][24]_i_1\
    );
\slv_reg[3][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][25]\,
      I2 => \slv_reg[3]_9\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[3][25]_i_1\
    );
\slv_reg[3][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][26]\,
      I2 => \slv_reg[3]_9\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[3][26]_i_1\
    );
\slv_reg[3][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][27]\,
      I2 => \slv_reg[3]_9\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[3][27]_i_1\
    );
\slv_reg[3][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][28]\,
      I2 => \slv_reg[3]_9\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[3][28]_i_1\
    );
\slv_reg[3][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][29]\,
      I2 => \slv_reg[3]_9\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[3][29]_i_1\
    );
\slv_reg[3][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][2]\,
      I2 => \slv_reg[3]_9\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[3][2]_i_1\
    );
\slv_reg[3][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][30]\,
      I2 => \slv_reg[3]_9\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[3][30]_i_1\
    );
\slv_reg[3][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][31]\,
      I2 => \slv_reg[3]_9\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[3][31]_i_1\
    );
\slv_reg[3][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[3]_9\(31)
    );
\slv_reg[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][3]\,
      I2 => \slv_reg[3]_9\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[3][3]_i_1\
    );
\slv_reg[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][4]\,
      I2 => \slv_reg[3]_9\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[3][4]_i_1\
    );
\slv_reg[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][5]\,
      I2 => \slv_reg[3]_9\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[3][5]_i_1\
    );
\slv_reg[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][6]\,
      I2 => \slv_reg[3]_9\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[3][6]_i_1\
    );
\slv_reg[3][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][7]\,
      I2 => \slv_reg[3]_9\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[3][7]_i_1\
    );
\slv_reg[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[3]_9\(7)
    );
\slv_reg[3][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][8]\,
      I2 => \slv_reg[3]_9\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[3][8]_i_1\
    );
\slv_reg[3][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[3][9]\,
      I2 => \slv_reg[3]_9\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[3][9]_i_1\
    );
\slv_reg[4][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][0]\,
      I2 => \slv_reg[4]_8\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[4][0]_i_1\
    );
\slv_reg[4][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][10]\,
      I2 => \slv_reg[4]_8\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[4][10]_i_1\
    );
\slv_reg[4][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][11]\,
      I2 => \slv_reg[4]_8\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[4][11]_i_1\
    );
\slv_reg[4][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][12]\,
      I2 => \slv_reg[4]_8\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[4][12]_i_1\
    );
\slv_reg[4][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][13]\,
      I2 => \slv_reg[4]_8\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[4][13]_i_1\
    );
\slv_reg[4][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][14]\,
      I2 => \slv_reg[4]_8\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[4][14]_i_1\
    );
\slv_reg[4][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][15]\,
      I2 => \slv_reg[4]_8\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[4][15]_i_1\
    );
\slv_reg[4][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[4]_8\(15)
    );
\slv_reg[4][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][16]\,
      I2 => \slv_reg[4]_8\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[4][16]_i_1\
    );
\slv_reg[4][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][17]\,
      I2 => \slv_reg[4]_8\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[4][17]_i_1\
    );
\slv_reg[4][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][18]\,
      I2 => \slv_reg[4]_8\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[4][18]_i_1\
    );
\slv_reg[4][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][19]\,
      I2 => \slv_reg[4]_8\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[4][19]_i_1\
    );
\slv_reg[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][1]\,
      I2 => \slv_reg[4]_8\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[4][1]_i_1\
    );
\slv_reg[4][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][20]\,
      I2 => \slv_reg[4]_8\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[4][20]_i_1\
    );
\slv_reg[4][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][21]\,
      I2 => \slv_reg[4]_8\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[4][21]_i_1\
    );
\slv_reg[4][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][22]\,
      I2 => \slv_reg[4]_8\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[4][22]_i_1\
    );
\slv_reg[4][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][23]\,
      I2 => \slv_reg[4]_8\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[4][23]_i_1\
    );
\slv_reg[4][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[4]_8\(23)
    );
\slv_reg[4][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][24]\,
      I2 => \slv_reg[4]_8\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[4][24]_i_1\
    );
\slv_reg[4][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][25]\,
      I2 => \slv_reg[4]_8\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[4][25]_i_1\
    );
\slv_reg[4][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][26]\,
      I2 => \slv_reg[4]_8\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[4][26]_i_1\
    );
\slv_reg[4][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][27]\,
      I2 => \slv_reg[4]_8\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[4][27]_i_1\
    );
\slv_reg[4][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][28]\,
      I2 => \slv_reg[4]_8\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[4][28]_i_1\
    );
\slv_reg[4][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][29]\,
      I2 => \slv_reg[4]_8\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[4][29]_i_1\
    );
\slv_reg[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][2]\,
      I2 => \slv_reg[4]_8\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[4][2]_i_1\
    );
\slv_reg[4][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][30]\,
      I2 => \slv_reg[4]_8\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[4][30]_i_1\
    );
\slv_reg[4][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][31]\,
      I2 => \slv_reg[4]_8\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[4][31]_i_1\
    );
\slv_reg[4][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[4]_8\(31)
    );
\slv_reg[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][3]\,
      I2 => \slv_reg[4]_8\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[4][3]_i_1\
    );
\slv_reg[4][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][4]\,
      I2 => \slv_reg[4]_8\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[4][4]_i_1\
    );
\slv_reg[4][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][5]\,
      I2 => \slv_reg[4]_8\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[4][5]_i_1\
    );
\slv_reg[4][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][6]\,
      I2 => \slv_reg[4]_8\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[4][6]_i_1\
    );
\slv_reg[4][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][7]\,
      I2 => \slv_reg[4]_8\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[4][7]_i_1\
    );
\slv_reg[4][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[4]_8\(7)
    );
\slv_reg[4][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][8]\,
      I2 => \slv_reg[4]_8\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[4][8]_i_1\
    );
\slv_reg[4][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[4][9]\,
      I2 => \slv_reg[4]_8\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[4][9]_i_1\
    );
\slv_reg[5][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][0]\,
      I2 => \slv_reg[5]_7\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[5][0]_i_1\
    );
\slv_reg[5][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][10]\,
      I2 => \slv_reg[5]_7\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[5][10]_i_1\
    );
\slv_reg[5][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][11]\,
      I2 => \slv_reg[5]_7\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[5][11]_i_1\
    );
\slv_reg[5][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][12]\,
      I2 => \slv_reg[5]_7\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[5][12]_i_1\
    );
\slv_reg[5][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][13]\,
      I2 => \slv_reg[5]_7\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[5][13]_i_1\
    );
\slv_reg[5][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][14]\,
      I2 => \slv_reg[5]_7\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[5][14]_i_1\
    );
\slv_reg[5][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][15]\,
      I2 => \slv_reg[5]_7\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[5][15]_i_1\
    );
\slv_reg[5][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[5]_7\(15)
    );
\slv_reg[5][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][16]\,
      I2 => \slv_reg[5]_7\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[5][16]_i_1\
    );
\slv_reg[5][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][17]\,
      I2 => \slv_reg[5]_7\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[5][17]_i_1\
    );
\slv_reg[5][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][18]\,
      I2 => \slv_reg[5]_7\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[5][18]_i_1\
    );
\slv_reg[5][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][19]\,
      I2 => \slv_reg[5]_7\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[5][19]_i_1\
    );
\slv_reg[5][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][1]\,
      I2 => \slv_reg[5]_7\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[5][1]_i_1\
    );
\slv_reg[5][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][20]\,
      I2 => \slv_reg[5]_7\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[5][20]_i_1\
    );
\slv_reg[5][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][21]\,
      I2 => \slv_reg[5]_7\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[5][21]_i_1\
    );
\slv_reg[5][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][22]\,
      I2 => \slv_reg[5]_7\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[5][22]_i_1\
    );
\slv_reg[5][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][23]\,
      I2 => \slv_reg[5]_7\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[5][23]_i_1\
    );
\slv_reg[5][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[5]_7\(23)
    );
\slv_reg[5][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][24]\,
      I2 => \slv_reg[5]_7\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[5][24]_i_1\
    );
\slv_reg[5][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][25]\,
      I2 => \slv_reg[5]_7\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[5][25]_i_1\
    );
\slv_reg[5][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][26]\,
      I2 => \slv_reg[5]_7\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[5][26]_i_1\
    );
\slv_reg[5][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][27]\,
      I2 => \slv_reg[5]_7\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[5][27]_i_1\
    );
\slv_reg[5][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][28]\,
      I2 => \slv_reg[5]_7\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[5][28]_i_1\
    );
\slv_reg[5][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][29]\,
      I2 => \slv_reg[5]_7\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[5][29]_i_1\
    );
\slv_reg[5][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][2]\,
      I2 => \slv_reg[5]_7\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[5][2]_i_1\
    );
\slv_reg[5][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][30]\,
      I2 => \slv_reg[5]_7\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[5][30]_i_1\
    );
\slv_reg[5][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][31]\,
      I2 => \slv_reg[5]_7\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[5][31]_i_1\
    );
\slv_reg[5][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[5]_7\(31)
    );
\slv_reg[5][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][3]\,
      I2 => \slv_reg[5]_7\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[5][3]_i_1\
    );
\slv_reg[5][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][4]\,
      I2 => \slv_reg[5]_7\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[5][4]_i_1\
    );
\slv_reg[5][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][5]\,
      I2 => \slv_reg[5]_7\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[5][5]_i_1\
    );
\slv_reg[5][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][6]\,
      I2 => \slv_reg[5]_7\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[5][6]_i_1\
    );
\slv_reg[5][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][7]\,
      I2 => \slv_reg[5]_7\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[5][7]_i_1\
    );
\slv_reg[5][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[5]_7\(7)
    );
\slv_reg[5][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][8]\,
      I2 => \slv_reg[5]_7\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[5][8]_i_1\
    );
\slv_reg[5][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[5][9]\,
      I2 => \slv_reg[5]_7\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[5][9]_i_1\
    );
\slv_reg[6][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][0]\,
      I2 => \slv_reg[6]_13\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[6][0]_i_1\
    );
\slv_reg[6][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][10]\,
      I2 => \slv_reg[6]_13\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[6][10]_i_1\
    );
\slv_reg[6][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][11]\,
      I2 => \slv_reg[6]_13\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[6][11]_i_1\
    );
\slv_reg[6][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][12]\,
      I2 => \slv_reg[6]_13\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[6][12]_i_1\
    );
\slv_reg[6][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][13]\,
      I2 => \slv_reg[6]_13\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[6][13]_i_1\
    );
\slv_reg[6][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][14]\,
      I2 => \slv_reg[6]_13\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[6][14]_i_1\
    );
\slv_reg[6][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][15]\,
      I2 => \slv_reg[6]_13\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[6][15]_i_1\
    );
\slv_reg[6][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[6]_13\(15)
    );
\slv_reg[6][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][16]\,
      I2 => \slv_reg[6]_13\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[6][16]_i_1\
    );
\slv_reg[6][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][17]\,
      I2 => \slv_reg[6]_13\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[6][17]_i_1\
    );
\slv_reg[6][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][18]\,
      I2 => \slv_reg[6]_13\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[6][18]_i_1\
    );
\slv_reg[6][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][19]\,
      I2 => \slv_reg[6]_13\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[6][19]_i_1\
    );
\slv_reg[6][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][1]\,
      I2 => \slv_reg[6]_13\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[6][1]_i_1\
    );
\slv_reg[6][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][20]\,
      I2 => \slv_reg[6]_13\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[6][20]_i_1\
    );
\slv_reg[6][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][21]\,
      I2 => \slv_reg[6]_13\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[6][21]_i_1\
    );
\slv_reg[6][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][22]\,
      I2 => \slv_reg[6]_13\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[6][22]_i_1\
    );
\slv_reg[6][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][23]\,
      I2 => \slv_reg[6]_13\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[6][23]_i_1\
    );
\slv_reg[6][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[6]_13\(23)
    );
\slv_reg[6][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][24]\,
      I2 => \slv_reg[6]_13\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[6][24]_i_1\
    );
\slv_reg[6][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][25]\,
      I2 => \slv_reg[6]_13\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[6][25]_i_1\
    );
\slv_reg[6][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][26]\,
      I2 => \slv_reg[6]_13\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[6][26]_i_1\
    );
\slv_reg[6][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][27]\,
      I2 => \slv_reg[6]_13\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[6][27]_i_1\
    );
\slv_reg[6][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][28]\,
      I2 => \slv_reg[6]_13\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[6][28]_i_1\
    );
\slv_reg[6][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][29]\,
      I2 => \slv_reg[6]_13\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[6][29]_i_1\
    );
\slv_reg[6][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][2]\,
      I2 => \slv_reg[6]_13\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[6][2]_i_1\
    );
\slv_reg[6][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][30]\,
      I2 => \slv_reg[6]_13\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[6][30]_i_1\
    );
\slv_reg[6][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][31]\,
      I2 => \slv_reg[6]_13\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[6][31]_i_1\
    );
\slv_reg[6][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[6]_13\(31)
    );
\slv_reg[6][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][3]\,
      I2 => \slv_reg[6]_13\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[6][3]_i_1\
    );
\slv_reg[6][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][4]\,
      I2 => \slv_reg[6]_13\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[6][4]_i_1\
    );
\slv_reg[6][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][5]\,
      I2 => \slv_reg[6]_13\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[6][5]_i_1\
    );
\slv_reg[6][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][6]\,
      I2 => \slv_reg[6]_13\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[6][6]_i_1\
    );
\slv_reg[6][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][7]\,
      I2 => \slv_reg[6]_13\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[6][7]_i_1\
    );
\slv_reg[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[6]_13\(7)
    );
\slv_reg[6][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][8]\,
      I2 => \slv_reg[6]_13\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[6][8]_i_1\
    );
\slv_reg[6][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[6][9]\,
      I2 => \slv_reg[6]_13\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[6][9]_i_1\
    );
\slv_reg[7][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][0]\,
      I2 => \slv_reg[7]_6\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[7][0]_i_1\
    );
\slv_reg[7][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][10]\,
      I2 => \slv_reg[7]_6\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[7][10]_i_1\
    );
\slv_reg[7][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][11]\,
      I2 => \slv_reg[7]_6\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[7][11]_i_1\
    );
\slv_reg[7][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][12]\,
      I2 => \slv_reg[7]_6\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[7][12]_i_1\
    );
\slv_reg[7][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][13]\,
      I2 => \slv_reg[7]_6\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[7][13]_i_1\
    );
\slv_reg[7][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][14]\,
      I2 => \slv_reg[7]_6\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[7][14]_i_1\
    );
\slv_reg[7][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][15]\,
      I2 => \slv_reg[7]_6\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[7][15]_i_1\
    );
\slv_reg[7][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[7]_6\(15)
    );
\slv_reg[7][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][16]\,
      I2 => \slv_reg[7]_6\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[7][16]_i_1\
    );
\slv_reg[7][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][17]\,
      I2 => \slv_reg[7]_6\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[7][17]_i_1\
    );
\slv_reg[7][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][18]\,
      I2 => \slv_reg[7]_6\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[7][18]_i_1\
    );
\slv_reg[7][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][19]\,
      I2 => \slv_reg[7]_6\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[7][19]_i_1\
    );
\slv_reg[7][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][1]\,
      I2 => \slv_reg[7]_6\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[7][1]_i_1\
    );
\slv_reg[7][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][20]\,
      I2 => \slv_reg[7]_6\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[7][20]_i_1\
    );
\slv_reg[7][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][21]\,
      I2 => \slv_reg[7]_6\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[7][21]_i_1\
    );
\slv_reg[7][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][22]\,
      I2 => \slv_reg[7]_6\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[7][22]_i_1\
    );
\slv_reg[7][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][23]\,
      I2 => \slv_reg[7]_6\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[7][23]_i_1\
    );
\slv_reg[7][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[7]_6\(23)
    );
\slv_reg[7][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][24]\,
      I2 => \slv_reg[7]_6\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[7][24]_i_1\
    );
\slv_reg[7][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][25]\,
      I2 => \slv_reg[7]_6\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[7][25]_i_1\
    );
\slv_reg[7][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][26]\,
      I2 => \slv_reg[7]_6\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[7][26]_i_1\
    );
\slv_reg[7][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][27]\,
      I2 => \slv_reg[7]_6\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[7][27]_i_1\
    );
\slv_reg[7][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][28]\,
      I2 => \slv_reg[7]_6\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[7][28]_i_1\
    );
\slv_reg[7][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][29]\,
      I2 => \slv_reg[7]_6\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[7][29]_i_1\
    );
\slv_reg[7][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][2]\,
      I2 => \slv_reg[7]_6\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[7][2]_i_1\
    );
\slv_reg[7][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][30]\,
      I2 => \slv_reg[7]_6\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[7][30]_i_1\
    );
\slv_reg[7][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][31]\,
      I2 => \slv_reg[7]_6\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[7][31]_i_1\
    );
\slv_reg[7][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[7]_6\(31)
    );
\slv_reg[7][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][3]\,
      I2 => \slv_reg[7]_6\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[7][3]_i_1\
    );
\slv_reg[7][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][4]\,
      I2 => \slv_reg[7]_6\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[7][4]_i_1\
    );
\slv_reg[7][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][5]\,
      I2 => \slv_reg[7]_6\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[7][5]_i_1\
    );
\slv_reg[7][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][6]\,
      I2 => \slv_reg[7]_6\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[7][6]_i_1\
    );
\slv_reg[7][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][7]\,
      I2 => \slv_reg[7]_6\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[7][7]_i_1\
    );
\slv_reg[7][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[7]_6\(7)
    );
\slv_reg[7][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][8]\,
      I2 => \slv_reg[7]_6\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[7][8]_i_1\
    );
\slv_reg[7][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[7][9]\,
      I2 => \slv_reg[7]_6\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[7][9]_i_1\
    );
\slv_reg[8][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][0]\,
      I2 => \slv_reg[8]_14\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[8][0]_i_1\
    );
\slv_reg[8][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][10]\,
      I2 => \slv_reg[8]_14\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[8][10]_i_1\
    );
\slv_reg[8][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][11]\,
      I2 => \slv_reg[8]_14\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[8][11]_i_1\
    );
\slv_reg[8][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][12]\,
      I2 => \slv_reg[8]_14\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[8][12]_i_1\
    );
\slv_reg[8][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][13]\,
      I2 => \slv_reg[8]_14\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[8][13]_i_1\
    );
\slv_reg[8][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][14]\,
      I2 => \slv_reg[8]_14\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[8][14]_i_1\
    );
\slv_reg[8][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][15]\,
      I2 => \slv_reg[8]_14\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[8][15]_i_1\
    );
\slv_reg[8][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[8]_14\(15)
    );
\slv_reg[8][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][16]\,
      I2 => \slv_reg[8]_14\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[8][16]_i_1\
    );
\slv_reg[8][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][17]\,
      I2 => \slv_reg[8]_14\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[8][17]_i_1\
    );
\slv_reg[8][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][18]\,
      I2 => \slv_reg[8]_14\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[8][18]_i_1\
    );
\slv_reg[8][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][19]\,
      I2 => \slv_reg[8]_14\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[8][19]_i_1\
    );
\slv_reg[8][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][1]\,
      I2 => \slv_reg[8]_14\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[8][1]_i_1\
    );
\slv_reg[8][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][20]\,
      I2 => \slv_reg[8]_14\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[8][20]_i_1\
    );
\slv_reg[8][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][21]\,
      I2 => \slv_reg[8]_14\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[8][21]_i_1\
    );
\slv_reg[8][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][22]\,
      I2 => \slv_reg[8]_14\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[8][22]_i_1\
    );
\slv_reg[8][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][23]\,
      I2 => \slv_reg[8]_14\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[8][23]_i_1\
    );
\slv_reg[8][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[8]_14\(23)
    );
\slv_reg[8][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][24]\,
      I2 => \slv_reg[8]_14\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[8][24]_i_1\
    );
\slv_reg[8][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][25]\,
      I2 => \slv_reg[8]_14\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[8][25]_i_1\
    );
\slv_reg[8][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][26]\,
      I2 => \slv_reg[8]_14\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[8][26]_i_1\
    );
\slv_reg[8][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][27]\,
      I2 => \slv_reg[8]_14\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[8][27]_i_1\
    );
\slv_reg[8][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][28]\,
      I2 => \slv_reg[8]_14\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[8][28]_i_1\
    );
\slv_reg[8][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][29]\,
      I2 => \slv_reg[8]_14\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[8][29]_i_1\
    );
\slv_reg[8][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][2]\,
      I2 => \slv_reg[8]_14\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[8][2]_i_1\
    );
\slv_reg[8][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][30]\,
      I2 => \slv_reg[8]_14\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[8][30]_i_1\
    );
\slv_reg[8][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][31]\,
      I2 => \slv_reg[8]_14\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[8][31]_i_1\
    );
\slv_reg[8][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[8]_14\(31)
    );
\slv_reg[8][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][3]\,
      I2 => \slv_reg[8]_14\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[8][3]_i_1\
    );
\slv_reg[8][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][4]\,
      I2 => \slv_reg[8]_14\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[8][4]_i_1\
    );
\slv_reg[8][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][5]\,
      I2 => \slv_reg[8]_14\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[8][5]_i_1\
    );
\slv_reg[8][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][6]\,
      I2 => \slv_reg[8]_14\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[8][6]_i_1\
    );
\slv_reg[8][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][7]\,
      I2 => \slv_reg[8]_14\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[8][7]_i_1\
    );
\slv_reg[8][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[8]_14\(7)
    );
\slv_reg[8][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][8]\,
      I2 => \slv_reg[8]_14\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[8][8]_i_1\
    );
\slv_reg[8][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[8][9]\,
      I2 => \slv_reg[8]_14\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[8][9]_i_1\
    );
\slv_reg[9][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][0]\,
      I2 => \slv_reg[9]_11\(7),
      I3 => \S_AXI_WDATA_IBUF[0]\,
      O => \n_0_slv_reg[9][0]_i_1\
    );
\slv_reg[9][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][10]\,
      I2 => \slv_reg[9]_11\(15),
      I3 => \S_AXI_WDATA_IBUF[10]\,
      O => \n_0_slv_reg[9][10]_i_1\
    );
\slv_reg[9][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][11]\,
      I2 => \slv_reg[9]_11\(15),
      I3 => \S_AXI_WDATA_IBUF[11]\,
      O => \n_0_slv_reg[9][11]_i_1\
    );
\slv_reg[9][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][12]\,
      I2 => \slv_reg[9]_11\(15),
      I3 => \S_AXI_WDATA_IBUF[12]\,
      O => \n_0_slv_reg[9][12]_i_1\
    );
\slv_reg[9][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][13]\,
      I2 => \slv_reg[9]_11\(15),
      I3 => \S_AXI_WDATA_IBUF[13]\,
      O => \n_0_slv_reg[9][13]_i_1\
    );
\slv_reg[9][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][14]\,
      I2 => \slv_reg[9]_11\(15),
      I3 => \S_AXI_WDATA_IBUF[14]\,
      O => \n_0_slv_reg[9][14]_i_1\
    );
\slv_reg[9][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][15]\,
      I2 => \slv_reg[9]_11\(15),
      I3 => \S_AXI_WDATA_IBUF[15]\,
      O => \n_0_slv_reg[9][15]_i_1\
    );
\slv_reg[9][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[1]\,
      O => \slv_reg[9]_11\(15)
    );
\slv_reg[9][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][16]\,
      I2 => \slv_reg[9]_11\(23),
      I3 => \S_AXI_WDATA_IBUF[16]\,
      O => \n_0_slv_reg[9][16]_i_1\
    );
\slv_reg[9][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][17]\,
      I2 => \slv_reg[9]_11\(23),
      I3 => \S_AXI_WDATA_IBUF[17]\,
      O => \n_0_slv_reg[9][17]_i_1\
    );
\slv_reg[9][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][18]\,
      I2 => \slv_reg[9]_11\(23),
      I3 => \S_AXI_WDATA_IBUF[18]\,
      O => \n_0_slv_reg[9][18]_i_1\
    );
\slv_reg[9][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][19]\,
      I2 => \slv_reg[9]_11\(23),
      I3 => \S_AXI_WDATA_IBUF[19]\,
      O => \n_0_slv_reg[9][19]_i_1\
    );
\slv_reg[9][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][1]\,
      I2 => \slv_reg[9]_11\(7),
      I3 => \S_AXI_WDATA_IBUF[1]\,
      O => \n_0_slv_reg[9][1]_i_1\
    );
\slv_reg[9][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][20]\,
      I2 => \slv_reg[9]_11\(23),
      I3 => \S_AXI_WDATA_IBUF[20]\,
      O => \n_0_slv_reg[9][20]_i_1\
    );
\slv_reg[9][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][21]\,
      I2 => \slv_reg[9]_11\(23),
      I3 => \S_AXI_WDATA_IBUF[21]\,
      O => \n_0_slv_reg[9][21]_i_1\
    );
\slv_reg[9][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][22]\,
      I2 => \slv_reg[9]_11\(23),
      I3 => \S_AXI_WDATA_IBUF[22]\,
      O => \n_0_slv_reg[9][22]_i_1\
    );
\slv_reg[9][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][23]\,
      I2 => \slv_reg[9]_11\(23),
      I3 => \S_AXI_WDATA_IBUF[23]\,
      O => \n_0_slv_reg[9][23]_i_1\
    );
\slv_reg[9][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[2]\,
      O => \slv_reg[9]_11\(23)
    );
\slv_reg[9][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][24]\,
      I2 => \slv_reg[9]_11\(31),
      I3 => \S_AXI_WDATA_IBUF[24]\,
      O => \n_0_slv_reg[9][24]_i_1\
    );
\slv_reg[9][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][25]\,
      I2 => \slv_reg[9]_11\(31),
      I3 => \S_AXI_WDATA_IBUF[25]\,
      O => \n_0_slv_reg[9][25]_i_1\
    );
\slv_reg[9][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][26]\,
      I2 => \slv_reg[9]_11\(31),
      I3 => \S_AXI_WDATA_IBUF[26]\,
      O => \n_0_slv_reg[9][26]_i_1\
    );
\slv_reg[9][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][27]\,
      I2 => \slv_reg[9]_11\(31),
      I3 => \S_AXI_WDATA_IBUF[27]\,
      O => \n_0_slv_reg[9][27]_i_1\
    );
\slv_reg[9][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][28]\,
      I2 => \slv_reg[9]_11\(31),
      I3 => \S_AXI_WDATA_IBUF[28]\,
      O => \n_0_slv_reg[9][28]_i_1\
    );
\slv_reg[9][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][29]\,
      I2 => \slv_reg[9]_11\(31),
      I3 => \S_AXI_WDATA_IBUF[29]\,
      O => \n_0_slv_reg[9][29]_i_1\
    );
\slv_reg[9][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][2]\,
      I2 => \slv_reg[9]_11\(7),
      I3 => \S_AXI_WDATA_IBUF[2]\,
      O => \n_0_slv_reg[9][2]_i_1\
    );
\slv_reg[9][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][30]\,
      I2 => \slv_reg[9]_11\(31),
      I3 => \S_AXI_WDATA_IBUF[30]\,
      O => \n_0_slv_reg[9][30]_i_1\
    );
\slv_reg[9][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][31]\,
      I2 => \slv_reg[9]_11\(31),
      I3 => \S_AXI_WDATA_IBUF[31]\,
      O => \n_0_slv_reg[9][31]_i_1\
    );
\slv_reg[9][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[3]\,
      O => \slv_reg[9]_11\(31)
    );
\slv_reg[9][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][3]\,
      I2 => \slv_reg[9]_11\(7),
      I3 => \S_AXI_WDATA_IBUF[3]\,
      O => \n_0_slv_reg[9][3]_i_1\
    );
\slv_reg[9][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][4]\,
      I2 => \slv_reg[9]_11\(7),
      I3 => \S_AXI_WDATA_IBUF[4]\,
      O => \n_0_slv_reg[9][4]_i_1\
    );
\slv_reg[9][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][5]\,
      I2 => \slv_reg[9]_11\(7),
      I3 => \S_AXI_WDATA_IBUF[5]\,
      O => \n_0_slv_reg[9][5]_i_1\
    );
\slv_reg[9][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][6]\,
      I2 => \slv_reg[9]_11\(7),
      I3 => \S_AXI_WDATA_IBUF[6]\,
      O => \n_0_slv_reg[9][6]_i_1\
    );
\slv_reg[9][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][7]\,
      I2 => \slv_reg[9]_11\(7),
      I3 => \S_AXI_WDATA_IBUF[7]\,
      O => \n_0_slv_reg[9][7]_i_1\
    );
\slv_reg[9][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => n_0_axi_bvalid_i_2,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => \S_AXI_WSTRB_IBUF[0]\,
      O => \slv_reg[9]_11\(7)
    );
\slv_reg[9][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][8]\,
      I2 => \slv_reg[9]_11\(15),
      I3 => \S_AXI_WDATA_IBUF[8]\,
      O => \n_0_slv_reg[9][8]_i_1\
    );
\slv_reg[9][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => S_AXI_ARESETN_IBUF,
      I1 => \n_0_slv_reg_reg[9][9]\,
      I2 => \slv_reg[9]_11\(15),
      I3 => \S_AXI_WDATA_IBUF[9]\,
      O => \n_0_slv_reg[9][9]_i_1\
    );
\slv_reg_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][0]_i_1\,
      Q => \^o7\,
      R => \<const0>\
    );
\slv_reg_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][10]_i_1\,
      Q => \n_0_slv_reg_reg[0][10]\,
      R => \<const0>\
    );
\slv_reg_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][11]_i_1\,
      Q => \n_0_slv_reg_reg[0][11]\,
      R => \<const0>\
    );
\slv_reg_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][12]_i_1\,
      Q => \n_0_slv_reg_reg[0][12]\,
      R => \<const0>\
    );
\slv_reg_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][13]_i_1\,
      Q => \n_0_slv_reg_reg[0][13]\,
      R => \<const0>\
    );
\slv_reg_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][14]_i_1\,
      Q => \n_0_slv_reg_reg[0][14]\,
      R => \<const0>\
    );
\slv_reg_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][15]_i_1\,
      Q => \n_0_slv_reg_reg[0][15]\,
      R => \<const0>\
    );
\slv_reg_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][16]_i_1\,
      Q => \n_0_slv_reg_reg[0][16]\,
      R => \<const0>\
    );
\slv_reg_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][17]_i_1\,
      Q => \n_0_slv_reg_reg[0][17]\,
      R => \<const0>\
    );
\slv_reg_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][18]_i_1\,
      Q => \n_0_slv_reg_reg[0][18]\,
      R => \<const0>\
    );
\slv_reg_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][19]_i_1\,
      Q => \n_0_slv_reg_reg[0][19]\,
      R => \<const0>\
    );
\slv_reg_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][1]_i_1\,
      Q => \n_0_slv_reg_reg[0][1]\,
      R => \<const0>\
    );
\slv_reg_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][20]_i_1\,
      Q => \n_0_slv_reg_reg[0][20]\,
      R => \<const0>\
    );
\slv_reg_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][21]_i_1\,
      Q => \n_0_slv_reg_reg[0][21]\,
      R => \<const0>\
    );
\slv_reg_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][22]_i_1\,
      Q => \n_0_slv_reg_reg[0][22]\,
      R => \<const0>\
    );
\slv_reg_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][23]_i_1\,
      Q => \n_0_slv_reg_reg[0][23]\,
      R => \<const0>\
    );
\slv_reg_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][24]_i_1\,
      Q => \n_0_slv_reg_reg[0][24]\,
      R => \<const0>\
    );
\slv_reg_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][25]_i_1\,
      Q => \n_0_slv_reg_reg[0][25]\,
      R => \<const0>\
    );
\slv_reg_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][26]_i_1\,
      Q => \n_0_slv_reg_reg[0][26]\,
      R => \<const0>\
    );
\slv_reg_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][27]_i_1\,
      Q => \n_0_slv_reg_reg[0][27]\,
      R => \<const0>\
    );
\slv_reg_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][28]_i_1\,
      Q => \n_0_slv_reg_reg[0][28]\,
      R => \<const0>\
    );
\slv_reg_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][29]_i_1\,
      Q => \n_0_slv_reg_reg[0][29]\,
      R => \<const0>\
    );
\slv_reg_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][2]_i_1\,
      Q => \^test_patt_en\,
      R => \<const0>\
    );
\slv_reg_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][30]_i_1\,
      Q => \n_0_slv_reg_reg[0][30]\,
      R => \<const0>\
    );
\slv_reg_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][31]_i_1\,
      Q => \n_0_slv_reg_reg[0][31]\,
      R => \<const0>\
    );
\slv_reg_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][3]_i_1\,
      Q => \^prefix_en_in\,
      R => \<const0>\
    );
\slv_reg_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][4]_i_1\,
      Q => \n_0_slv_reg_reg[0][4]\,
      R => \<const0>\
    );
\slv_reg_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][5]_i_1\,
      Q => \n_0_slv_reg_reg[0][5]\,
      R => \<const0>\
    );
\slv_reg_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][6]_i_1\,
      Q => \n_0_slv_reg_reg[0][6]\,
      R => \<const0>\
    );
\slv_reg_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][7]_i_1\,
      Q => \n_0_slv_reg_reg[0][7]\,
      R => \<const0>\
    );
\slv_reg_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][8]_i_1\,
      Q => \n_0_slv_reg_reg[0][8]\,
      R => \<const0>\
    );
\slv_reg_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[0][9]_i_1\,
      Q => \n_0_slv_reg_reg[0][9]\,
      R => \<const0>\
    );
\slv_reg_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][0]_i_1\,
      Q => \n_0_slv_reg_reg[10][0]\,
      R => \<const0>\
    );
\slv_reg_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][10]_i_1\,
      Q => \n_0_slv_reg_reg[10][10]\,
      R => \<const0>\
    );
\slv_reg_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][11]_i_1\,
      Q => \n_0_slv_reg_reg[10][11]\,
      R => \<const0>\
    );
\slv_reg_reg[10][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][12]_i_1\,
      Q => \n_0_slv_reg_reg[10][12]\,
      R => \<const0>\
    );
\slv_reg_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][13]_i_1\,
      Q => \n_0_slv_reg_reg[10][13]\,
      R => \<const0>\
    );
\slv_reg_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][14]_i_1\,
      Q => \n_0_slv_reg_reg[10][14]\,
      R => \<const0>\
    );
\slv_reg_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][15]_i_1\,
      Q => \n_0_slv_reg_reg[10][15]\,
      R => \<const0>\
    );
\slv_reg_reg[10][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][16]_i_1\,
      Q => \n_0_slv_reg_reg[10][16]\,
      R => \<const0>\
    );
\slv_reg_reg[10][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][17]_i_1\,
      Q => \n_0_slv_reg_reg[10][17]\,
      R => \<const0>\
    );
\slv_reg_reg[10][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][18]_i_1\,
      Q => \n_0_slv_reg_reg[10][18]\,
      R => \<const0>\
    );
\slv_reg_reg[10][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][19]_i_1\,
      Q => \n_0_slv_reg_reg[10][19]\,
      R => \<const0>\
    );
\slv_reg_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][1]_i_1\,
      Q => \n_0_slv_reg_reg[10][1]\,
      R => \<const0>\
    );
\slv_reg_reg[10][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][20]_i_1\,
      Q => \n_0_slv_reg_reg[10][20]\,
      R => \<const0>\
    );
\slv_reg_reg[10][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][21]_i_1\,
      Q => \n_0_slv_reg_reg[10][21]\,
      R => \<const0>\
    );
\slv_reg_reg[10][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][22]_i_1\,
      Q => \n_0_slv_reg_reg[10][22]\,
      R => \<const0>\
    );
\slv_reg_reg[10][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][23]_i_1\,
      Q => \n_0_slv_reg_reg[10][23]\,
      R => \<const0>\
    );
\slv_reg_reg[10][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][24]_i_1\,
      Q => \n_0_slv_reg_reg[10][24]\,
      R => \<const0>\
    );
\slv_reg_reg[10][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][25]_i_1\,
      Q => \n_0_slv_reg_reg[10][25]\,
      R => \<const0>\
    );
\slv_reg_reg[10][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][26]_i_1\,
      Q => \n_0_slv_reg_reg[10][26]\,
      R => \<const0>\
    );
\slv_reg_reg[10][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][27]_i_1\,
      Q => \n_0_slv_reg_reg[10][27]\,
      R => \<const0>\
    );
\slv_reg_reg[10][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][28]_i_1\,
      Q => \n_0_slv_reg_reg[10][28]\,
      R => \<const0>\
    );
\slv_reg_reg[10][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][29]_i_1\,
      Q => \n_0_slv_reg_reg[10][29]\,
      R => \<const0>\
    );
\slv_reg_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][2]_i_1\,
      Q => \n_0_slv_reg_reg[10][2]\,
      R => \<const0>\
    );
\slv_reg_reg[10][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][30]_i_1\,
      Q => \n_0_slv_reg_reg[10][30]\,
      R => \<const0>\
    );
\slv_reg_reg[10][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][31]_i_1\,
      Q => \n_0_slv_reg_reg[10][31]\,
      R => \<const0>\
    );
\slv_reg_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][3]_i_1\,
      Q => \n_0_slv_reg_reg[10][3]\,
      R => \<const0>\
    );
\slv_reg_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][4]_i_1\,
      Q => \n_0_slv_reg_reg[10][4]\,
      R => \<const0>\
    );
\slv_reg_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][5]_i_1\,
      Q => \n_0_slv_reg_reg[10][5]\,
      R => \<const0>\
    );
\slv_reg_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][6]_i_1\,
      Q => \n_0_slv_reg_reg[10][6]\,
      R => \<const0>\
    );
\slv_reg_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][7]_i_1\,
      Q => \n_0_slv_reg_reg[10][7]\,
      R => \<const0>\
    );
\slv_reg_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][8]_i_1\,
      Q => \n_0_slv_reg_reg[10][8]\,
      R => \<const0>\
    );
\slv_reg_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[10][9]_i_1\,
      Q => \n_0_slv_reg_reg[10][9]\,
      R => \<const0>\
    );
\slv_reg_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][0]_i_1\,
      Q => \n_0_slv_reg_reg[11][0]\,
      R => \<const0>\
    );
\slv_reg_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][10]_i_1\,
      Q => \n_0_slv_reg_reg[11][10]\,
      R => \<const0>\
    );
\slv_reg_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][11]_i_1\,
      Q => \n_0_slv_reg_reg[11][11]\,
      R => \<const0>\
    );
\slv_reg_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][12]_i_1\,
      Q => \n_0_slv_reg_reg[11][12]\,
      R => \<const0>\
    );
\slv_reg_reg[11][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][13]_i_1\,
      Q => \n_0_slv_reg_reg[11][13]\,
      R => \<const0>\
    );
\slv_reg_reg[11][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][14]_i_1\,
      Q => \n_0_slv_reg_reg[11][14]\,
      R => \<const0>\
    );
\slv_reg_reg[11][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][15]_i_1\,
      Q => \n_0_slv_reg_reg[11][15]\,
      R => \<const0>\
    );
\slv_reg_reg[11][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][16]_i_1\,
      Q => \n_0_slv_reg_reg[11][16]\,
      R => \<const0>\
    );
\slv_reg_reg[11][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][17]_i_1\,
      Q => \n_0_slv_reg_reg[11][17]\,
      R => \<const0>\
    );
\slv_reg_reg[11][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][18]_i_1\,
      Q => \n_0_slv_reg_reg[11][18]\,
      R => \<const0>\
    );
\slv_reg_reg[11][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][19]_i_1\,
      Q => \n_0_slv_reg_reg[11][19]\,
      R => \<const0>\
    );
\slv_reg_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][1]_i_1\,
      Q => \n_0_slv_reg_reg[11][1]\,
      R => \<const0>\
    );
\slv_reg_reg[11][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][20]_i_1\,
      Q => \n_0_slv_reg_reg[11][20]\,
      R => \<const0>\
    );
\slv_reg_reg[11][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][21]_i_1\,
      Q => \n_0_slv_reg_reg[11][21]\,
      R => \<const0>\
    );
\slv_reg_reg[11][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][22]_i_1\,
      Q => \n_0_slv_reg_reg[11][22]\,
      R => \<const0>\
    );
\slv_reg_reg[11][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][23]_i_1\,
      Q => \n_0_slv_reg_reg[11][23]\,
      R => \<const0>\
    );
\slv_reg_reg[11][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][24]_i_1\,
      Q => \n_0_slv_reg_reg[11][24]\,
      R => \<const0>\
    );
\slv_reg_reg[11][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][25]_i_1\,
      Q => \n_0_slv_reg_reg[11][25]\,
      R => \<const0>\
    );
\slv_reg_reg[11][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][26]_i_1\,
      Q => \n_0_slv_reg_reg[11][26]\,
      R => \<const0>\
    );
\slv_reg_reg[11][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][27]_i_1\,
      Q => \n_0_slv_reg_reg[11][27]\,
      R => \<const0>\
    );
\slv_reg_reg[11][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][28]_i_1\,
      Q => \n_0_slv_reg_reg[11][28]\,
      R => \<const0>\
    );
\slv_reg_reg[11][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][29]_i_1\,
      Q => \n_0_slv_reg_reg[11][29]\,
      R => \<const0>\
    );
\slv_reg_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][2]_i_1\,
      Q => \n_0_slv_reg_reg[11][2]\,
      R => \<const0>\
    );
\slv_reg_reg[11][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][30]_i_1\,
      Q => \n_0_slv_reg_reg[11][30]\,
      R => \<const0>\
    );
\slv_reg_reg[11][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][31]_i_1\,
      Q => \n_0_slv_reg_reg[11][31]\,
      R => \<const0>\
    );
\slv_reg_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][3]_i_1\,
      Q => \n_0_slv_reg_reg[11][3]\,
      R => \<const0>\
    );
\slv_reg_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][4]_i_1\,
      Q => \n_0_slv_reg_reg[11][4]\,
      R => \<const0>\
    );
\slv_reg_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][5]_i_1\,
      Q => \n_0_slv_reg_reg[11][5]\,
      R => \<const0>\
    );
\slv_reg_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][6]_i_1\,
      Q => \n_0_slv_reg_reg[11][6]\,
      R => \<const0>\
    );
\slv_reg_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][7]_i_1\,
      Q => \n_0_slv_reg_reg[11][7]\,
      R => \<const0>\
    );
\slv_reg_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][8]_i_1\,
      Q => \n_0_slv_reg_reg[11][8]\,
      R => \<const0>\
    );
\slv_reg_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[11][9]_i_1\,
      Q => \n_0_slv_reg_reg[11][9]\,
      R => \<const0>\
    );
\slv_reg_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][0]_i_1\,
      Q => \n_0_slv_reg_reg[12][0]\,
      R => \<const0>\
    );
\slv_reg_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][10]_i_1\,
      Q => \n_0_slv_reg_reg[12][10]\,
      R => \<const0>\
    );
\slv_reg_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][11]_i_1\,
      Q => \n_0_slv_reg_reg[12][11]\,
      R => \<const0>\
    );
\slv_reg_reg[12][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][12]_i_1\,
      Q => \n_0_slv_reg_reg[12][12]\,
      R => \<const0>\
    );
\slv_reg_reg[12][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][13]_i_1\,
      Q => \n_0_slv_reg_reg[12][13]\,
      R => \<const0>\
    );
\slv_reg_reg[12][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][14]_i_1\,
      Q => \n_0_slv_reg_reg[12][14]\,
      R => \<const0>\
    );
\slv_reg_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][15]_i_1\,
      Q => \n_0_slv_reg_reg[12][15]\,
      R => \<const0>\
    );
\slv_reg_reg[12][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][16]_i_1\,
      Q => \n_0_slv_reg_reg[12][16]\,
      R => \<const0>\
    );
\slv_reg_reg[12][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][17]_i_1\,
      Q => \n_0_slv_reg_reg[12][17]\,
      R => \<const0>\
    );
\slv_reg_reg[12][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][18]_i_1\,
      Q => \n_0_slv_reg_reg[12][18]\,
      R => \<const0>\
    );
\slv_reg_reg[12][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][19]_i_1\,
      Q => \n_0_slv_reg_reg[12][19]\,
      R => \<const0>\
    );
\slv_reg_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][1]_i_1\,
      Q => \n_0_slv_reg_reg[12][1]\,
      R => \<const0>\
    );
\slv_reg_reg[12][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][20]_i_1\,
      Q => \n_0_slv_reg_reg[12][20]\,
      R => \<const0>\
    );
\slv_reg_reg[12][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][21]_i_1\,
      Q => \n_0_slv_reg_reg[12][21]\,
      R => \<const0>\
    );
\slv_reg_reg[12][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][22]_i_1\,
      Q => \n_0_slv_reg_reg[12][22]\,
      R => \<const0>\
    );
\slv_reg_reg[12][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][23]_i_1\,
      Q => \n_0_slv_reg_reg[12][23]\,
      R => \<const0>\
    );
\slv_reg_reg[12][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][24]_i_1\,
      Q => \n_0_slv_reg_reg[12][24]\,
      R => \<const0>\
    );
\slv_reg_reg[12][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][25]_i_1\,
      Q => \n_0_slv_reg_reg[12][25]\,
      R => \<const0>\
    );
\slv_reg_reg[12][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][26]_i_1\,
      Q => \n_0_slv_reg_reg[12][26]\,
      R => \<const0>\
    );
\slv_reg_reg[12][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][27]_i_1\,
      Q => \n_0_slv_reg_reg[12][27]\,
      R => \<const0>\
    );
\slv_reg_reg[12][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][28]_i_1\,
      Q => \n_0_slv_reg_reg[12][28]\,
      R => \<const0>\
    );
\slv_reg_reg[12][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][29]_i_1\,
      Q => \n_0_slv_reg_reg[12][29]\,
      R => \<const0>\
    );
\slv_reg_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][2]_i_1\,
      Q => \n_0_slv_reg_reg[12][2]\,
      R => \<const0>\
    );
\slv_reg_reg[12][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][30]_i_1\,
      Q => \n_0_slv_reg_reg[12][30]\,
      R => \<const0>\
    );
\slv_reg_reg[12][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][31]_i_1\,
      Q => \n_0_slv_reg_reg[12][31]\,
      R => \<const0>\
    );
\slv_reg_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][3]_i_1\,
      Q => \n_0_slv_reg_reg[12][3]\,
      R => \<const0>\
    );
\slv_reg_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][4]_i_1\,
      Q => \n_0_slv_reg_reg[12][4]\,
      R => \<const0>\
    );
\slv_reg_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][5]_i_1\,
      Q => \n_0_slv_reg_reg[12][5]\,
      R => \<const0>\
    );
\slv_reg_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][6]_i_1\,
      Q => \n_0_slv_reg_reg[12][6]\,
      R => \<const0>\
    );
\slv_reg_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][7]_i_1\,
      Q => \n_0_slv_reg_reg[12][7]\,
      R => \<const0>\
    );
\slv_reg_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][8]_i_1\,
      Q => \n_0_slv_reg_reg[12][8]\,
      R => \<const0>\
    );
\slv_reg_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[12][9]_i_1\,
      Q => \n_0_slv_reg_reg[12][9]\,
      R => \<const0>\
    );
\slv_reg_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][0]_i_1\,
      Q => \n_0_slv_reg_reg[13][0]\,
      R => \<const0>\
    );
\slv_reg_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][10]_i_1\,
      Q => \n_0_slv_reg_reg[13][10]\,
      R => \<const0>\
    );
\slv_reg_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][11]_i_1\,
      Q => \n_0_slv_reg_reg[13][11]\,
      R => \<const0>\
    );
\slv_reg_reg[13][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][12]_i_1\,
      Q => \n_0_slv_reg_reg[13][12]\,
      R => \<const0>\
    );
\slv_reg_reg[13][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][13]_i_1\,
      Q => \n_0_slv_reg_reg[13][13]\,
      R => \<const0>\
    );
\slv_reg_reg[13][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][14]_i_1\,
      Q => \n_0_slv_reg_reg[13][14]\,
      R => \<const0>\
    );
\slv_reg_reg[13][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][15]_i_1\,
      Q => \n_0_slv_reg_reg[13][15]\,
      R => \<const0>\
    );
\slv_reg_reg[13][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][16]_i_1\,
      Q => \n_0_slv_reg_reg[13][16]\,
      R => \<const0>\
    );
\slv_reg_reg[13][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][17]_i_1\,
      Q => \n_0_slv_reg_reg[13][17]\,
      R => \<const0>\
    );
\slv_reg_reg[13][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][18]_i_1\,
      Q => \n_0_slv_reg_reg[13][18]\,
      R => \<const0>\
    );
\slv_reg_reg[13][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][19]_i_1\,
      Q => \n_0_slv_reg_reg[13][19]\,
      R => \<const0>\
    );
\slv_reg_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][1]_i_1\,
      Q => \n_0_slv_reg_reg[13][1]\,
      R => \<const0>\
    );
\slv_reg_reg[13][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][20]_i_1\,
      Q => \n_0_slv_reg_reg[13][20]\,
      R => \<const0>\
    );
\slv_reg_reg[13][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][21]_i_1\,
      Q => \n_0_slv_reg_reg[13][21]\,
      R => \<const0>\
    );
\slv_reg_reg[13][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][22]_i_1\,
      Q => \n_0_slv_reg_reg[13][22]\,
      R => \<const0>\
    );
\slv_reg_reg[13][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][23]_i_1\,
      Q => \n_0_slv_reg_reg[13][23]\,
      R => \<const0>\
    );
\slv_reg_reg[13][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][24]_i_1\,
      Q => \n_0_slv_reg_reg[13][24]\,
      R => \<const0>\
    );
\slv_reg_reg[13][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][25]_i_1\,
      Q => \n_0_slv_reg_reg[13][25]\,
      R => \<const0>\
    );
\slv_reg_reg[13][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][26]_i_1\,
      Q => \n_0_slv_reg_reg[13][26]\,
      R => \<const0>\
    );
\slv_reg_reg[13][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][27]_i_1\,
      Q => \n_0_slv_reg_reg[13][27]\,
      R => \<const0>\
    );
\slv_reg_reg[13][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][28]_i_1\,
      Q => \n_0_slv_reg_reg[13][28]\,
      R => \<const0>\
    );
\slv_reg_reg[13][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][29]_i_1\,
      Q => \n_0_slv_reg_reg[13][29]\,
      R => \<const0>\
    );
\slv_reg_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][2]_i_1\,
      Q => \n_0_slv_reg_reg[13][2]\,
      R => \<const0>\
    );
\slv_reg_reg[13][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][30]_i_1\,
      Q => \n_0_slv_reg_reg[13][30]\,
      R => \<const0>\
    );
\slv_reg_reg[13][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][31]_i_1\,
      Q => \n_0_slv_reg_reg[13][31]\,
      R => \<const0>\
    );
\slv_reg_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][3]_i_1\,
      Q => \n_0_slv_reg_reg[13][3]\,
      R => \<const0>\
    );
\slv_reg_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][4]_i_1\,
      Q => \n_0_slv_reg_reg[13][4]\,
      R => \<const0>\
    );
\slv_reg_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][5]_i_1\,
      Q => \n_0_slv_reg_reg[13][5]\,
      R => \<const0>\
    );
\slv_reg_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][6]_i_1\,
      Q => \n_0_slv_reg_reg[13][6]\,
      R => \<const0>\
    );
\slv_reg_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][7]_i_1\,
      Q => \n_0_slv_reg_reg[13][7]\,
      R => \<const0>\
    );
\slv_reg_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][8]_i_1\,
      Q => \n_0_slv_reg_reg[13][8]\,
      R => \<const0>\
    );
\slv_reg_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[13][9]_i_1\,
      Q => \n_0_slv_reg_reg[13][9]\,
      R => \<const0>\
    );
\slv_reg_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][0]_i_1\,
      Q => \n_0_slv_reg_reg[14][0]\,
      R => \<const0>\
    );
\slv_reg_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][10]_i_1\,
      Q => \n_0_slv_reg_reg[14][10]\,
      R => \<const0>\
    );
\slv_reg_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][11]_i_1\,
      Q => \n_0_slv_reg_reg[14][11]\,
      R => \<const0>\
    );
\slv_reg_reg[14][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][12]_i_1\,
      Q => \n_0_slv_reg_reg[14][12]\,
      R => \<const0>\
    );
\slv_reg_reg[14][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][13]_i_1\,
      Q => \n_0_slv_reg_reg[14][13]\,
      R => \<const0>\
    );
\slv_reg_reg[14][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][14]_i_1\,
      Q => \n_0_slv_reg_reg[14][14]\,
      R => \<const0>\
    );
\slv_reg_reg[14][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][15]_i_1\,
      Q => \n_0_slv_reg_reg[14][15]\,
      R => \<const0>\
    );
\slv_reg_reg[14][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][16]_i_1\,
      Q => \n_0_slv_reg_reg[14][16]\,
      R => \<const0>\
    );
\slv_reg_reg[14][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][17]_i_1\,
      Q => \n_0_slv_reg_reg[14][17]\,
      R => \<const0>\
    );
\slv_reg_reg[14][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][18]_i_1\,
      Q => \n_0_slv_reg_reg[14][18]\,
      R => \<const0>\
    );
\slv_reg_reg[14][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][19]_i_1\,
      Q => \n_0_slv_reg_reg[14][19]\,
      R => \<const0>\
    );
\slv_reg_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][1]_i_1\,
      Q => \n_0_slv_reg_reg[14][1]\,
      R => \<const0>\
    );
\slv_reg_reg[14][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][20]_i_1\,
      Q => \n_0_slv_reg_reg[14][20]\,
      R => \<const0>\
    );
\slv_reg_reg[14][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][21]_i_1\,
      Q => \n_0_slv_reg_reg[14][21]\,
      R => \<const0>\
    );
\slv_reg_reg[14][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][22]_i_1\,
      Q => \n_0_slv_reg_reg[14][22]\,
      R => \<const0>\
    );
\slv_reg_reg[14][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][23]_i_1\,
      Q => \n_0_slv_reg_reg[14][23]\,
      R => \<const0>\
    );
\slv_reg_reg[14][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][24]_i_1\,
      Q => \n_0_slv_reg_reg[14][24]\,
      R => \<const0>\
    );
\slv_reg_reg[14][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][25]_i_1\,
      Q => \n_0_slv_reg_reg[14][25]\,
      R => \<const0>\
    );
\slv_reg_reg[14][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][26]_i_1\,
      Q => \n_0_slv_reg_reg[14][26]\,
      R => \<const0>\
    );
\slv_reg_reg[14][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][27]_i_1\,
      Q => \n_0_slv_reg_reg[14][27]\,
      R => \<const0>\
    );
\slv_reg_reg[14][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][28]_i_1\,
      Q => \n_0_slv_reg_reg[14][28]\,
      R => \<const0>\
    );
\slv_reg_reg[14][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][29]_i_1\,
      Q => \n_0_slv_reg_reg[14][29]\,
      R => \<const0>\
    );
\slv_reg_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][2]_i_1\,
      Q => \n_0_slv_reg_reg[14][2]\,
      R => \<const0>\
    );
\slv_reg_reg[14][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][30]_i_1\,
      Q => \n_0_slv_reg_reg[14][30]\,
      R => \<const0>\
    );
\slv_reg_reg[14][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][31]_i_1\,
      Q => \n_0_slv_reg_reg[14][31]\,
      R => \<const0>\
    );
\slv_reg_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][3]_i_1\,
      Q => \n_0_slv_reg_reg[14][3]\,
      R => \<const0>\
    );
\slv_reg_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][4]_i_1\,
      Q => \n_0_slv_reg_reg[14][4]\,
      R => \<const0>\
    );
\slv_reg_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][5]_i_1\,
      Q => \n_0_slv_reg_reg[14][5]\,
      R => \<const0>\
    );
\slv_reg_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][6]_i_1\,
      Q => \n_0_slv_reg_reg[14][6]\,
      R => \<const0>\
    );
\slv_reg_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][7]_i_1\,
      Q => \n_0_slv_reg_reg[14][7]\,
      R => \<const0>\
    );
\slv_reg_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][8]_i_1\,
      Q => \n_0_slv_reg_reg[14][8]\,
      R => \<const0>\
    );
\slv_reg_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[14][9]_i_1\,
      Q => \n_0_slv_reg_reg[14][9]\,
      R => \<const0>\
    );
\slv_reg_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][0]_i_1\,
      Q => \n_0_slv_reg_reg[15][0]\,
      R => \<const0>\
    );
\slv_reg_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][10]_i_1\,
      Q => \n_0_slv_reg_reg[15][10]\,
      R => \<const0>\
    );
\slv_reg_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][11]_i_1\,
      Q => \n_0_slv_reg_reg[15][11]\,
      R => \<const0>\
    );
\slv_reg_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][12]_i_1\,
      Q => \n_0_slv_reg_reg[15][12]\,
      R => \<const0>\
    );
\slv_reg_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][13]_i_1\,
      Q => \n_0_slv_reg_reg[15][13]\,
      R => \<const0>\
    );
\slv_reg_reg[15][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][14]_i_1\,
      Q => \n_0_slv_reg_reg[15][14]\,
      R => \<const0>\
    );
\slv_reg_reg[15][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][15]_i_1\,
      Q => \n_0_slv_reg_reg[15][15]\,
      R => \<const0>\
    );
\slv_reg_reg[15][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][16]_i_1\,
      Q => \n_0_slv_reg_reg[15][16]\,
      R => \<const0>\
    );
\slv_reg_reg[15][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][17]_i_1\,
      Q => \n_0_slv_reg_reg[15][17]\,
      R => \<const0>\
    );
\slv_reg_reg[15][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][18]_i_1\,
      Q => \n_0_slv_reg_reg[15][18]\,
      R => \<const0>\
    );
\slv_reg_reg[15][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][19]_i_1\,
      Q => \n_0_slv_reg_reg[15][19]\,
      R => \<const0>\
    );
\slv_reg_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][1]_i_1\,
      Q => \n_0_slv_reg_reg[15][1]\,
      R => \<const0>\
    );
\slv_reg_reg[15][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][20]_i_1\,
      Q => \n_0_slv_reg_reg[15][20]\,
      R => \<const0>\
    );
\slv_reg_reg[15][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][21]_i_1\,
      Q => \n_0_slv_reg_reg[15][21]\,
      R => \<const0>\
    );
\slv_reg_reg[15][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][22]_i_1\,
      Q => \n_0_slv_reg_reg[15][22]\,
      R => \<const0>\
    );
\slv_reg_reg[15][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][23]_i_1\,
      Q => \n_0_slv_reg_reg[15][23]\,
      R => \<const0>\
    );
\slv_reg_reg[15][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][24]_i_1\,
      Q => \n_0_slv_reg_reg[15][24]\,
      R => \<const0>\
    );
\slv_reg_reg[15][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][25]_i_1\,
      Q => \n_0_slv_reg_reg[15][25]\,
      R => \<const0>\
    );
\slv_reg_reg[15][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][26]_i_1\,
      Q => \n_0_slv_reg_reg[15][26]\,
      R => \<const0>\
    );
\slv_reg_reg[15][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][27]_i_1\,
      Q => \n_0_slv_reg_reg[15][27]\,
      R => \<const0>\
    );
\slv_reg_reg[15][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][28]_i_1\,
      Q => \n_0_slv_reg_reg[15][28]\,
      R => \<const0>\
    );
\slv_reg_reg[15][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][29]_i_1\,
      Q => \n_0_slv_reg_reg[15][29]\,
      R => \<const0>\
    );
\slv_reg_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][2]_i_1\,
      Q => \n_0_slv_reg_reg[15][2]\,
      R => \<const0>\
    );
\slv_reg_reg[15][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][30]_i_1\,
      Q => \n_0_slv_reg_reg[15][30]\,
      R => \<const0>\
    );
\slv_reg_reg[15][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][31]_i_1\,
      Q => \n_0_slv_reg_reg[15][31]\,
      R => \<const0>\
    );
\slv_reg_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][3]_i_1\,
      Q => \n_0_slv_reg_reg[15][3]\,
      R => \<const0>\
    );
\slv_reg_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][4]_i_1\,
      Q => \n_0_slv_reg_reg[15][4]\,
      R => \<const0>\
    );
\slv_reg_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][5]_i_1\,
      Q => \n_0_slv_reg_reg[15][5]\,
      R => \<const0>\
    );
\slv_reg_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][6]_i_1\,
      Q => \n_0_slv_reg_reg[15][6]\,
      R => \<const0>\
    );
\slv_reg_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][7]_i_1\,
      Q => \n_0_slv_reg_reg[15][7]\,
      R => \<const0>\
    );
\slv_reg_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][8]_i_1\,
      Q => \n_0_slv_reg_reg[15][8]\,
      R => \<const0>\
    );
\slv_reg_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[15][9]_i_1\,
      Q => \n_0_slv_reg_reg[15][9]\,
      R => \<const0>\
    );
\slv_reg_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][0]_i_1\,
      Q => \slv_reg_reg[1]_15\(0),
      R => \<const0>\
    );
\slv_reg_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][10]_i_1\,
      Q => \slv_reg_reg[1]_15\(10),
      R => \<const0>\
    );
\slv_reg_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][11]_i_1\,
      Q => \slv_reg_reg[1]_15\(11),
      R => \<const0>\
    );
\slv_reg_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][12]_i_1\,
      Q => \slv_reg_reg[1]_15\(12),
      R => \<const0>\
    );
\slv_reg_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][13]_i_1\,
      Q => \slv_reg_reg[1]_15\(13),
      R => \<const0>\
    );
\slv_reg_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][14]_i_1\,
      Q => \slv_reg_reg[1]_15\(14),
      R => \<const0>\
    );
\slv_reg_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][15]_i_1\,
      Q => \slv_reg_reg[1]_15\(15),
      R => \<const0>\
    );
\slv_reg_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][16]_i_1\,
      Q => \slv_reg_reg[1]_15\(16),
      R => \<const0>\
    );
\slv_reg_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][17]_i_1\,
      Q => \slv_reg_reg[1]_15\(17),
      R => \<const0>\
    );
\slv_reg_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][18]_i_1\,
      Q => \slv_reg_reg[1]_15\(18),
      R => \<const0>\
    );
\slv_reg_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][19]_i_1\,
      Q => \slv_reg_reg[1]_15\(19),
      R => \<const0>\
    );
\slv_reg_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][1]_i_1\,
      Q => \slv_reg_reg[1]_15\(1),
      R => \<const0>\
    );
\slv_reg_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][20]_i_1\,
      Q => \slv_reg_reg[1]_15\(20),
      R => \<const0>\
    );
\slv_reg_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][21]_i_1\,
      Q => \slv_reg_reg[1]_15\(21),
      R => \<const0>\
    );
\slv_reg_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][22]_i_1\,
      Q => \slv_reg_reg[1]_15\(22),
      R => \<const0>\
    );
\slv_reg_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][23]_i_1\,
      Q => \slv_reg_reg[1]_15\(23),
      R => \<const0>\
    );
\slv_reg_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][24]_i_1\,
      Q => \slv_reg_reg[1]_15\(24),
      R => \<const0>\
    );
\slv_reg_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][25]_i_1\,
      Q => \slv_reg_reg[1]_15\(25),
      R => \<const0>\
    );
\slv_reg_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][26]_i_1\,
      Q => \slv_reg_reg[1]_15\(26),
      R => \<const0>\
    );
\slv_reg_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][27]_i_1\,
      Q => \slv_reg_reg[1]_15\(27),
      R => \<const0>\
    );
\slv_reg_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][28]_i_1\,
      Q => \slv_reg_reg[1]_15\(28),
      R => \<const0>\
    );
\slv_reg_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][29]_i_1\,
      Q => \slv_reg_reg[1]_15\(29),
      R => \<const0>\
    );
\slv_reg_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => running_out,
      Q => \slv_reg_reg[1]_15\(2),
      R => n_0_axi_awready_i_1
    );
\slv_reg_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][30]_i_1\,
      Q => \slv_reg_reg[1]_15\(30),
      R => \<const0>\
    );
\slv_reg_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][31]_i_1\,
      Q => \slv_reg_reg[1]_15\(31),
      R => \<const0>\
    );
\slv_reg_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][4]_i_1\,
      Q => \slv_reg_reg[1]_15\(4),
      R => \<const0>\
    );
\slv_reg_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][5]_i_1\,
      Q => \slv_reg_reg[1]_15\(5),
      R => \<const0>\
    );
\slv_reg_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][6]_i_1\,
      Q => \slv_reg_reg[1]_15\(6),
      R => \<const0>\
    );
\slv_reg_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][7]_i_1\,
      Q => \slv_reg_reg[1]_15\(7),
      R => \<const0>\
    );
\slv_reg_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][8]_i_1\,
      Q => \slv_reg_reg[1]_15\(8),
      R => \<const0>\
    );
\slv_reg_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[1][9]_i_1\,
      Q => \slv_reg_reg[1]_15\(9),
      R => \<const0>\
    );
\slv_reg_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][0]_i_1\,
      Q => \n_0_slv_reg_reg[2][0]\,
      R => \<const0>\
    );
\slv_reg_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][10]_i_1\,
      Q => \n_0_slv_reg_reg[2][10]\,
      R => \<const0>\
    );
\slv_reg_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][11]_i_1\,
      Q => \n_0_slv_reg_reg[2][11]\,
      R => \<const0>\
    );
\slv_reg_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][12]_i_1\,
      Q => \n_0_slv_reg_reg[2][12]\,
      R => \<const0>\
    );
\slv_reg_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][13]_i_1\,
      Q => \n_0_slv_reg_reg[2][13]\,
      R => \<const0>\
    );
\slv_reg_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][14]_i_1\,
      Q => \n_0_slv_reg_reg[2][14]\,
      R => \<const0>\
    );
\slv_reg_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][15]_i_1\,
      Q => \n_0_slv_reg_reg[2][15]\,
      R => \<const0>\
    );
\slv_reg_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][16]_i_1\,
      Q => \n_0_slv_reg_reg[2][16]\,
      R => \<const0>\
    );
\slv_reg_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][17]_i_1\,
      Q => \n_0_slv_reg_reg[2][17]\,
      R => \<const0>\
    );
\slv_reg_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][18]_i_1\,
      Q => \n_0_slv_reg_reg[2][18]\,
      R => \<const0>\
    );
\slv_reg_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][19]_i_1\,
      Q => \n_0_slv_reg_reg[2][19]\,
      R => \<const0>\
    );
\slv_reg_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][1]_i_1\,
      Q => \n_0_slv_reg_reg[2][1]\,
      R => \<const0>\
    );
\slv_reg_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][20]_i_1\,
      Q => \n_0_slv_reg_reg[2][20]\,
      R => \<const0>\
    );
\slv_reg_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][21]_i_1\,
      Q => \n_0_slv_reg_reg[2][21]\,
      R => \<const0>\
    );
\slv_reg_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][22]_i_1\,
      Q => \n_0_slv_reg_reg[2][22]\,
      R => \<const0>\
    );
\slv_reg_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][23]_i_1\,
      Q => \n_0_slv_reg_reg[2][23]\,
      R => \<const0>\
    );
\slv_reg_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][24]_i_1\,
      Q => \n_0_slv_reg_reg[2][24]\,
      R => \<const0>\
    );
\slv_reg_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][25]_i_1\,
      Q => \n_0_slv_reg_reg[2][25]\,
      R => \<const0>\
    );
\slv_reg_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][26]_i_1\,
      Q => \n_0_slv_reg_reg[2][26]\,
      R => \<const0>\
    );
\slv_reg_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][27]_i_1\,
      Q => \n_0_slv_reg_reg[2][27]\,
      R => \<const0>\
    );
\slv_reg_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][28]_i_1\,
      Q => \n_0_slv_reg_reg[2][28]\,
      R => \<const0>\
    );
\slv_reg_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][29]_i_1\,
      Q => \n_0_slv_reg_reg[2][29]\,
      R => \<const0>\
    );
\slv_reg_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][2]_i_1\,
      Q => \n_0_slv_reg_reg[2][2]\,
      R => \<const0>\
    );
\slv_reg_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][30]_i_1\,
      Q => \n_0_slv_reg_reg[2][30]\,
      R => \<const0>\
    );
\slv_reg_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][31]_i_1\,
      Q => \n_0_slv_reg_reg[2][31]\,
      R => \<const0>\
    );
\slv_reg_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][3]_i_1\,
      Q => \n_0_slv_reg_reg[2][3]\,
      R => \<const0>\
    );
\slv_reg_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][4]_i_1\,
      Q => \n_0_slv_reg_reg[2][4]\,
      R => \<const0>\
    );
\slv_reg_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][5]_i_1\,
      Q => \n_0_slv_reg_reg[2][5]\,
      R => \<const0>\
    );
\slv_reg_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][6]_i_1\,
      Q => \n_0_slv_reg_reg[2][6]\,
      R => \<const0>\
    );
\slv_reg_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][7]_i_1\,
      Q => \n_0_slv_reg_reg[2][7]\,
      R => \<const0>\
    );
\slv_reg_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][8]_i_1\,
      Q => \n_0_slv_reg_reg[2][8]\,
      R => \<const0>\
    );
\slv_reg_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[2][9]_i_1\,
      Q => \n_0_slv_reg_reg[2][9]\,
      R => \<const0>\
    );
\slv_reg_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][0]_i_1\,
      Q => \n_0_slv_reg_reg[3][0]\,
      R => \<const0>\
    );
\slv_reg_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][10]_i_1\,
      Q => \n_0_slv_reg_reg[3][10]\,
      R => \<const0>\
    );
\slv_reg_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][11]_i_1\,
      Q => \n_0_slv_reg_reg[3][11]\,
      R => \<const0>\
    );
\slv_reg_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][12]_i_1\,
      Q => \n_0_slv_reg_reg[3][12]\,
      R => \<const0>\
    );
\slv_reg_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][13]_i_1\,
      Q => \n_0_slv_reg_reg[3][13]\,
      R => \<const0>\
    );
\slv_reg_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][14]_i_1\,
      Q => \n_0_slv_reg_reg[3][14]\,
      R => \<const0>\
    );
\slv_reg_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][15]_i_1\,
      Q => \n_0_slv_reg_reg[3][15]\,
      R => \<const0>\
    );
\slv_reg_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][16]_i_1\,
      Q => \n_0_slv_reg_reg[3][16]\,
      R => \<const0>\
    );
\slv_reg_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][17]_i_1\,
      Q => \n_0_slv_reg_reg[3][17]\,
      R => \<const0>\
    );
\slv_reg_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][18]_i_1\,
      Q => \n_0_slv_reg_reg[3][18]\,
      R => \<const0>\
    );
\slv_reg_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][19]_i_1\,
      Q => \n_0_slv_reg_reg[3][19]\,
      R => \<const0>\
    );
\slv_reg_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][1]_i_1\,
      Q => \n_0_slv_reg_reg[3][1]\,
      R => \<const0>\
    );
\slv_reg_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][20]_i_1\,
      Q => \n_0_slv_reg_reg[3][20]\,
      R => \<const0>\
    );
\slv_reg_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][21]_i_1\,
      Q => \n_0_slv_reg_reg[3][21]\,
      R => \<const0>\
    );
\slv_reg_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][22]_i_1\,
      Q => \n_0_slv_reg_reg[3][22]\,
      R => \<const0>\
    );
\slv_reg_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][23]_i_1\,
      Q => \n_0_slv_reg_reg[3][23]\,
      R => \<const0>\
    );
\slv_reg_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][24]_i_1\,
      Q => \n_0_slv_reg_reg[3][24]\,
      R => \<const0>\
    );
\slv_reg_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][25]_i_1\,
      Q => \n_0_slv_reg_reg[3][25]\,
      R => \<const0>\
    );
\slv_reg_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][26]_i_1\,
      Q => \n_0_slv_reg_reg[3][26]\,
      R => \<const0>\
    );
\slv_reg_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][27]_i_1\,
      Q => \n_0_slv_reg_reg[3][27]\,
      R => \<const0>\
    );
\slv_reg_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][28]_i_1\,
      Q => \n_0_slv_reg_reg[3][28]\,
      R => \<const0>\
    );
\slv_reg_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][29]_i_1\,
      Q => \n_0_slv_reg_reg[3][29]\,
      R => \<const0>\
    );
\slv_reg_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][2]_i_1\,
      Q => \n_0_slv_reg_reg[3][2]\,
      R => \<const0>\
    );
\slv_reg_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][30]_i_1\,
      Q => \n_0_slv_reg_reg[3][30]\,
      R => \<const0>\
    );
\slv_reg_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][31]_i_1\,
      Q => \n_0_slv_reg_reg[3][31]\,
      R => \<const0>\
    );
\slv_reg_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][3]_i_1\,
      Q => \n_0_slv_reg_reg[3][3]\,
      R => \<const0>\
    );
\slv_reg_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][4]_i_1\,
      Q => \n_0_slv_reg_reg[3][4]\,
      R => \<const0>\
    );
\slv_reg_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][5]_i_1\,
      Q => \n_0_slv_reg_reg[3][5]\,
      R => \<const0>\
    );
\slv_reg_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][6]_i_1\,
      Q => \n_0_slv_reg_reg[3][6]\,
      R => \<const0>\
    );
\slv_reg_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][7]_i_1\,
      Q => \n_0_slv_reg_reg[3][7]\,
      R => \<const0>\
    );
\slv_reg_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][8]_i_1\,
      Q => \n_0_slv_reg_reg[3][8]\,
      R => \<const0>\
    );
\slv_reg_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[3][9]_i_1\,
      Q => \n_0_slv_reg_reg[3][9]\,
      R => \<const0>\
    );
\slv_reg_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][0]_i_1\,
      Q => \n_0_slv_reg_reg[4][0]\,
      R => \<const0>\
    );
\slv_reg_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][10]_i_1\,
      Q => \n_0_slv_reg_reg[4][10]\,
      R => \<const0>\
    );
\slv_reg_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][11]_i_1\,
      Q => \n_0_slv_reg_reg[4][11]\,
      R => \<const0>\
    );
\slv_reg_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][12]_i_1\,
      Q => \n_0_slv_reg_reg[4][12]\,
      R => \<const0>\
    );
\slv_reg_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][13]_i_1\,
      Q => \n_0_slv_reg_reg[4][13]\,
      R => \<const0>\
    );
\slv_reg_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][14]_i_1\,
      Q => \n_0_slv_reg_reg[4][14]\,
      R => \<const0>\
    );
\slv_reg_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][15]_i_1\,
      Q => \n_0_slv_reg_reg[4][15]\,
      R => \<const0>\
    );
\slv_reg_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][16]_i_1\,
      Q => \n_0_slv_reg_reg[4][16]\,
      R => \<const0>\
    );
\slv_reg_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][17]_i_1\,
      Q => \n_0_slv_reg_reg[4][17]\,
      R => \<const0>\
    );
\slv_reg_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][18]_i_1\,
      Q => \n_0_slv_reg_reg[4][18]\,
      R => \<const0>\
    );
\slv_reg_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][19]_i_1\,
      Q => \n_0_slv_reg_reg[4][19]\,
      R => \<const0>\
    );
\slv_reg_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][1]_i_1\,
      Q => \n_0_slv_reg_reg[4][1]\,
      R => \<const0>\
    );
\slv_reg_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][20]_i_1\,
      Q => \n_0_slv_reg_reg[4][20]\,
      R => \<const0>\
    );
\slv_reg_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][21]_i_1\,
      Q => \n_0_slv_reg_reg[4][21]\,
      R => \<const0>\
    );
\slv_reg_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][22]_i_1\,
      Q => \n_0_slv_reg_reg[4][22]\,
      R => \<const0>\
    );
\slv_reg_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][23]_i_1\,
      Q => \n_0_slv_reg_reg[4][23]\,
      R => \<const0>\
    );
\slv_reg_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][24]_i_1\,
      Q => \n_0_slv_reg_reg[4][24]\,
      R => \<const0>\
    );
\slv_reg_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][25]_i_1\,
      Q => \n_0_slv_reg_reg[4][25]\,
      R => \<const0>\
    );
\slv_reg_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][26]_i_1\,
      Q => \n_0_slv_reg_reg[4][26]\,
      R => \<const0>\
    );
\slv_reg_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][27]_i_1\,
      Q => \n_0_slv_reg_reg[4][27]\,
      R => \<const0>\
    );
\slv_reg_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][28]_i_1\,
      Q => \n_0_slv_reg_reg[4][28]\,
      R => \<const0>\
    );
\slv_reg_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][29]_i_1\,
      Q => \n_0_slv_reg_reg[4][29]\,
      R => \<const0>\
    );
\slv_reg_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][2]_i_1\,
      Q => \n_0_slv_reg_reg[4][2]\,
      R => \<const0>\
    );
\slv_reg_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][30]_i_1\,
      Q => \n_0_slv_reg_reg[4][30]\,
      R => \<const0>\
    );
\slv_reg_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][31]_i_1\,
      Q => \n_0_slv_reg_reg[4][31]\,
      R => \<const0>\
    );
\slv_reg_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][3]_i_1\,
      Q => \n_0_slv_reg_reg[4][3]\,
      R => \<const0>\
    );
\slv_reg_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][4]_i_1\,
      Q => \n_0_slv_reg_reg[4][4]\,
      R => \<const0>\
    );
\slv_reg_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][5]_i_1\,
      Q => \n_0_slv_reg_reg[4][5]\,
      R => \<const0>\
    );
\slv_reg_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][6]_i_1\,
      Q => \n_0_slv_reg_reg[4][6]\,
      R => \<const0>\
    );
\slv_reg_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][7]_i_1\,
      Q => \n_0_slv_reg_reg[4][7]\,
      R => \<const0>\
    );
\slv_reg_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][8]_i_1\,
      Q => \n_0_slv_reg_reg[4][8]\,
      R => \<const0>\
    );
\slv_reg_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[4][9]_i_1\,
      Q => \n_0_slv_reg_reg[4][9]\,
      R => \<const0>\
    );
\slv_reg_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][0]_i_1\,
      Q => \n_0_slv_reg_reg[5][0]\,
      R => \<const0>\
    );
\slv_reg_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][10]_i_1\,
      Q => \n_0_slv_reg_reg[5][10]\,
      R => \<const0>\
    );
\slv_reg_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][11]_i_1\,
      Q => \n_0_slv_reg_reg[5][11]\,
      R => \<const0>\
    );
\slv_reg_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][12]_i_1\,
      Q => \n_0_slv_reg_reg[5][12]\,
      R => \<const0>\
    );
\slv_reg_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][13]_i_1\,
      Q => \n_0_slv_reg_reg[5][13]\,
      R => \<const0>\
    );
\slv_reg_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][14]_i_1\,
      Q => \n_0_slv_reg_reg[5][14]\,
      R => \<const0>\
    );
\slv_reg_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][15]_i_1\,
      Q => \n_0_slv_reg_reg[5][15]\,
      R => \<const0>\
    );
\slv_reg_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][16]_i_1\,
      Q => \n_0_slv_reg_reg[5][16]\,
      R => \<const0>\
    );
\slv_reg_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][17]_i_1\,
      Q => \n_0_slv_reg_reg[5][17]\,
      R => \<const0>\
    );
\slv_reg_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][18]_i_1\,
      Q => \n_0_slv_reg_reg[5][18]\,
      R => \<const0>\
    );
\slv_reg_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][19]_i_1\,
      Q => \n_0_slv_reg_reg[5][19]\,
      R => \<const0>\
    );
\slv_reg_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][1]_i_1\,
      Q => \n_0_slv_reg_reg[5][1]\,
      R => \<const0>\
    );
\slv_reg_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][20]_i_1\,
      Q => \n_0_slv_reg_reg[5][20]\,
      R => \<const0>\
    );
\slv_reg_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][21]_i_1\,
      Q => \n_0_slv_reg_reg[5][21]\,
      R => \<const0>\
    );
\slv_reg_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][22]_i_1\,
      Q => \n_0_slv_reg_reg[5][22]\,
      R => \<const0>\
    );
\slv_reg_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][23]_i_1\,
      Q => \n_0_slv_reg_reg[5][23]\,
      R => \<const0>\
    );
\slv_reg_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][24]_i_1\,
      Q => \n_0_slv_reg_reg[5][24]\,
      R => \<const0>\
    );
\slv_reg_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][25]_i_1\,
      Q => \n_0_slv_reg_reg[5][25]\,
      R => \<const0>\
    );
\slv_reg_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][26]_i_1\,
      Q => \n_0_slv_reg_reg[5][26]\,
      R => \<const0>\
    );
\slv_reg_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][27]_i_1\,
      Q => \n_0_slv_reg_reg[5][27]\,
      R => \<const0>\
    );
\slv_reg_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][28]_i_1\,
      Q => \n_0_slv_reg_reg[5][28]\,
      R => \<const0>\
    );
\slv_reg_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][29]_i_1\,
      Q => \n_0_slv_reg_reg[5][29]\,
      R => \<const0>\
    );
\slv_reg_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][2]_i_1\,
      Q => \n_0_slv_reg_reg[5][2]\,
      R => \<const0>\
    );
\slv_reg_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][30]_i_1\,
      Q => \n_0_slv_reg_reg[5][30]\,
      R => \<const0>\
    );
\slv_reg_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][31]_i_1\,
      Q => \n_0_slv_reg_reg[5][31]\,
      R => \<const0>\
    );
\slv_reg_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][3]_i_1\,
      Q => \n_0_slv_reg_reg[5][3]\,
      R => \<const0>\
    );
\slv_reg_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][4]_i_1\,
      Q => \n_0_slv_reg_reg[5][4]\,
      R => \<const0>\
    );
\slv_reg_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][5]_i_1\,
      Q => \n_0_slv_reg_reg[5][5]\,
      R => \<const0>\
    );
\slv_reg_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][6]_i_1\,
      Q => \n_0_slv_reg_reg[5][6]\,
      R => \<const0>\
    );
\slv_reg_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][7]_i_1\,
      Q => \n_0_slv_reg_reg[5][7]\,
      R => \<const0>\
    );
\slv_reg_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][8]_i_1\,
      Q => \n_0_slv_reg_reg[5][8]\,
      R => \<const0>\
    );
\slv_reg_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[5][9]_i_1\,
      Q => \n_0_slv_reg_reg[5][9]\,
      R => \<const0>\
    );
\slv_reg_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][0]_i_1\,
      Q => \n_0_slv_reg_reg[6][0]\,
      R => \<const0>\
    );
\slv_reg_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][10]_i_1\,
      Q => \n_0_slv_reg_reg[6][10]\,
      R => \<const0>\
    );
\slv_reg_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][11]_i_1\,
      Q => \n_0_slv_reg_reg[6][11]\,
      R => \<const0>\
    );
\slv_reg_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][12]_i_1\,
      Q => \n_0_slv_reg_reg[6][12]\,
      R => \<const0>\
    );
\slv_reg_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][13]_i_1\,
      Q => \n_0_slv_reg_reg[6][13]\,
      R => \<const0>\
    );
\slv_reg_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][14]_i_1\,
      Q => \n_0_slv_reg_reg[6][14]\,
      R => \<const0>\
    );
\slv_reg_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][15]_i_1\,
      Q => \n_0_slv_reg_reg[6][15]\,
      R => \<const0>\
    );
\slv_reg_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][16]_i_1\,
      Q => \n_0_slv_reg_reg[6][16]\,
      R => \<const0>\
    );
\slv_reg_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][17]_i_1\,
      Q => \n_0_slv_reg_reg[6][17]\,
      R => \<const0>\
    );
\slv_reg_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][18]_i_1\,
      Q => \n_0_slv_reg_reg[6][18]\,
      R => \<const0>\
    );
\slv_reg_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][19]_i_1\,
      Q => \n_0_slv_reg_reg[6][19]\,
      R => \<const0>\
    );
\slv_reg_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][1]_i_1\,
      Q => \n_0_slv_reg_reg[6][1]\,
      R => \<const0>\
    );
\slv_reg_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][20]_i_1\,
      Q => \n_0_slv_reg_reg[6][20]\,
      R => \<const0>\
    );
\slv_reg_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][21]_i_1\,
      Q => \n_0_slv_reg_reg[6][21]\,
      R => \<const0>\
    );
\slv_reg_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][22]_i_1\,
      Q => \n_0_slv_reg_reg[6][22]\,
      R => \<const0>\
    );
\slv_reg_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][23]_i_1\,
      Q => \n_0_slv_reg_reg[6][23]\,
      R => \<const0>\
    );
\slv_reg_reg[6][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][24]_i_1\,
      Q => \n_0_slv_reg_reg[6][24]\,
      R => \<const0>\
    );
\slv_reg_reg[6][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][25]_i_1\,
      Q => \n_0_slv_reg_reg[6][25]\,
      R => \<const0>\
    );
\slv_reg_reg[6][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][26]_i_1\,
      Q => \n_0_slv_reg_reg[6][26]\,
      R => \<const0>\
    );
\slv_reg_reg[6][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][27]_i_1\,
      Q => \n_0_slv_reg_reg[6][27]\,
      R => \<const0>\
    );
\slv_reg_reg[6][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][28]_i_1\,
      Q => \n_0_slv_reg_reg[6][28]\,
      R => \<const0>\
    );
\slv_reg_reg[6][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][29]_i_1\,
      Q => \n_0_slv_reg_reg[6][29]\,
      R => \<const0>\
    );
\slv_reg_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][2]_i_1\,
      Q => \n_0_slv_reg_reg[6][2]\,
      R => \<const0>\
    );
\slv_reg_reg[6][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][30]_i_1\,
      Q => \n_0_slv_reg_reg[6][30]\,
      R => \<const0>\
    );
\slv_reg_reg[6][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][31]_i_1\,
      Q => \n_0_slv_reg_reg[6][31]\,
      R => \<const0>\
    );
\slv_reg_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][3]_i_1\,
      Q => \n_0_slv_reg_reg[6][3]\,
      R => \<const0>\
    );
\slv_reg_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][4]_i_1\,
      Q => \n_0_slv_reg_reg[6][4]\,
      R => \<const0>\
    );
\slv_reg_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][5]_i_1\,
      Q => \n_0_slv_reg_reg[6][5]\,
      R => \<const0>\
    );
\slv_reg_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][6]_i_1\,
      Q => \n_0_slv_reg_reg[6][6]\,
      R => \<const0>\
    );
\slv_reg_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][7]_i_1\,
      Q => \n_0_slv_reg_reg[6][7]\,
      R => \<const0>\
    );
\slv_reg_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][8]_i_1\,
      Q => \n_0_slv_reg_reg[6][8]\,
      R => \<const0>\
    );
\slv_reg_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[6][9]_i_1\,
      Q => \n_0_slv_reg_reg[6][9]\,
      R => \<const0>\
    );
\slv_reg_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][0]_i_1\,
      Q => \n_0_slv_reg_reg[7][0]\,
      R => \<const0>\
    );
\slv_reg_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][10]_i_1\,
      Q => \n_0_slv_reg_reg[7][10]\,
      R => \<const0>\
    );
\slv_reg_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][11]_i_1\,
      Q => \n_0_slv_reg_reg[7][11]\,
      R => \<const0>\
    );
\slv_reg_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][12]_i_1\,
      Q => \n_0_slv_reg_reg[7][12]\,
      R => \<const0>\
    );
\slv_reg_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][13]_i_1\,
      Q => \n_0_slv_reg_reg[7][13]\,
      R => \<const0>\
    );
\slv_reg_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][14]_i_1\,
      Q => \n_0_slv_reg_reg[7][14]\,
      R => \<const0>\
    );
\slv_reg_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][15]_i_1\,
      Q => \n_0_slv_reg_reg[7][15]\,
      R => \<const0>\
    );
\slv_reg_reg[7][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][16]_i_1\,
      Q => \n_0_slv_reg_reg[7][16]\,
      R => \<const0>\
    );
\slv_reg_reg[7][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][17]_i_1\,
      Q => \n_0_slv_reg_reg[7][17]\,
      R => \<const0>\
    );
\slv_reg_reg[7][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][18]_i_1\,
      Q => \n_0_slv_reg_reg[7][18]\,
      R => \<const0>\
    );
\slv_reg_reg[7][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][19]_i_1\,
      Q => \n_0_slv_reg_reg[7][19]\,
      R => \<const0>\
    );
\slv_reg_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][1]_i_1\,
      Q => \n_0_slv_reg_reg[7][1]\,
      R => \<const0>\
    );
\slv_reg_reg[7][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][20]_i_1\,
      Q => \n_0_slv_reg_reg[7][20]\,
      R => \<const0>\
    );
\slv_reg_reg[7][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][21]_i_1\,
      Q => \n_0_slv_reg_reg[7][21]\,
      R => \<const0>\
    );
\slv_reg_reg[7][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][22]_i_1\,
      Q => \n_0_slv_reg_reg[7][22]\,
      R => \<const0>\
    );
\slv_reg_reg[7][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][23]_i_1\,
      Q => \n_0_slv_reg_reg[7][23]\,
      R => \<const0>\
    );
\slv_reg_reg[7][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][24]_i_1\,
      Q => \n_0_slv_reg_reg[7][24]\,
      R => \<const0>\
    );
\slv_reg_reg[7][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][25]_i_1\,
      Q => \n_0_slv_reg_reg[7][25]\,
      R => \<const0>\
    );
\slv_reg_reg[7][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][26]_i_1\,
      Q => \n_0_slv_reg_reg[7][26]\,
      R => \<const0>\
    );
\slv_reg_reg[7][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][27]_i_1\,
      Q => \n_0_slv_reg_reg[7][27]\,
      R => \<const0>\
    );
\slv_reg_reg[7][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][28]_i_1\,
      Q => \n_0_slv_reg_reg[7][28]\,
      R => \<const0>\
    );
\slv_reg_reg[7][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][29]_i_1\,
      Q => \n_0_slv_reg_reg[7][29]\,
      R => \<const0>\
    );
\slv_reg_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][2]_i_1\,
      Q => \n_0_slv_reg_reg[7][2]\,
      R => \<const0>\
    );
\slv_reg_reg[7][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][30]_i_1\,
      Q => \n_0_slv_reg_reg[7][30]\,
      R => \<const0>\
    );
\slv_reg_reg[7][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][31]_i_1\,
      Q => \n_0_slv_reg_reg[7][31]\,
      R => \<const0>\
    );
\slv_reg_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][3]_i_1\,
      Q => \n_0_slv_reg_reg[7][3]\,
      R => \<const0>\
    );
\slv_reg_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][4]_i_1\,
      Q => \n_0_slv_reg_reg[7][4]\,
      R => \<const0>\
    );
\slv_reg_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][5]_i_1\,
      Q => \n_0_slv_reg_reg[7][5]\,
      R => \<const0>\
    );
\slv_reg_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][6]_i_1\,
      Q => \n_0_slv_reg_reg[7][6]\,
      R => \<const0>\
    );
\slv_reg_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][7]_i_1\,
      Q => \n_0_slv_reg_reg[7][7]\,
      R => \<const0>\
    );
\slv_reg_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][8]_i_1\,
      Q => \n_0_slv_reg_reg[7][8]\,
      R => \<const0>\
    );
\slv_reg_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[7][9]_i_1\,
      Q => \n_0_slv_reg_reg[7][9]\,
      R => \<const0>\
    );
\slv_reg_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][0]_i_1\,
      Q => \n_0_slv_reg_reg[8][0]\,
      R => \<const0>\
    );
\slv_reg_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][10]_i_1\,
      Q => \n_0_slv_reg_reg[8][10]\,
      R => \<const0>\
    );
\slv_reg_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][11]_i_1\,
      Q => \n_0_slv_reg_reg[8][11]\,
      R => \<const0>\
    );
\slv_reg_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][12]_i_1\,
      Q => \n_0_slv_reg_reg[8][12]\,
      R => \<const0>\
    );
\slv_reg_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][13]_i_1\,
      Q => \n_0_slv_reg_reg[8][13]\,
      R => \<const0>\
    );
\slv_reg_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][14]_i_1\,
      Q => \n_0_slv_reg_reg[8][14]\,
      R => \<const0>\
    );
\slv_reg_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][15]_i_1\,
      Q => \n_0_slv_reg_reg[8][15]\,
      R => \<const0>\
    );
\slv_reg_reg[8][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][16]_i_1\,
      Q => \n_0_slv_reg_reg[8][16]\,
      R => \<const0>\
    );
\slv_reg_reg[8][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][17]_i_1\,
      Q => \n_0_slv_reg_reg[8][17]\,
      R => \<const0>\
    );
\slv_reg_reg[8][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][18]_i_1\,
      Q => \n_0_slv_reg_reg[8][18]\,
      R => \<const0>\
    );
\slv_reg_reg[8][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][19]_i_1\,
      Q => \n_0_slv_reg_reg[8][19]\,
      R => \<const0>\
    );
\slv_reg_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][1]_i_1\,
      Q => \n_0_slv_reg_reg[8][1]\,
      R => \<const0>\
    );
\slv_reg_reg[8][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][20]_i_1\,
      Q => \n_0_slv_reg_reg[8][20]\,
      R => \<const0>\
    );
\slv_reg_reg[8][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][21]_i_1\,
      Q => \n_0_slv_reg_reg[8][21]\,
      R => \<const0>\
    );
\slv_reg_reg[8][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][22]_i_1\,
      Q => \n_0_slv_reg_reg[8][22]\,
      R => \<const0>\
    );
\slv_reg_reg[8][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][23]_i_1\,
      Q => \n_0_slv_reg_reg[8][23]\,
      R => \<const0>\
    );
\slv_reg_reg[8][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][24]_i_1\,
      Q => \n_0_slv_reg_reg[8][24]\,
      R => \<const0>\
    );
\slv_reg_reg[8][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][25]_i_1\,
      Q => \n_0_slv_reg_reg[8][25]\,
      R => \<const0>\
    );
\slv_reg_reg[8][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][26]_i_1\,
      Q => \n_0_slv_reg_reg[8][26]\,
      R => \<const0>\
    );
\slv_reg_reg[8][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][27]_i_1\,
      Q => \n_0_slv_reg_reg[8][27]\,
      R => \<const0>\
    );
\slv_reg_reg[8][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][28]_i_1\,
      Q => \n_0_slv_reg_reg[8][28]\,
      R => \<const0>\
    );
\slv_reg_reg[8][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][29]_i_1\,
      Q => \n_0_slv_reg_reg[8][29]\,
      R => \<const0>\
    );
\slv_reg_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][2]_i_1\,
      Q => \n_0_slv_reg_reg[8][2]\,
      R => \<const0>\
    );
\slv_reg_reg[8][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][30]_i_1\,
      Q => \n_0_slv_reg_reg[8][30]\,
      R => \<const0>\
    );
\slv_reg_reg[8][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][31]_i_1\,
      Q => \n_0_slv_reg_reg[8][31]\,
      R => \<const0>\
    );
\slv_reg_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][3]_i_1\,
      Q => \n_0_slv_reg_reg[8][3]\,
      R => \<const0>\
    );
\slv_reg_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][4]_i_1\,
      Q => \n_0_slv_reg_reg[8][4]\,
      R => \<const0>\
    );
\slv_reg_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][5]_i_1\,
      Q => \n_0_slv_reg_reg[8][5]\,
      R => \<const0>\
    );
\slv_reg_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][6]_i_1\,
      Q => \n_0_slv_reg_reg[8][6]\,
      R => \<const0>\
    );
\slv_reg_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][7]_i_1\,
      Q => \n_0_slv_reg_reg[8][7]\,
      R => \<const0>\
    );
\slv_reg_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][8]_i_1\,
      Q => \n_0_slv_reg_reg[8][8]\,
      R => \<const0>\
    );
\slv_reg_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[8][9]_i_1\,
      Q => \n_0_slv_reg_reg[8][9]\,
      R => \<const0>\
    );
\slv_reg_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][0]_i_1\,
      Q => \n_0_slv_reg_reg[9][0]\,
      R => \<const0>\
    );
\slv_reg_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][10]_i_1\,
      Q => \n_0_slv_reg_reg[9][10]\,
      R => \<const0>\
    );
\slv_reg_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][11]_i_1\,
      Q => \n_0_slv_reg_reg[9][11]\,
      R => \<const0>\
    );
\slv_reg_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][12]_i_1\,
      Q => \n_0_slv_reg_reg[9][12]\,
      R => \<const0>\
    );
\slv_reg_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][13]_i_1\,
      Q => \n_0_slv_reg_reg[9][13]\,
      R => \<const0>\
    );
\slv_reg_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][14]_i_1\,
      Q => \n_0_slv_reg_reg[9][14]\,
      R => \<const0>\
    );
\slv_reg_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][15]_i_1\,
      Q => \n_0_slv_reg_reg[9][15]\,
      R => \<const0>\
    );
\slv_reg_reg[9][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][16]_i_1\,
      Q => \n_0_slv_reg_reg[9][16]\,
      R => \<const0>\
    );
\slv_reg_reg[9][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][17]_i_1\,
      Q => \n_0_slv_reg_reg[9][17]\,
      R => \<const0>\
    );
\slv_reg_reg[9][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][18]_i_1\,
      Q => \n_0_slv_reg_reg[9][18]\,
      R => \<const0>\
    );
\slv_reg_reg[9][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][19]_i_1\,
      Q => \n_0_slv_reg_reg[9][19]\,
      R => \<const0>\
    );
\slv_reg_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][1]_i_1\,
      Q => \n_0_slv_reg_reg[9][1]\,
      R => \<const0>\
    );
\slv_reg_reg[9][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][20]_i_1\,
      Q => \n_0_slv_reg_reg[9][20]\,
      R => \<const0>\
    );
\slv_reg_reg[9][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][21]_i_1\,
      Q => \n_0_slv_reg_reg[9][21]\,
      R => \<const0>\
    );
\slv_reg_reg[9][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][22]_i_1\,
      Q => \n_0_slv_reg_reg[9][22]\,
      R => \<const0>\
    );
\slv_reg_reg[9][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][23]_i_1\,
      Q => \n_0_slv_reg_reg[9][23]\,
      R => \<const0>\
    );
\slv_reg_reg[9][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][24]_i_1\,
      Q => \n_0_slv_reg_reg[9][24]\,
      R => \<const0>\
    );
\slv_reg_reg[9][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][25]_i_1\,
      Q => \n_0_slv_reg_reg[9][25]\,
      R => \<const0>\
    );
\slv_reg_reg[9][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][26]_i_1\,
      Q => \n_0_slv_reg_reg[9][26]\,
      R => \<const0>\
    );
\slv_reg_reg[9][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][27]_i_1\,
      Q => \n_0_slv_reg_reg[9][27]\,
      R => \<const0>\
    );
\slv_reg_reg[9][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][28]_i_1\,
      Q => \n_0_slv_reg_reg[9][28]\,
      R => \<const0>\
    );
\slv_reg_reg[9][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][29]_i_1\,
      Q => \n_0_slv_reg_reg[9][29]\,
      R => \<const0>\
    );
\slv_reg_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][2]_i_1\,
      Q => \n_0_slv_reg_reg[9][2]\,
      R => \<const0>\
    );
\slv_reg_reg[9][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][30]_i_1\,
      Q => \n_0_slv_reg_reg[9][30]\,
      R => \<const0>\
    );
\slv_reg_reg[9][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][31]_i_1\,
      Q => \n_0_slv_reg_reg[9][31]\,
      R => \<const0>\
    );
\slv_reg_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][3]_i_1\,
      Q => \n_0_slv_reg_reg[9][3]\,
      R => \<const0>\
    );
\slv_reg_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][4]_i_1\,
      Q => \n_0_slv_reg_reg[9][4]\,
      R => \<const0>\
    );
\slv_reg_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][5]_i_1\,
      Q => \n_0_slv_reg_reg[9][5]\,
      R => \<const0>\
    );
\slv_reg_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][6]_i_1\,
      Q => \n_0_slv_reg_reg[9][6]\,
      R => \<const0>\
    );
\slv_reg_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][7]_i_1\,
      Q => \n_0_slv_reg_reg[9][7]\,
      R => \<const0>\
    );
\slv_reg_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][8]_i_1\,
      Q => \n_0_slv_reg_reg[9][8]\,
      R => \<const0>\
    );
\slv_reg_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_slv_reg[9][9]_i_1\,
      Q => \n_0_slv_reg_reg[9][9]\,
      R => \<const0>\
    );
start_capture_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111110"
    )
    port map (
      I0 => state_reg(0),
      I1 => state_reg(2),
      I2 => \n_0_FSM_onehot_state_reg[9]\,
      I3 => \n_0_FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state_reg[10]\,
      I5 => state_reg(1),
      O => n_0_start_capture_out_i_1
    );
start_capture_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => S_AXI_ACLK_IBUF_BUFG,
      CE => \n_0_period_counter[31]_i_2\,
      D => n_0_start_capture_out_i_1,
      Q => \^start_in\,
      R => \<const0>\
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0404"
    )
    port map (
      I0 => \^o11\(1),
      I1 => \^start_in\,
      I2 => \^o11\(0),
      I3 => I5,
      I4 => I4(0),
      I5 => I4(1),
      O => D(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => s_rst_out_d,
      I1 => s_rst_out,
      I2 => s_rst_out_dd,
      O => O9
    );
state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFF000100FF00"
    )
    port map (
      I0 => s_rst_out_d,
      I1 => s_rst_out,
      I2 => s_rst_out_dd,
      I3 => I2,
      I4 => adc_sel,
      I5 => I3,
      O => O8
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity dataToAxis is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC;
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC;
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC;
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC;
    O114 : out STD_LOGIC;
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC;
    O119 : out STD_LOGIC;
    O120 : out STD_LOGIC;
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    O123 : out STD_LOGIC;
    O124 : out STD_LOGIC;
    O125 : out STD_LOGIC;
    O126 : out STD_LOGIC;
    O127 : out STD_LOGIC;
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC;
    O130 : out STD_LOGIC;
    O131 : out STD_LOGIC;
    O132 : out STD_LOGIC;
    O133 : out STD_LOGIC;
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    O136 : out STD_LOGIC;
    O137 : out STD_LOGIC;
    O138 : out STD_LOGIC;
    O139 : out STD_LOGIC;
    O140 : out STD_LOGIC;
    O141 : out STD_LOGIC;
    O142 : out STD_LOGIC;
    O143 : out STD_LOGIC;
    O144 : out STD_LOGIC;
    O145 : out STD_LOGIC;
    O146 : out STD_LOGIC;
    O147 : out STD_LOGIC;
    O148 : out STD_LOGIC;
    O149 : out STD_LOGIC;
    O150 : out STD_LOGIC;
    O151 : out STD_LOGIC;
    O152 : out STD_LOGIC;
    M_AXIS_ACLK_IBUF_BUFG : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    stream_mode : in STD_LOGIC;
    M_AXIS_ARESETN_IBUF : in STD_LOGIC;
    data_in_valid : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I16 : in STD_LOGIC_VECTOR ( 105 downto 0 )
  );
end dataToAxis;

architecture STRUCTURE of dataToAxis is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o100\ : STD_LOGIC;
  signal \^o101\ : STD_LOGIC;
  signal \^o102\ : STD_LOGIC;
  signal \^o103\ : STD_LOGIC;
  signal \^o104\ : STD_LOGIC;
  signal \^o105\ : STD_LOGIC;
  signal \^o106\ : STD_LOGIC;
  signal \^o107\ : STD_LOGIC;
  signal \^o108\ : STD_LOGIC;
  signal \^o109\ : STD_LOGIC;
  signal \^o110\ : STD_LOGIC;
  signal \^o111\ : STD_LOGIC;
  signal \^o112\ : STD_LOGIC;
  signal \^o113\ : STD_LOGIC;
  signal \^o114\ : STD_LOGIC;
  signal \^o115\ : STD_LOGIC;
  signal \^o116\ : STD_LOGIC;
  signal \^o117\ : STD_LOGIC;
  signal \^o118\ : STD_LOGIC;
  signal \^o119\ : STD_LOGIC;
  signal \^o120\ : STD_LOGIC;
  signal \^o121\ : STD_LOGIC;
  signal \^o122\ : STD_LOGIC;
  signal \^o123\ : STD_LOGIC;
  signal \^o124\ : STD_LOGIC;
  signal \^o125\ : STD_LOGIC;
  signal \^o126\ : STD_LOGIC;
  signal \^o127\ : STD_LOGIC;
  signal \^o128\ : STD_LOGIC;
  signal \^o129\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o130\ : STD_LOGIC;
  signal \^o131\ : STD_LOGIC;
  signal \^o132\ : STD_LOGIC;
  signal \^o133\ : STD_LOGIC;
  signal \^o134\ : STD_LOGIC;
  signal \^o135\ : STD_LOGIC;
  signal \^o136\ : STD_LOGIC;
  signal \^o137\ : STD_LOGIC;
  signal \^o138\ : STD_LOGIC;
  signal \^o139\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o140\ : STD_LOGIC;
  signal \^o141\ : STD_LOGIC;
  signal \^o142\ : STD_LOGIC;
  signal \^o143\ : STD_LOGIC;
  signal \^o144\ : STD_LOGIC;
  signal \^o145\ : STD_LOGIC;
  signal \^o146\ : STD_LOGIC;
  signal \^o147\ : STD_LOGIC;
  signal \^o148\ : STD_LOGIC;
  signal \^o149\ : STD_LOGIC;
  signal \^o150\ : STD_LOGIC;
  signal \^o151\ : STD_LOGIC;
  signal \^o152\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  signal \^o32\ : STD_LOGIC;
  signal \^o33\ : STD_LOGIC;
  signal \^o34\ : STD_LOGIC;
  signal \^o35\ : STD_LOGIC;
  signal \^o36\ : STD_LOGIC;
  signal \^o37\ : STD_LOGIC;
  signal \^o38\ : STD_LOGIC;
  signal \^o39\ : STD_LOGIC;
  signal \^o40\ : STD_LOGIC;
  signal \^o41\ : STD_LOGIC;
  signal \^o42\ : STD_LOGIC;
  signal \^o43\ : STD_LOGIC;
  signal \^o44\ : STD_LOGIC;
  signal \^o45\ : STD_LOGIC;
  signal \^o46\ : STD_LOGIC;
  signal \^o47\ : STD_LOGIC;
  signal \^o48\ : STD_LOGIC;
  signal \^o49\ : STD_LOGIC;
  signal \^o50\ : STD_LOGIC;
  signal \^o51\ : STD_LOGIC;
  signal \^o52\ : STD_LOGIC;
  signal \^o53\ : STD_LOGIC;
  signal \^o54\ : STD_LOGIC;
  signal \^o55\ : STD_LOGIC;
  signal \^o56\ : STD_LOGIC;
  signal \^o57\ : STD_LOGIC;
  signal \^o58\ : STD_LOGIC;
  signal \^o59\ : STD_LOGIC;
  signal \^o60\ : STD_LOGIC;
  signal \^o61\ : STD_LOGIC;
  signal \^o62\ : STD_LOGIC;
  signal \^o63\ : STD_LOGIC;
  signal \^o64\ : STD_LOGIC;
  signal \^o65\ : STD_LOGIC;
  signal \^o66\ : STD_LOGIC;
  signal \^o67\ : STD_LOGIC;
  signal \^o68\ : STD_LOGIC;
  signal \^o69\ : STD_LOGIC;
  signal \^o70\ : STD_LOGIC;
  signal \^o71\ : STD_LOGIC;
  signal \^o72\ : STD_LOGIC;
  signal \^o73\ : STD_LOGIC;
  signal \^o74\ : STD_LOGIC;
  signal \^o75\ : STD_LOGIC;
  signal \^o76\ : STD_LOGIC;
  signal \^o77\ : STD_LOGIC;
  signal \^o78\ : STD_LOGIC;
  signal \^o79\ : STD_LOGIC;
  signal \^o80\ : STD_LOGIC;
  signal \^o81\ : STD_LOGIC;
  signal \^o82\ : STD_LOGIC;
  signal \^o83\ : STD_LOGIC;
  signal \^o84\ : STD_LOGIC;
  signal \^o85\ : STD_LOGIC;
  signal \^o86\ : STD_LOGIC;
  signal \^o87\ : STD_LOGIC;
  signal \^o88\ : STD_LOGIC;
  signal \^o89\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^o90\ : STD_LOGIC;
  signal \^o91\ : STD_LOGIC;
  signal \^o92\ : STD_LOGIC;
  signal \^o93\ : STD_LOGIC;
  signal \^o94\ : STD_LOGIC;
  signal \^o95\ : STD_LOGIC;
  signal \^o96\ : STD_LOGIC;
  signal \^o97\ : STD_LOGIC;
  signal \^o98\ : STD_LOGIC;
  signal \^o99\ : STD_LOGIC;
  signal \n_0_M_AXIS_TKEEP[14]_i_1\ : STD_LOGIC;
  signal \n_0_M_AXIS_TKEEP[15]_i_1\ : STD_LOGIC;
  signal \n_0_M_AXIS_TKEEP[2]_i_1\ : STD_LOGIC;
  signal \n_0_M_AXIS_TKEEP[3]_i_1\ : STD_LOGIC;
  signal \n_0_M_AXIS_TKEEP[3]_i_2\ : STD_LOGIC;
  signal \n_0_M_AXIS_TKEEP[6]_i_1\ : STD_LOGIC;
  signal \n_0_M_AXIS_TKEEP[7]_i_1\ : STD_LOGIC;
  signal \n_0_M_AXIS_TKEEP[7]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[0]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[100]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[100]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[101]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[101]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[102]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[102]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[103]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[103]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[104]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[104]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[105]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[105]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[106]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[106]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[107]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[107]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[108]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[109]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[10]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[110]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[111]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[111]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[111]_i_3\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[112]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[112]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[113]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[113]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[114]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[114]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[115]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[115]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[116]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[116]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[117]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[117]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[118]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[118]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[119]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[119]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[11]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[120]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[120]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[121]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[121]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[122]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[122]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[123]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[123]_i_3\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[124]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[125]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[126]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[127]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[127]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[12]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[13]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[14]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[15]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[15]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[15]_i_3\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[16]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[16]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[17]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[17]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[18]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[18]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[19]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[19]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[1]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[20]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[20]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[21]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[21]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[22]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[22]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[23]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[23]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[24]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[24]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[25]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[25]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[26]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[26]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[27]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[27]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[28]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[28]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[29]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[2]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[30]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[31]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[31]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[31]_i_4\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[32]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[32]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[33]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[33]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[34]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[34]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[35]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[35]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[36]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[36]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[37]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[37]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[38]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[38]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[39]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[39]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[3]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[40]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[40]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[41]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[41]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[42]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[42]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[43]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[43]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[44]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[45]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[45]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[46]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[47]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[47]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[47]_i_4\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[48]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[48]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[49]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[49]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[4]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[50]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[50]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[51]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[51]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[52]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[52]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[53]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[53]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[54]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[54]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[55]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[55]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[56]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[56]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[57]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[57]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[58]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[58]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[59]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[59]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[5]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[60]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[60]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[61]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[61]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[62]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[63]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[63]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[63]_i_3\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[64]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[64]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[65]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[65]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[66]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[66]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[67]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[67]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[68]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[68]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[69]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[69]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[6]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[70]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[70]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[71]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[71]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[72]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[72]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[73]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[73]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[74]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[74]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[75]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[75]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[76]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[77]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[78]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[78]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[79]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[79]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[79]_i_4\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[7]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[80]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[80]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[81]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[81]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[82]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[82]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[83]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[83]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[84]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[84]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[85]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[85]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[86]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[86]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[87]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[87]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[88]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[88]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[89]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[89]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[8]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[90]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[90]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[91]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[91]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[92]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[93]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[94]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[94]_i_3\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[95]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[95]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[95]_i_3\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[96]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[96]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[97]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[97]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[98]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[98]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[99]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[99]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_tdata_s[9]_i_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[2]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[3]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[6]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[7]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[9]_i_3\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of M_AXIS_TVALID_i_2 : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[100]_i_2\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[101]_i_2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[102]_i_2\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[103]_i_2\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[104]_i_2\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[105]_i_2\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[106]_i_2\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[107]_i_2\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[111]_i_2\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[111]_i_3\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[112]_i_2\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[116]_i_2\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[117]_i_2\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[118]_i_2\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[119]_i_2\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[120]_i_2\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[121]_i_2\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[122]_i_2\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[123]_i_3\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[127]_i_2\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[127]_i_3\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[15]_i_2\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[16]_i_2\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[17]_i_2\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[18]_i_2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[19]_i_2\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[20]_i_2\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[21]_i_2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[22]_i_2\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[23]_i_2\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[24]_i_2\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[25]_i_2\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[26]_i_2\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[27]_i_2\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[28]_i_2\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[31]_i_2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[31]_i_4\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[32]_i_2\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[33]_i_2\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[34]_i_2\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[35]_i_2\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[36]_i_2\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[37]_i_2\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[38]_i_2\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[39]_i_2\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[40]_i_2\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[41]_i_2\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[42]_i_2\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[43]_i_2\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[45]_i_2\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[47]_i_2\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[47]_i_4\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[48]_i_2\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[49]_i_2\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[50]_i_2\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[51]_i_2\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[52]_i_2\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[53]_i_2\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[54]_i_2\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[55]_i_2\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[56]_i_2\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[57]_i_2\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[58]_i_2\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[59]_i_2\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[60]_i_2\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[61]_i_2\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[63]_i_2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[63]_i_3\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[64]_i_2\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[65]_i_2\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[66]_i_2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[67]_i_2\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[68]_i_2\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[69]_i_2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[70]_i_2\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[71]_i_2\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[72]_i_2\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[73]_i_2\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[74]_i_2\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[75]_i_2\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[79]_i_2\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[79]_i_4\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[80]_i_2\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[81]_i_2\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[82]_i_2\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[83]_i_2\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[84]_i_2\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[85]_i_2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[86]_i_2\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[87]_i_2\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[88]_i_2\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[89]_i_2\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[90]_i_2\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[91]_i_2\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[94]_i_3\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[95]_i_2\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[96]_i_2\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[97]_i_2\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[98]_i_2\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[99]_i_2\ : label is "soft_lutpair622";
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O100 <= \^o100\;
  O101 <= \^o101\;
  O102 <= \^o102\;
  O103 <= \^o103\;
  O104 <= \^o104\;
  O105 <= \^o105\;
  O106 <= \^o106\;
  O107 <= \^o107\;
  O108 <= \^o108\;
  O109 <= \^o109\;
  O110 <= \^o110\;
  O111 <= \^o111\;
  O112 <= \^o112\;
  O113 <= \^o113\;
  O114 <= \^o114\;
  O115 <= \^o115\;
  O116 <= \^o116\;
  O117 <= \^o117\;
  O118 <= \^o118\;
  O119 <= \^o119\;
  O120 <= \^o120\;
  O121 <= \^o121\;
  O122 <= \^o122\;
  O123 <= \^o123\;
  O124 <= \^o124\;
  O125 <= \^o125\;
  O126 <= \^o126\;
  O127 <= \^o127\;
  O128 <= \^o128\;
  O129 <= \^o129\;
  O13 <= \^o13\;
  O130 <= \^o130\;
  O131 <= \^o131\;
  O132 <= \^o132\;
  O133 <= \^o133\;
  O134 <= \^o134\;
  O135 <= \^o135\;
  O136 <= \^o136\;
  O137 <= \^o137\;
  O138 <= \^o138\;
  O139 <= \^o139\;
  O14 <= \^o14\;
  O140 <= \^o140\;
  O141 <= \^o141\;
  O142 <= \^o142\;
  O143 <= \^o143\;
  O144 <= \^o144\;
  O145 <= \^o145\;
  O146 <= \^o146\;
  O147 <= \^o147\;
  O148 <= \^o148\;
  O149 <= \^o149\;
  O150 <= \^o150\;
  O151 <= \^o151\;
  O152 <= \^o152\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O28 <= \^o28\;
  O29 <= \^o29\;
  O30 <= \^o30\;
  O31 <= \^o31\;
  O32 <= \^o32\;
  O33 <= \^o33\;
  O34 <= \^o34\;
  O35 <= \^o35\;
  O36 <= \^o36\;
  O37 <= \^o37\;
  O38 <= \^o38\;
  O39 <= \^o39\;
  O40 <= \^o40\;
  O41 <= \^o41\;
  O42 <= \^o42\;
  O43 <= \^o43\;
  O44 <= \^o44\;
  O45 <= \^o45\;
  O46 <= \^o46\;
  O47 <= \^o47\;
  O48 <= \^o48\;
  O49 <= \^o49\;
  O50 <= \^o50\;
  O51 <= \^o51\;
  O52 <= \^o52\;
  O53 <= \^o53\;
  O54 <= \^o54\;
  O55 <= \^o55\;
  O56 <= \^o56\;
  O57 <= \^o57\;
  O58 <= \^o58\;
  O59 <= \^o59\;
  O60 <= \^o60\;
  O61 <= \^o61\;
  O62 <= \^o62\;
  O63 <= \^o63\;
  O64 <= \^o64\;
  O65 <= \^o65\;
  O66 <= \^o66\;
  O67 <= \^o67\;
  O68 <= \^o68\;
  O69 <= \^o69\;
  O70 <= \^o70\;
  O71 <= \^o71\;
  O72 <= \^o72\;
  O73 <= \^o73\;
  O74 <= \^o74\;
  O75 <= \^o75\;
  O76 <= \^o76\;
  O77 <= \^o77\;
  O78 <= \^o78\;
  O79 <= \^o79\;
  O80 <= \^o80\;
  O81 <= \^o81\;
  O82 <= \^o82\;
  O83 <= \^o83\;
  O84 <= \^o84\;
  O85 <= \^o85\;
  O86 <= \^o86\;
  O87 <= \^o87\;
  O88 <= \^o88\;
  O89 <= \^o89\;
  O9 <= \^o9\;
  O90 <= \^o90\;
  O91 <= \^o91\;
  O92 <= \^o92\;
  O93 <= \^o93\;
  O94 <= \^o94\;
  O95 <= \^o95\;
  O96 <= \^o96\;
  O97 <= \^o97\;
  O98 <= \^o98\;
  O99 <= \^o99\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\M_AXIS_TKEEP[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3AA30AA"
    )
    port map (
      I0 => \^o2\,
      I1 => stream_mode,
      I2 => \^o22\,
      I3 => M_AXIS_ARESETN_IBUF,
      I4 => data_in_valid,
      O => \n_0_M_AXIS_TKEEP[14]_i_1\
    );
\M_AXIS_TKEEP[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3AA30AA"
    )
    port map (
      I0 => \^o1\,
      I1 => stream_mode,
      I2 => \^o22\,
      I3 => M_AXIS_ARESETN_IBUF,
      I4 => data_in_valid,
      O => \n_0_M_AXIS_TKEEP[15]_i_1\
    );
\M_AXIS_TKEEP[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o14\,
      I2 => \n_0_M_AXIS_TKEEP[3]_i_2\,
      I3 => I25,
      O => \n_0_M_AXIS_TKEEP[2]_i_1\
    );
\M_AXIS_TKEEP[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o13\,
      I2 => \n_0_M_AXIS_TKEEP[3]_i_2\,
      I3 => I25,
      O => \n_0_M_AXIS_TKEEP[3]_i_1\
    );
\M_AXIS_TKEEP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCFCFCB8"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => data_in_valid,
      I3 => \^o21\,
      I4 => \^o19\,
      I5 => I24,
      O => \n_0_M_AXIS_TKEEP[3]_i_2\
    );
\M_AXIS_TKEEP[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o10\,
      I2 => \n_0_M_AXIS_TKEEP[7]_i_2\,
      I3 => I25,
      O => \n_0_M_AXIS_TKEEP[6]_i_1\
    );
\M_AXIS_TKEEP[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o9\,
      I2 => \n_0_M_AXIS_TKEEP[7]_i_2\,
      I3 => I25,
      O => \n_0_M_AXIS_TKEEP[7]_i_1\
    );
\M_AXIS_TKEEP[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCB8B8B8"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => data_in_valid,
      I3 => \^o21\,
      I4 => \^o19\,
      I5 => I24,
      O => \n_0_M_AXIS_TKEEP[7]_i_2\
    );
\M_AXIS_TKEEP[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      O => O23
    );
\M_AXIS_TKEEP_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I10,
      Q => O16,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I4,
      Q => O6,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I3,
      Q => O5,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I2,
      Q => O4,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I1,
      Q => O3,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_M_AXIS_TKEEP[14]_i_1\,
      Q => \^o2\,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_M_AXIS_TKEEP[15]_i_1\,
      Q => \^o1\,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I9,
      Q => O15,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_M_AXIS_TKEEP[2]_i_1\,
      Q => \^o14\,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_M_AXIS_TKEEP[3]_i_1\,
      Q => \^o13\,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I8,
      Q => O12,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I7,
      Q => O11,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_M_AXIS_TKEEP[6]_i_1\,
      Q => \^o10\,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_M_AXIS_TKEEP[7]_i_1\,
      Q => \^o9\,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I6,
      Q => O8,
      R => \<const0>\
    );
\M_AXIS_TKEEP_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I5,
      Q => O7,
      R => \<const0>\
    );
M_AXIS_TLAST_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I12,
      Q => O18,
      R => \<const0>\
    );
M_AXIS_TVALID_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      O => O24
    );
M_AXIS_TVALID_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I11,
      Q => O17,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ch_position_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I13,
      Q => \^o19\,
      R => \<const0>\
    );
\ch_position_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I15,
      Q => \^o21\,
      R => \<const0>\
    );
\ch_position_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => I14,
      Q => \^o20\,
      R => \<const0>\
    );
\m_axis_tdata_s[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o152\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(0),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[0]_i_1\
    );
\m_axis_tdata_s[100]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o52\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(86),
      I5 => \n_0_m_axis_tdata_s[100]_i_2\,
      O => \n_0_m_axis_tdata_s[100]_i_1\
    );
\m_axis_tdata_s[100]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(4),
      O => \n_0_m_axis_tdata_s[100]_i_2\
    );
\m_axis_tdata_s[101]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o51\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(87),
      I5 => \n_0_m_axis_tdata_s[101]_i_2\,
      O => \n_0_m_axis_tdata_s[101]_i_1\
    );
\m_axis_tdata_s[101]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(5),
      O => \n_0_m_axis_tdata_s[101]_i_2\
    );
\m_axis_tdata_s[102]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o50\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(88),
      I5 => \n_0_m_axis_tdata_s[102]_i_2\,
      O => \n_0_m_axis_tdata_s[102]_i_1\
    );
\m_axis_tdata_s[102]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(6),
      O => \n_0_m_axis_tdata_s[102]_i_2\
    );
\m_axis_tdata_s[103]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o49\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(89),
      I5 => \n_0_m_axis_tdata_s[103]_i_2\,
      O => \n_0_m_axis_tdata_s[103]_i_1\
    );
\m_axis_tdata_s[103]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(7),
      O => \n_0_m_axis_tdata_s[103]_i_2\
    );
\m_axis_tdata_s[104]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o48\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(90),
      I5 => \n_0_m_axis_tdata_s[104]_i_2\,
      O => \n_0_m_axis_tdata_s[104]_i_1\
    );
\m_axis_tdata_s[104]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(8),
      O => \n_0_m_axis_tdata_s[104]_i_2\
    );
\m_axis_tdata_s[105]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o47\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(91),
      I5 => \n_0_m_axis_tdata_s[105]_i_2\,
      O => \n_0_m_axis_tdata_s[105]_i_1\
    );
\m_axis_tdata_s[105]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(9),
      O => \n_0_m_axis_tdata_s[105]_i_2\
    );
\m_axis_tdata_s[106]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o46\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(92),
      I5 => \n_0_m_axis_tdata_s[106]_i_2\,
      O => \n_0_m_axis_tdata_s[106]_i_1\
    );
\m_axis_tdata_s[106]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(10),
      O => \n_0_m_axis_tdata_s[106]_i_2\
    );
\m_axis_tdata_s[107]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o45\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(93),
      I5 => \n_0_m_axis_tdata_s[107]_i_2\,
      O => \n_0_m_axis_tdata_s[107]_i_1\
    );
\m_axis_tdata_s[107]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(11),
      O => \n_0_m_axis_tdata_s[107]_i_2\
    );
\m_axis_tdata_s[108]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o44\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I16(12),
      I4 => \n_0_m_axis_tdata_s[111]_i_3\,
      O => \n_0_m_axis_tdata_s[108]_i_1\
    );
\m_axis_tdata_s[109]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o43\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I19,
      I4 => \n_0_m_axis_tdata_s[111]_i_3\,
      I5 => I16(13),
      O => \n_0_m_axis_tdata_s[109]_i_1\
    );
\m_axis_tdata_s[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o142\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(10),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[10]_i_1\
    );
\m_axis_tdata_s[110]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o42\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I19,
      I4 => \n_0_m_axis_tdata_s[111]_i_3\,
      I5 => I16(14),
      O => \n_0_m_axis_tdata_s[110]_i_1\
    );
\m_axis_tdata_s[111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o41\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I16(15),
      I4 => \n_0_m_axis_tdata_s[111]_i_3\,
      O => \n_0_m_axis_tdata_s[111]_i_1\
    );
\m_axis_tdata_s[111]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000FFFF"
    )
    port map (
      I0 => \^o21\,
      I1 => \^o19\,
      I2 => \^o20\,
      I3 => data_in_valid,
      I4 => stream_mode,
      O => \n_0_m_axis_tdata_s[111]_i_2\
    );
\m_axis_tdata_s[111]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      O => \n_0_m_axis_tdata_s[111]_i_3\
    );
\m_axis_tdata_s[112]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o40\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(94),
      I5 => \n_0_m_axis_tdata_s[112]_i_2\,
      O => \n_0_m_axis_tdata_s[112]_i_1\
    );
\m_axis_tdata_s[112]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(0),
      O => \n_0_m_axis_tdata_s[112]_i_2\
    );
\m_axis_tdata_s[113]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o39\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(95),
      I5 => \n_0_m_axis_tdata_s[113]_i_2\,
      O => \n_0_m_axis_tdata_s[113]_i_1\
    );
\m_axis_tdata_s[113]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(1),
      O => \n_0_m_axis_tdata_s[113]_i_2\
    );
\m_axis_tdata_s[114]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o38\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(96),
      I5 => \n_0_m_axis_tdata_s[114]_i_2\,
      O => \n_0_m_axis_tdata_s[114]_i_1\
    );
\m_axis_tdata_s[114]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(2),
      O => \n_0_m_axis_tdata_s[114]_i_2\
    );
\m_axis_tdata_s[115]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o37\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(97),
      I5 => \n_0_m_axis_tdata_s[115]_i_2\,
      O => \n_0_m_axis_tdata_s[115]_i_1\
    );
\m_axis_tdata_s[115]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(3),
      O => \n_0_m_axis_tdata_s[115]_i_2\
    );
\m_axis_tdata_s[116]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o36\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(98),
      I5 => \n_0_m_axis_tdata_s[116]_i_2\,
      O => \n_0_m_axis_tdata_s[116]_i_1\
    );
\m_axis_tdata_s[116]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(4),
      O => \n_0_m_axis_tdata_s[116]_i_2\
    );
\m_axis_tdata_s[117]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o35\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(99),
      I5 => \n_0_m_axis_tdata_s[117]_i_2\,
      O => \n_0_m_axis_tdata_s[117]_i_1\
    );
\m_axis_tdata_s[117]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(5),
      O => \n_0_m_axis_tdata_s[117]_i_2\
    );
\m_axis_tdata_s[118]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o34\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(100),
      I5 => \n_0_m_axis_tdata_s[118]_i_2\,
      O => \n_0_m_axis_tdata_s[118]_i_1\
    );
\m_axis_tdata_s[118]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(6),
      O => \n_0_m_axis_tdata_s[118]_i_2\
    );
\m_axis_tdata_s[119]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o33\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(101),
      I5 => \n_0_m_axis_tdata_s[119]_i_2\,
      O => \n_0_m_axis_tdata_s[119]_i_1\
    );
\m_axis_tdata_s[119]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(7),
      O => \n_0_m_axis_tdata_s[119]_i_2\
    );
\m_axis_tdata_s[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o141\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(11),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[11]_i_1\
    );
\m_axis_tdata_s[120]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o32\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(102),
      I5 => \n_0_m_axis_tdata_s[120]_i_2\,
      O => \n_0_m_axis_tdata_s[120]_i_1\
    );
\m_axis_tdata_s[120]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(8),
      O => \n_0_m_axis_tdata_s[120]_i_2\
    );
\m_axis_tdata_s[121]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o31\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(103),
      I5 => \n_0_m_axis_tdata_s[121]_i_2\,
      O => \n_0_m_axis_tdata_s[121]_i_1\
    );
\m_axis_tdata_s[121]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(9),
      O => \n_0_m_axis_tdata_s[121]_i_2\
    );
\m_axis_tdata_s[122]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o30\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(104),
      I5 => \n_0_m_axis_tdata_s[122]_i_2\,
      O => \n_0_m_axis_tdata_s[122]_i_1\
    );
\m_axis_tdata_s[122]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(10),
      O => \n_0_m_axis_tdata_s[122]_i_2\
    );
\m_axis_tdata_s[123]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o29\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I18,
      I4 => I16(105),
      I5 => \n_0_m_axis_tdata_s[123]_i_3\,
      O => \n_0_m_axis_tdata_s[123]_i_1\
    );
\m_axis_tdata_s[123]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(11),
      O => \n_0_m_axis_tdata_s[123]_i_3\
    );
\m_axis_tdata_s[124]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o28\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I17,
      I4 => \^o22\,
      I5 => I16(12),
      O => \n_0_m_axis_tdata_s[124]_i_1\
    );
\m_axis_tdata_s[125]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o27\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I17,
      I4 => \^o22\,
      I5 => I16(13),
      O => \n_0_m_axis_tdata_s[125]_i_1\
    );
\m_axis_tdata_s[126]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o26\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I17,
      I4 => \^o22\,
      I5 => I16(14),
      O => \n_0_m_axis_tdata_s[126]_i_1\
    );
\m_axis_tdata_s[127]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o25\,
      I2 => \n_0_m_axis_tdata_s[127]_i_2\,
      I3 => I16(15),
      I4 => \^o22\,
      O => \n_0_m_axis_tdata_s[127]_i_1\
    );
\m_axis_tdata_s[127]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => data_in_valid,
      I4 => stream_mode,
      O => \n_0_m_axis_tdata_s[127]_i_2\
    );
\m_axis_tdata_s[127]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      O => \^o22\
    );
\m_axis_tdata_s[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o140\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(12),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[12]_i_1\
    );
\m_axis_tdata_s[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o139\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(13),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[13]_i_1\
    );
\m_axis_tdata_s[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o138\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(14),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[14]_i_1\
    );
\m_axis_tdata_s[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o137\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(15),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[15]_i_1\
    );
\m_axis_tdata_s[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => data_in_valid,
      I3 => \^o20\,
      I4 => stream_mode,
      O => \n_0_m_axis_tdata_s[15]_i_2\
    );
\m_axis_tdata_s[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
    port map (
      I0 => \^o21\,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => stream_mode,
      I4 => data_in_valid,
      O => \n_0_m_axis_tdata_s[15]_i_3\
    );
\m_axis_tdata_s[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o136\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(16),
      I5 => \n_0_m_axis_tdata_s[16]_i_2\,
      O => \n_0_m_axis_tdata_s[16]_i_1\
    );
\m_axis_tdata_s[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(0),
      O => \n_0_m_axis_tdata_s[16]_i_2\
    );
\m_axis_tdata_s[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o135\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(17),
      I5 => \n_0_m_axis_tdata_s[17]_i_2\,
      O => \n_0_m_axis_tdata_s[17]_i_1\
    );
\m_axis_tdata_s[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(1),
      O => \n_0_m_axis_tdata_s[17]_i_2\
    );
\m_axis_tdata_s[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o134\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(18),
      I5 => \n_0_m_axis_tdata_s[18]_i_2\,
      O => \n_0_m_axis_tdata_s[18]_i_1\
    );
\m_axis_tdata_s[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(2),
      O => \n_0_m_axis_tdata_s[18]_i_2\
    );
\m_axis_tdata_s[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o133\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(19),
      I5 => \n_0_m_axis_tdata_s[19]_i_2\,
      O => \n_0_m_axis_tdata_s[19]_i_1\
    );
\m_axis_tdata_s[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(3),
      O => \n_0_m_axis_tdata_s[19]_i_2\
    );
\m_axis_tdata_s[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o151\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(1),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[1]_i_1\
    );
\m_axis_tdata_s[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o132\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(20),
      I5 => \n_0_m_axis_tdata_s[20]_i_2\,
      O => \n_0_m_axis_tdata_s[20]_i_1\
    );
\m_axis_tdata_s[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(4),
      O => \n_0_m_axis_tdata_s[20]_i_2\
    );
\m_axis_tdata_s[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o131\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(21),
      I5 => \n_0_m_axis_tdata_s[21]_i_2\,
      O => \n_0_m_axis_tdata_s[21]_i_1\
    );
\m_axis_tdata_s[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(5),
      O => \n_0_m_axis_tdata_s[21]_i_2\
    );
\m_axis_tdata_s[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o130\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(22),
      I5 => \n_0_m_axis_tdata_s[22]_i_2\,
      O => \n_0_m_axis_tdata_s[22]_i_1\
    );
\m_axis_tdata_s[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(6),
      O => \n_0_m_axis_tdata_s[22]_i_2\
    );
\m_axis_tdata_s[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o129\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(23),
      I5 => \n_0_m_axis_tdata_s[23]_i_2\,
      O => \n_0_m_axis_tdata_s[23]_i_1\
    );
\m_axis_tdata_s[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(7),
      O => \n_0_m_axis_tdata_s[23]_i_2\
    );
\m_axis_tdata_s[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o128\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(24),
      I5 => \n_0_m_axis_tdata_s[24]_i_2\,
      O => \n_0_m_axis_tdata_s[24]_i_1\
    );
\m_axis_tdata_s[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(8),
      O => \n_0_m_axis_tdata_s[24]_i_2\
    );
\m_axis_tdata_s[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o127\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(25),
      I5 => \n_0_m_axis_tdata_s[25]_i_2\,
      O => \n_0_m_axis_tdata_s[25]_i_1\
    );
\m_axis_tdata_s[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(9),
      O => \n_0_m_axis_tdata_s[25]_i_2\
    );
\m_axis_tdata_s[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o126\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(26),
      I5 => \n_0_m_axis_tdata_s[26]_i_2\,
      O => \n_0_m_axis_tdata_s[26]_i_1\
    );
\m_axis_tdata_s[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(10),
      O => \n_0_m_axis_tdata_s[26]_i_2\
    );
\m_axis_tdata_s[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o125\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(27),
      I5 => \n_0_m_axis_tdata_s[27]_i_2\,
      O => \n_0_m_axis_tdata_s[27]_i_1\
    );
\m_axis_tdata_s[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(11),
      O => \n_0_m_axis_tdata_s[27]_i_2\
    );
\m_axis_tdata_s[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o124\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I18,
      I4 => I16(28),
      I5 => \n_0_m_axis_tdata_s[28]_i_2\,
      O => \n_0_m_axis_tdata_s[28]_i_1\
    );
\m_axis_tdata_s[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(12),
      O => \n_0_m_axis_tdata_s[28]_i_2\
    );
\m_axis_tdata_s[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o123\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I23,
      I4 => \n_0_m_axis_tdata_s[31]_i_4\,
      I5 => I16(13),
      O => \n_0_m_axis_tdata_s[29]_i_1\
    );
\m_axis_tdata_s[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o150\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(2),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[2]_i_1\
    );
\m_axis_tdata_s[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o122\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I16(14),
      I4 => \n_0_m_axis_tdata_s[31]_i_4\,
      O => \n_0_m_axis_tdata_s[30]_i_1\
    );
\m_axis_tdata_s[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o121\,
      I2 => \n_0_m_axis_tdata_s[31]_i_2\,
      I3 => I23,
      I4 => \n_0_m_axis_tdata_s[31]_i_4\,
      I5 => I16(15),
      O => \n_0_m_axis_tdata_s[31]_i_1\
    );
\m_axis_tdata_s[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => data_in_valid,
      I3 => \^o20\,
      I4 => stream_mode,
      O => \n_0_m_axis_tdata_s[31]_i_2\
    );
\m_axis_tdata_s[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^o21\,
      I1 => \^o19\,
      I2 => \^o20\,
      I3 => stream_mode,
      O => \n_0_m_axis_tdata_s[31]_i_4\
    );
\m_axis_tdata_s[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o120\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(29),
      I5 => \n_0_m_axis_tdata_s[32]_i_2\,
      O => \n_0_m_axis_tdata_s[32]_i_1\
    );
\m_axis_tdata_s[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(0),
      O => \n_0_m_axis_tdata_s[32]_i_2\
    );
\m_axis_tdata_s[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o119\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(30),
      I5 => \n_0_m_axis_tdata_s[33]_i_2\,
      O => \n_0_m_axis_tdata_s[33]_i_1\
    );
\m_axis_tdata_s[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(1),
      O => \n_0_m_axis_tdata_s[33]_i_2\
    );
\m_axis_tdata_s[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o118\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(31),
      I5 => \n_0_m_axis_tdata_s[34]_i_2\,
      O => \n_0_m_axis_tdata_s[34]_i_1\
    );
\m_axis_tdata_s[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(2),
      O => \n_0_m_axis_tdata_s[34]_i_2\
    );
\m_axis_tdata_s[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o117\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(32),
      I5 => \n_0_m_axis_tdata_s[35]_i_2\,
      O => \n_0_m_axis_tdata_s[35]_i_1\
    );
\m_axis_tdata_s[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(3),
      O => \n_0_m_axis_tdata_s[35]_i_2\
    );
\m_axis_tdata_s[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o116\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(33),
      I5 => \n_0_m_axis_tdata_s[36]_i_2\,
      O => \n_0_m_axis_tdata_s[36]_i_1\
    );
\m_axis_tdata_s[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(4),
      O => \n_0_m_axis_tdata_s[36]_i_2\
    );
\m_axis_tdata_s[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o115\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(34),
      I5 => \n_0_m_axis_tdata_s[37]_i_2\,
      O => \n_0_m_axis_tdata_s[37]_i_1\
    );
\m_axis_tdata_s[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(5),
      O => \n_0_m_axis_tdata_s[37]_i_2\
    );
\m_axis_tdata_s[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o114\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(35),
      I5 => \n_0_m_axis_tdata_s[38]_i_2\,
      O => \n_0_m_axis_tdata_s[38]_i_1\
    );
\m_axis_tdata_s[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(6),
      O => \n_0_m_axis_tdata_s[38]_i_2\
    );
\m_axis_tdata_s[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o113\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(36),
      I5 => \n_0_m_axis_tdata_s[39]_i_2\,
      O => \n_0_m_axis_tdata_s[39]_i_1\
    );
\m_axis_tdata_s[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(7),
      O => \n_0_m_axis_tdata_s[39]_i_2\
    );
\m_axis_tdata_s[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o149\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(3),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[3]_i_1\
    );
\m_axis_tdata_s[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o112\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(37),
      I5 => \n_0_m_axis_tdata_s[40]_i_2\,
      O => \n_0_m_axis_tdata_s[40]_i_1\
    );
\m_axis_tdata_s[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(8),
      O => \n_0_m_axis_tdata_s[40]_i_2\
    );
\m_axis_tdata_s[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o111\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(38),
      I5 => \n_0_m_axis_tdata_s[41]_i_2\,
      O => \n_0_m_axis_tdata_s[41]_i_1\
    );
\m_axis_tdata_s[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(9),
      O => \n_0_m_axis_tdata_s[41]_i_2\
    );
\m_axis_tdata_s[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o110\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(39),
      I5 => \n_0_m_axis_tdata_s[42]_i_2\,
      O => \n_0_m_axis_tdata_s[42]_i_1\
    );
\m_axis_tdata_s[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(10),
      O => \n_0_m_axis_tdata_s[42]_i_2\
    );
\m_axis_tdata_s[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o109\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(40),
      I5 => \n_0_m_axis_tdata_s[43]_i_2\,
      O => \n_0_m_axis_tdata_s[43]_i_1\
    );
\m_axis_tdata_s[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(11),
      O => \n_0_m_axis_tdata_s[43]_i_2\
    );
\m_axis_tdata_s[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o108\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I22,
      I4 => \n_0_m_axis_tdata_s[47]_i_4\,
      I5 => I16(12),
      O => \n_0_m_axis_tdata_s[44]_i_1\
    );
\m_axis_tdata_s[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o107\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I18,
      I4 => I16(41),
      I5 => \n_0_m_axis_tdata_s[45]_i_2\,
      O => \n_0_m_axis_tdata_s[45]_i_1\
    );
\m_axis_tdata_s[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(13),
      O => \n_0_m_axis_tdata_s[45]_i_2\
    );
\m_axis_tdata_s[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o106\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I22,
      I4 => \n_0_m_axis_tdata_s[47]_i_4\,
      I5 => I16(14),
      O => \n_0_m_axis_tdata_s[46]_i_1\
    );
\m_axis_tdata_s[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o105\,
      I2 => \n_0_m_axis_tdata_s[47]_i_2\,
      I3 => I22,
      I4 => \n_0_m_axis_tdata_s[47]_i_4\,
      I5 => I16(15),
      O => \n_0_m_axis_tdata_s[47]_i_1\
    );
\m_axis_tdata_s[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
    port map (
      I0 => \^o21\,
      I1 => \^o19\,
      I2 => data_in_valid,
      I3 => \^o20\,
      I4 => stream_mode,
      O => \n_0_m_axis_tdata_s[47]_i_2\
    );
\m_axis_tdata_s[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      O => \n_0_m_axis_tdata_s[47]_i_4\
    );
\m_axis_tdata_s[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o104\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(42),
      I5 => \n_0_m_axis_tdata_s[48]_i_2\,
      O => \n_0_m_axis_tdata_s[48]_i_1\
    );
\m_axis_tdata_s[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(0),
      O => \n_0_m_axis_tdata_s[48]_i_2\
    );
\m_axis_tdata_s[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o103\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(43),
      I5 => \n_0_m_axis_tdata_s[49]_i_2\,
      O => \n_0_m_axis_tdata_s[49]_i_1\
    );
\m_axis_tdata_s[49]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(1),
      O => \n_0_m_axis_tdata_s[49]_i_2\
    );
\m_axis_tdata_s[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o148\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(4),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[4]_i_1\
    );
\m_axis_tdata_s[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o102\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(44),
      I5 => \n_0_m_axis_tdata_s[50]_i_2\,
      O => \n_0_m_axis_tdata_s[50]_i_1\
    );
\m_axis_tdata_s[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(2),
      O => \n_0_m_axis_tdata_s[50]_i_2\
    );
\m_axis_tdata_s[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o101\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(45),
      I5 => \n_0_m_axis_tdata_s[51]_i_2\,
      O => \n_0_m_axis_tdata_s[51]_i_1\
    );
\m_axis_tdata_s[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(3),
      O => \n_0_m_axis_tdata_s[51]_i_2\
    );
\m_axis_tdata_s[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o100\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(46),
      I5 => \n_0_m_axis_tdata_s[52]_i_2\,
      O => \n_0_m_axis_tdata_s[52]_i_1\
    );
\m_axis_tdata_s[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(4),
      O => \n_0_m_axis_tdata_s[52]_i_2\
    );
\m_axis_tdata_s[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o99\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(47),
      I5 => \n_0_m_axis_tdata_s[53]_i_2\,
      O => \n_0_m_axis_tdata_s[53]_i_1\
    );
\m_axis_tdata_s[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(5),
      O => \n_0_m_axis_tdata_s[53]_i_2\
    );
\m_axis_tdata_s[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o98\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(48),
      I5 => \n_0_m_axis_tdata_s[54]_i_2\,
      O => \n_0_m_axis_tdata_s[54]_i_1\
    );
\m_axis_tdata_s[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(6),
      O => \n_0_m_axis_tdata_s[54]_i_2\
    );
\m_axis_tdata_s[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o97\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(49),
      I5 => \n_0_m_axis_tdata_s[55]_i_2\,
      O => \n_0_m_axis_tdata_s[55]_i_1\
    );
\m_axis_tdata_s[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(7),
      O => \n_0_m_axis_tdata_s[55]_i_2\
    );
\m_axis_tdata_s[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o96\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(50),
      I5 => \n_0_m_axis_tdata_s[56]_i_2\,
      O => \n_0_m_axis_tdata_s[56]_i_1\
    );
\m_axis_tdata_s[56]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(8),
      O => \n_0_m_axis_tdata_s[56]_i_2\
    );
\m_axis_tdata_s[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o95\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(51),
      I5 => \n_0_m_axis_tdata_s[57]_i_2\,
      O => \n_0_m_axis_tdata_s[57]_i_1\
    );
\m_axis_tdata_s[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(9),
      O => \n_0_m_axis_tdata_s[57]_i_2\
    );
\m_axis_tdata_s[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o94\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(52),
      I5 => \n_0_m_axis_tdata_s[58]_i_2\,
      O => \n_0_m_axis_tdata_s[58]_i_1\
    );
\m_axis_tdata_s[58]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(10),
      O => \n_0_m_axis_tdata_s[58]_i_2\
    );
\m_axis_tdata_s[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o93\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(53),
      I5 => \n_0_m_axis_tdata_s[59]_i_2\,
      O => \n_0_m_axis_tdata_s[59]_i_1\
    );
\m_axis_tdata_s[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(11),
      O => \n_0_m_axis_tdata_s[59]_i_2\
    );
\m_axis_tdata_s[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o147\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(5),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[5]_i_1\
    );
\m_axis_tdata_s[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o92\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(54),
      I5 => \n_0_m_axis_tdata_s[60]_i_2\,
      O => \n_0_m_axis_tdata_s[60]_i_1\
    );
\m_axis_tdata_s[60]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(12),
      O => \n_0_m_axis_tdata_s[60]_i_2\
    );
\m_axis_tdata_s[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o91\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I18,
      I4 => I16(55),
      I5 => \n_0_m_axis_tdata_s[61]_i_2\,
      O => \n_0_m_axis_tdata_s[61]_i_1\
    );
\m_axis_tdata_s[61]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => stream_mode,
      I3 => \^o20\,
      I4 => I16(13),
      O => \n_0_m_axis_tdata_s[61]_i_2\
    );
\m_axis_tdata_s[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o90\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I16(14),
      I4 => \n_0_m_axis_tdata_s[63]_i_3\,
      O => \n_0_m_axis_tdata_s[62]_i_1\
    );
\m_axis_tdata_s[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o89\,
      I2 => \n_0_m_axis_tdata_s[63]_i_2\,
      I3 => I16(15),
      I4 => \n_0_m_axis_tdata_s[63]_i_3\,
      O => \n_0_m_axis_tdata_s[63]_i_1\
    );
\m_axis_tdata_s[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => data_in_valid,
      I3 => \^o20\,
      I4 => stream_mode,
      O => \n_0_m_axis_tdata_s[63]_i_2\
    );
\m_axis_tdata_s[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      O => \n_0_m_axis_tdata_s[63]_i_3\
    );
\m_axis_tdata_s[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o88\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(56),
      I5 => \n_0_m_axis_tdata_s[64]_i_2\,
      O => \n_0_m_axis_tdata_s[64]_i_1\
    );
\m_axis_tdata_s[64]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(0),
      O => \n_0_m_axis_tdata_s[64]_i_2\
    );
\m_axis_tdata_s[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o87\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(57),
      I5 => \n_0_m_axis_tdata_s[65]_i_2\,
      O => \n_0_m_axis_tdata_s[65]_i_1\
    );
\m_axis_tdata_s[65]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(1),
      O => \n_0_m_axis_tdata_s[65]_i_2\
    );
\m_axis_tdata_s[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o86\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(58),
      I5 => \n_0_m_axis_tdata_s[66]_i_2\,
      O => \n_0_m_axis_tdata_s[66]_i_1\
    );
\m_axis_tdata_s[66]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(2),
      O => \n_0_m_axis_tdata_s[66]_i_2\
    );
\m_axis_tdata_s[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o85\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(59),
      I5 => \n_0_m_axis_tdata_s[67]_i_2\,
      O => \n_0_m_axis_tdata_s[67]_i_1\
    );
\m_axis_tdata_s[67]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(3),
      O => \n_0_m_axis_tdata_s[67]_i_2\
    );
\m_axis_tdata_s[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o84\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(60),
      I5 => \n_0_m_axis_tdata_s[68]_i_2\,
      O => \n_0_m_axis_tdata_s[68]_i_1\
    );
\m_axis_tdata_s[68]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(4),
      O => \n_0_m_axis_tdata_s[68]_i_2\
    );
\m_axis_tdata_s[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o83\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(61),
      I5 => \n_0_m_axis_tdata_s[69]_i_2\,
      O => \n_0_m_axis_tdata_s[69]_i_1\
    );
\m_axis_tdata_s[69]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(5),
      O => \n_0_m_axis_tdata_s[69]_i_2\
    );
\m_axis_tdata_s[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o146\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(6),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[6]_i_1\
    );
\m_axis_tdata_s[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o82\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(62),
      I5 => \n_0_m_axis_tdata_s[70]_i_2\,
      O => \n_0_m_axis_tdata_s[70]_i_1\
    );
\m_axis_tdata_s[70]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(6),
      O => \n_0_m_axis_tdata_s[70]_i_2\
    );
\m_axis_tdata_s[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o81\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(63),
      I5 => \n_0_m_axis_tdata_s[71]_i_2\,
      O => \n_0_m_axis_tdata_s[71]_i_1\
    );
\m_axis_tdata_s[71]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(7),
      O => \n_0_m_axis_tdata_s[71]_i_2\
    );
\m_axis_tdata_s[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o80\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(64),
      I5 => \n_0_m_axis_tdata_s[72]_i_2\,
      O => \n_0_m_axis_tdata_s[72]_i_1\
    );
\m_axis_tdata_s[72]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(8),
      O => \n_0_m_axis_tdata_s[72]_i_2\
    );
\m_axis_tdata_s[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o79\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(65),
      I5 => \n_0_m_axis_tdata_s[73]_i_2\,
      O => \n_0_m_axis_tdata_s[73]_i_1\
    );
\m_axis_tdata_s[73]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(9),
      O => \n_0_m_axis_tdata_s[73]_i_2\
    );
\m_axis_tdata_s[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o78\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(66),
      I5 => \n_0_m_axis_tdata_s[74]_i_2\,
      O => \n_0_m_axis_tdata_s[74]_i_1\
    );
\m_axis_tdata_s[74]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(10),
      O => \n_0_m_axis_tdata_s[74]_i_2\
    );
\m_axis_tdata_s[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o77\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(67),
      I5 => \n_0_m_axis_tdata_s[75]_i_2\,
      O => \n_0_m_axis_tdata_s[75]_i_1\
    );
\m_axis_tdata_s[75]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(11),
      O => \n_0_m_axis_tdata_s[75]_i_2\
    );
\m_axis_tdata_s[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o76\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I16(12),
      I4 => \n_0_m_axis_tdata_s[79]_i_4\,
      O => \n_0_m_axis_tdata_s[76]_i_1\
    );
\m_axis_tdata_s[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o75\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I21,
      I4 => \n_0_m_axis_tdata_s[79]_i_4\,
      I5 => I16(13),
      O => \n_0_m_axis_tdata_s[77]_i_1\
    );
\m_axis_tdata_s[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o74\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I18,
      I4 => I16(68),
      I5 => \n_0_m_axis_tdata_s[78]_i_2\,
      O => \n_0_m_axis_tdata_s[78]_i_1\
    );
\m_axis_tdata_s[78]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => stream_mode,
      I4 => I16(14),
      O => \n_0_m_axis_tdata_s[78]_i_2\
    );
\m_axis_tdata_s[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o73\,
      I2 => \n_0_m_axis_tdata_s[79]_i_2\,
      I3 => I21,
      I4 => \n_0_m_axis_tdata_s[79]_i_4\,
      I5 => I16(15),
      O => \n_0_m_axis_tdata_s[79]_i_1\
    );
\m_axis_tdata_s[79]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => data_in_valid,
      I4 => stream_mode,
      O => \n_0_m_axis_tdata_s[79]_i_2\
    );
\m_axis_tdata_s[79]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => stream_mode,
      I1 => \^o20\,
      I2 => \^o21\,
      I3 => \^o19\,
      O => \n_0_m_axis_tdata_s[79]_i_4\
    );
\m_axis_tdata_s[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o145\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(7),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[7]_i_1\
    );
\m_axis_tdata_s[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o72\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(69),
      I5 => \n_0_m_axis_tdata_s[80]_i_2\,
      O => \n_0_m_axis_tdata_s[80]_i_1\
    );
\m_axis_tdata_s[80]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(0),
      O => \n_0_m_axis_tdata_s[80]_i_2\
    );
\m_axis_tdata_s[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o71\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(70),
      I5 => \n_0_m_axis_tdata_s[81]_i_2\,
      O => \n_0_m_axis_tdata_s[81]_i_1\
    );
\m_axis_tdata_s[81]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(1),
      O => \n_0_m_axis_tdata_s[81]_i_2\
    );
\m_axis_tdata_s[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o70\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(71),
      I5 => \n_0_m_axis_tdata_s[82]_i_2\,
      O => \n_0_m_axis_tdata_s[82]_i_1\
    );
\m_axis_tdata_s[82]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(2),
      O => \n_0_m_axis_tdata_s[82]_i_2\
    );
\m_axis_tdata_s[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o69\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(72),
      I5 => \n_0_m_axis_tdata_s[83]_i_2\,
      O => \n_0_m_axis_tdata_s[83]_i_1\
    );
\m_axis_tdata_s[83]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(3),
      O => \n_0_m_axis_tdata_s[83]_i_2\
    );
\m_axis_tdata_s[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o68\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(73),
      I5 => \n_0_m_axis_tdata_s[84]_i_2\,
      O => \n_0_m_axis_tdata_s[84]_i_1\
    );
\m_axis_tdata_s[84]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(4),
      O => \n_0_m_axis_tdata_s[84]_i_2\
    );
\m_axis_tdata_s[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o67\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(74),
      I5 => \n_0_m_axis_tdata_s[85]_i_2\,
      O => \n_0_m_axis_tdata_s[85]_i_1\
    );
\m_axis_tdata_s[85]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(5),
      O => \n_0_m_axis_tdata_s[85]_i_2\
    );
\m_axis_tdata_s[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o66\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(75),
      I5 => \n_0_m_axis_tdata_s[86]_i_2\,
      O => \n_0_m_axis_tdata_s[86]_i_1\
    );
\m_axis_tdata_s[86]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(6),
      O => \n_0_m_axis_tdata_s[86]_i_2\
    );
\m_axis_tdata_s[87]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o65\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(76),
      I5 => \n_0_m_axis_tdata_s[87]_i_2\,
      O => \n_0_m_axis_tdata_s[87]_i_1\
    );
\m_axis_tdata_s[87]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(7),
      O => \n_0_m_axis_tdata_s[87]_i_2\
    );
\m_axis_tdata_s[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o64\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(77),
      I5 => \n_0_m_axis_tdata_s[88]_i_2\,
      O => \n_0_m_axis_tdata_s[88]_i_1\
    );
\m_axis_tdata_s[88]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(8),
      O => \n_0_m_axis_tdata_s[88]_i_2\
    );
\m_axis_tdata_s[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o63\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(78),
      I5 => \n_0_m_axis_tdata_s[89]_i_2\,
      O => \n_0_m_axis_tdata_s[89]_i_1\
    );
\m_axis_tdata_s[89]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(9),
      O => \n_0_m_axis_tdata_s[89]_i_2\
    );
\m_axis_tdata_s[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o144\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(8),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[8]_i_1\
    );
\m_axis_tdata_s[90]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o62\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(79),
      I5 => \n_0_m_axis_tdata_s[90]_i_2\,
      O => \n_0_m_axis_tdata_s[90]_i_1\
    );
\m_axis_tdata_s[90]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(10),
      O => \n_0_m_axis_tdata_s[90]_i_2\
    );
\m_axis_tdata_s[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o61\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(80),
      I5 => \n_0_m_axis_tdata_s[91]_i_2\,
      O => \n_0_m_axis_tdata_s[91]_i_1\
    );
\m_axis_tdata_s[91]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(11),
      O => \n_0_m_axis_tdata_s[91]_i_2\
    );
\m_axis_tdata_s[92]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o60\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I20,
      I4 => \n_0_m_axis_tdata_s[94]_i_3\,
      I5 => I16(12),
      O => \n_0_m_axis_tdata_s[92]_i_1\
    );
\m_axis_tdata_s[93]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o59\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I16(13),
      I4 => \n_0_m_axis_tdata_s[94]_i_3\,
      O => \n_0_m_axis_tdata_s[93]_i_1\
    );
\m_axis_tdata_s[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A808A808A808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o58\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I20,
      I4 => \n_0_m_axis_tdata_s[94]_i_3\,
      I5 => I16(14),
      O => \n_0_m_axis_tdata_s[94]_i_1\
    );
\m_axis_tdata_s[94]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o21\,
      I1 => \^o19\,
      I2 => stream_mode,
      I3 => \^o20\,
      O => \n_0_m_axis_tdata_s[94]_i_3\
    );
\m_axis_tdata_s[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o57\,
      I2 => \n_0_m_axis_tdata_s[95]_i_2\,
      I3 => I18,
      I4 => I16(81),
      I5 => \n_0_m_axis_tdata_s[95]_i_3\,
      O => \n_0_m_axis_tdata_s[95]_i_1\
    );
\m_axis_tdata_s[95]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000FFFF"
    )
    port map (
      I0 => \^o19\,
      I1 => \^o21\,
      I2 => \^o20\,
      I3 => data_in_valid,
      I4 => stream_mode,
      O => \n_0_m_axis_tdata_s[95]_i_2\
    );
\m_axis_tdata_s[95]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o19\,
      I3 => \^o21\,
      I4 => I16(15),
      O => \n_0_m_axis_tdata_s[95]_i_3\
    );
\m_axis_tdata_s[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o56\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(82),
      I5 => \n_0_m_axis_tdata_s[96]_i_2\,
      O => \n_0_m_axis_tdata_s[96]_i_1\
    );
\m_axis_tdata_s[96]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(0),
      O => \n_0_m_axis_tdata_s[96]_i_2\
    );
\m_axis_tdata_s[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o55\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(83),
      I5 => \n_0_m_axis_tdata_s[97]_i_2\,
      O => \n_0_m_axis_tdata_s[97]_i_1\
    );
\m_axis_tdata_s[97]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(1),
      O => \n_0_m_axis_tdata_s[97]_i_2\
    );
\m_axis_tdata_s[98]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o54\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(84),
      I5 => \n_0_m_axis_tdata_s[98]_i_2\,
      O => \n_0_m_axis_tdata_s[98]_i_1\
    );
\m_axis_tdata_s[98]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(2),
      O => \n_0_m_axis_tdata_s[98]_i_2\
    );
\m_axis_tdata_s[99]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o53\,
      I2 => \n_0_m_axis_tdata_s[111]_i_2\,
      I3 => I18,
      I4 => I16(85),
      I5 => \n_0_m_axis_tdata_s[99]_i_2\,
      O => \n_0_m_axis_tdata_s[99]_i_1\
    );
\m_axis_tdata_s[99]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o20\,
      I1 => stream_mode,
      I2 => \^o21\,
      I3 => \^o19\,
      I4 => I16(3),
      O => \n_0_m_axis_tdata_s[99]_i_2\
    );
\m_axis_tdata_s[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^o143\,
      I2 => \n_0_m_axis_tdata_s[15]_i_2\,
      I3 => I16(9),
      I4 => \n_0_m_axis_tdata_s[15]_i_3\,
      O => \n_0_m_axis_tdata_s[9]_i_1\
    );
\m_axis_tdata_s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[0]_i_1\,
      Q => \^o152\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[100]_i_1\,
      Q => \^o52\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[101]_i_1\,
      Q => \^o51\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[102]_i_1\,
      Q => \^o50\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[103]_i_1\,
      Q => \^o49\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[104]_i_1\,
      Q => \^o48\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[105]_i_1\,
      Q => \^o47\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[106]_i_1\,
      Q => \^o46\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[107]_i_1\,
      Q => \^o45\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[108]_i_1\,
      Q => \^o44\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[109]_i_1\,
      Q => \^o43\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[10]_i_1\,
      Q => \^o142\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[110]_i_1\,
      Q => \^o42\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[111]_i_1\,
      Q => \^o41\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[112]_i_1\,
      Q => \^o40\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[113]_i_1\,
      Q => \^o39\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[114]_i_1\,
      Q => \^o38\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[115]_i_1\,
      Q => \^o37\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[116]_i_1\,
      Q => \^o36\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[117]_i_1\,
      Q => \^o35\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[118]_i_1\,
      Q => \^o34\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[119]_i_1\,
      Q => \^o33\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[11]_i_1\,
      Q => \^o141\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[120]_i_1\,
      Q => \^o32\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[121]_i_1\,
      Q => \^o31\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[122]_i_1\,
      Q => \^o30\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[123]_i_1\,
      Q => \^o29\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[124]_i_1\,
      Q => \^o28\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[125]_i_1\,
      Q => \^o27\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[126]_i_1\,
      Q => \^o26\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[127]_i_1\,
      Q => \^o25\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[12]_i_1\,
      Q => \^o140\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[13]_i_1\,
      Q => \^o139\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[14]_i_1\,
      Q => \^o138\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[15]_i_1\,
      Q => \^o137\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[16]_i_1\,
      Q => \^o136\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[17]_i_1\,
      Q => \^o135\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[18]_i_1\,
      Q => \^o134\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[19]_i_1\,
      Q => \^o133\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[1]_i_1\,
      Q => \^o151\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[20]_i_1\,
      Q => \^o132\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[21]_i_1\,
      Q => \^o131\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[22]_i_1\,
      Q => \^o130\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[23]_i_1\,
      Q => \^o129\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[24]_i_1\,
      Q => \^o128\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[25]_i_1\,
      Q => \^o127\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[26]_i_1\,
      Q => \^o126\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[27]_i_1\,
      Q => \^o125\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[28]_i_1\,
      Q => \^o124\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[29]_i_1\,
      Q => \^o123\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[2]_i_1\,
      Q => \^o150\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[30]_i_1\,
      Q => \^o122\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[31]_i_1\,
      Q => \^o121\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[32]_i_1\,
      Q => \^o120\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[33]_i_1\,
      Q => \^o119\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[34]_i_1\,
      Q => \^o118\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[35]_i_1\,
      Q => \^o117\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[36]_i_1\,
      Q => \^o116\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[37]_i_1\,
      Q => \^o115\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[38]_i_1\,
      Q => \^o114\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[39]_i_1\,
      Q => \^o113\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[3]_i_1\,
      Q => \^o149\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[40]_i_1\,
      Q => \^o112\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[41]_i_1\,
      Q => \^o111\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[42]_i_1\,
      Q => \^o110\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[43]_i_1\,
      Q => \^o109\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[44]_i_1\,
      Q => \^o108\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[45]_i_1\,
      Q => \^o107\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[46]_i_1\,
      Q => \^o106\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[47]_i_1\,
      Q => \^o105\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[48]_i_1\,
      Q => \^o104\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[49]_i_1\,
      Q => \^o103\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[4]_i_1\,
      Q => \^o148\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[50]_i_1\,
      Q => \^o102\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[51]_i_1\,
      Q => \^o101\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[52]_i_1\,
      Q => \^o100\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[53]_i_1\,
      Q => \^o99\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[54]_i_1\,
      Q => \^o98\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[55]_i_1\,
      Q => \^o97\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[56]_i_1\,
      Q => \^o96\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[57]_i_1\,
      Q => \^o95\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[58]_i_1\,
      Q => \^o94\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[59]_i_1\,
      Q => \^o93\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[5]_i_1\,
      Q => \^o147\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[60]_i_1\,
      Q => \^o92\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[61]_i_1\,
      Q => \^o91\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[62]_i_1\,
      Q => \^o90\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[63]_i_1\,
      Q => \^o89\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[64]_i_1\,
      Q => \^o88\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[65]_i_1\,
      Q => \^o87\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[66]_i_1\,
      Q => \^o86\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[67]_i_1\,
      Q => \^o85\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[68]_i_1\,
      Q => \^o84\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[69]_i_1\,
      Q => \^o83\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[6]_i_1\,
      Q => \^o146\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[70]_i_1\,
      Q => \^o82\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[71]_i_1\,
      Q => \^o81\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[72]_i_1\,
      Q => \^o80\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[73]_i_1\,
      Q => \^o79\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[74]_i_1\,
      Q => \^o78\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[75]_i_1\,
      Q => \^o77\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[76]_i_1\,
      Q => \^o76\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[77]_i_1\,
      Q => \^o75\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[78]_i_1\,
      Q => \^o74\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[79]_i_1\,
      Q => \^o73\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[7]_i_1\,
      Q => \^o145\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[80]_i_1\,
      Q => \^o72\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[81]_i_1\,
      Q => \^o71\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[82]_i_1\,
      Q => \^o70\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[83]_i_1\,
      Q => \^o69\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[84]_i_1\,
      Q => \^o68\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[85]_i_1\,
      Q => \^o67\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[86]_i_1\,
      Q => \^o66\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[87]_i_1\,
      Q => \^o65\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[88]_i_1\,
      Q => \^o64\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[89]_i_1\,
      Q => \^o63\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[8]_i_1\,
      Q => \^o144\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[90]_i_1\,
      Q => \^o62\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[91]_i_1\,
      Q => \^o61\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[92]_i_1\,
      Q => \^o60\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[93]_i_1\,
      Q => \^o59\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[94]_i_1\,
      Q => \^o58\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[95]_i_1\,
      Q => \^o57\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[96]_i_1\,
      Q => \^o56\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[97]_i_1\,
      Q => \^o55\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[98]_i_1\,
      Q => \^o54\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[99]_i_1\,
      Q => \^o53\,
      R => \<const0>\
    );
\m_axis_tdata_s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => M_AXIS_ACLK_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_m_axis_tdata_s[9]_i_1\,
      Q => \^o143\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity pulser_1ch_v2 is
  port (
    pulse_out_en5_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    pulse_out_en4_in : in STD_LOGIC;
    pulse_out_en3_in : in STD_LOGIC;
    pulse_out_en2_in : in STD_LOGIC;
    I10 : in STD_LOGIC;
    pulse_out_en1_in : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O80 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end pulser_1ch_v2;

architecture STRUCTURE of pulser_1ch_v2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal div_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_div_counter[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_div_counter[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_div_counter[2]_i_1__5\ : STD_LOGIC;
  signal \n_0_pulse_out_clamp_i_1__5\ : STD_LOGIC;
  signal \n_0_pulse_out_n_i_1__5\ : STD_LOGIC;
  signal \n_0_pulse_out_p_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[10]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[11]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[12]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[13]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[14]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[15]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[16]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[17]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[18]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[19]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[20]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[21]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[22]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[23]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[24]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[25]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[26]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[27]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[28]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[29]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[2]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[30]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[31]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[3]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[4]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[5]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[6]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[7]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[8]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[9]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_freq_divider[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_freq_divider[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_freq_divider[2]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[10]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[11]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[12]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[13]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[14]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[15]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[16]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[17]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[18]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[19]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[20]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[21]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[22]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[23]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[24]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[25]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[26]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[27]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[28]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[29]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[2]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[30]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[31]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[3]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[4]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[5]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[6]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[7]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[8]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter[9]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_n_shifter_reg[31]\ : STD_LOGIC;
  signal \n_0_s_offset_counter[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_offset_counter[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_offset_counter[2]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_offset_counter[3]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_offset_counter[4]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_offset_counter[5]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_2__5\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_3__5\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_2__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[10]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[11]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[12]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[13]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[14]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[15]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[16]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[17]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[18]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[19]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[20]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[21]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[22]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[23]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[24]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[25]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[26]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[27]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[28]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[29]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[2]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[30]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_2__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[3]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[4]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[5]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[6]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[7]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[8]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter[9]_i_1__5\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[0]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[10]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[11]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[12]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[13]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[14]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[15]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[16]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[17]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[18]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[19]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[1]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[20]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[21]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[22]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[23]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[24]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[25]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[26]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[27]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[28]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[29]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[2]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[30]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[3]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[4]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[5]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[6]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[7]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[8]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[9]\ : STD_LOGIC;
  signal \n_0_state[0]_i_2__5\ : STD_LOGIC;
  signal \n_0_state[0]_i_3__5\ : STD_LOGIC;
  signal \n_0_state[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_state[1]_i_2__6\ : STD_LOGIC;
  signal \n_0_state[1]_i_3__5\ : STD_LOGIC;
  signal \n_0_state_reg[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_step_counter[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_step_counter[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_step_counter[2]_i_1__5\ : STD_LOGIC;
  signal \n_0_step_counter[3]_i_1__5\ : STD_LOGIC;
  signal \n_0_step_counter[4]_i_1__5\ : STD_LOGIC;
  signal \n_0_step_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^pulse_out_en5_in\ : STD_LOGIC;
  signal s_clamp_shifter : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \s_clamp_shifter__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_freq_divider : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_n_shifter : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_offset_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_counter[0]_i_1__5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \pulse_out_clamp_i_1__5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \pulse_out_n_i_1__5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \pulse_out_p_i_1__5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \s_clamp_shifter[10]_i_1__5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \s_clamp_shifter[11]_i_1__5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \s_clamp_shifter[12]_i_1__5\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \s_clamp_shifter[13]_i_1__5\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \s_clamp_shifter[14]_i_1__5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \s_clamp_shifter[15]_i_1__5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \s_clamp_shifter[16]_i_1__5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \s_clamp_shifter[17]_i_1__5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \s_clamp_shifter[18]_i_1__5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \s_clamp_shifter[19]_i_1__5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \s_clamp_shifter[1]_i_1__5\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \s_clamp_shifter[20]_i_1__5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \s_clamp_shifter[21]_i_1__5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \s_clamp_shifter[22]_i_1__5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \s_clamp_shifter[23]_i_1__5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \s_clamp_shifter[24]_i_1__5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \s_clamp_shifter[25]_i_1__5\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \s_clamp_shifter[26]_i_1__5\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \s_clamp_shifter[27]_i_1__5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \s_clamp_shifter[28]_i_1__5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \s_clamp_shifter[29]_i_1__5\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \s_clamp_shifter[2]_i_1__5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \s_clamp_shifter[30]_i_1__5\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \s_clamp_shifter[31]_i_1__5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \s_clamp_shifter[3]_i_1__5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \s_clamp_shifter[4]_i_1__5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \s_clamp_shifter[5]_i_1__5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \s_clamp_shifter[6]_i_1__5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \s_clamp_shifter[7]_i_1__5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \s_clamp_shifter[8]_i_1__5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \s_clamp_shifter[9]_i_1__5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \s_freq_divider[0]_i_1__5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \s_freq_divider[1]_i_1__5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \s_freq_divider[2]_i_1__5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \s_n_shifter[10]_i_1__5\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \s_n_shifter[11]_i_1__5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \s_n_shifter[12]_i_1__5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \s_n_shifter[13]_i_1__5\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \s_n_shifter[14]_i_1__5\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \s_n_shifter[15]_i_1__5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \s_n_shifter[16]_i_1__5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \s_n_shifter[17]_i_1__5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \s_n_shifter[18]_i_1__5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \s_n_shifter[19]_i_1__5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \s_n_shifter[1]_i_1__5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \s_n_shifter[20]_i_1__5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \s_n_shifter[21]_i_1__5\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \s_n_shifter[22]_i_1__5\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \s_n_shifter[23]_i_1__5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \s_n_shifter[24]_i_1__5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \s_n_shifter[25]_i_1__5\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \s_n_shifter[26]_i_1__5\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \s_n_shifter[27]_i_1__5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \s_n_shifter[28]_i_1__5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \s_n_shifter[29]_i_1__5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \s_n_shifter[30]_i_1__5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \s_n_shifter[31]_i_1__5\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \s_n_shifter[3]_i_1__5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \s_n_shifter[4]_i_1__5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \s_n_shifter[5]_i_1__5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \s_n_shifter[6]_i_1__5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \s_n_shifter[7]_i_1__5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \s_n_shifter[8]_i_1__5\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \s_n_shifter[9]_i_1__5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \s_offset_counter[0]_i_1__5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \s_offset_counter[4]_i_1__5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \s_offset_counter[6]_i_3__5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \s_p_shifter[10]_i_1__5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \s_p_shifter[11]_i_1__5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \s_p_shifter[12]_i_1__5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \s_p_shifter[13]_i_1__5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \s_p_shifter[14]_i_1__5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \s_p_shifter[15]_i_1__5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \s_p_shifter[16]_i_1__5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \s_p_shifter[17]_i_1__5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \s_p_shifter[18]_i_1__5\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \s_p_shifter[19]_i_1__5\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \s_p_shifter[1]_i_1__5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \s_p_shifter[20]_i_1__5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \s_p_shifter[21]_i_1__5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \s_p_shifter[22]_i_1__5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \s_p_shifter[23]_i_1__5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \s_p_shifter[24]_i_1__5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \s_p_shifter[25]_i_1__5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \s_p_shifter[26]_i_1__5\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \s_p_shifter[27]_i_1__5\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \s_p_shifter[28]_i_1__5\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \s_p_shifter[29]_i_1__5\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \s_p_shifter[2]_i_1__5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \s_p_shifter[30]_i_1__5\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \s_p_shifter[31]_i_2__5\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \s_p_shifter[3]_i_1__5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \s_p_shifter[4]_i_1__5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \s_p_shifter[5]_i_1__5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \s_p_shifter[6]_i_1__5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \s_p_shifter[7]_i_1__5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \s_p_shifter[8]_i_1__5\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \s_p_shifter[9]_i_1__5\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \state[1]_i_2__6\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \step_counter[1]_i_1__5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \step_counter[2]_i_1__5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \step_counter[3]_i_1__5\ : label is "soft_lutpair183";
begin
  Q(0) <= \^q\(0);
  pulse_out_en5_in <= \^pulse_out_en5_in\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\div_counter[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => s_freq_divider(0),
      I1 => state(0),
      I2 => div_counter(0),
      O => \n_0_div_counter[0]_i_1__5\
    );
\div_counter[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => s_freq_divider(1),
      I1 => state(0),
      I2 => div_counter(1),
      I3 => div_counter(0),
      O => \n_0_div_counter[1]_i_1__5\
    );
\div_counter[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => s_freq_divider(2),
      I1 => state(0),
      I2 => div_counter(2),
      I3 => div_counter(0),
      I4 => div_counter(1),
      O => \n_0_div_counter[2]_i_1__5\
    );
\div_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_div_counter[0]_i_1__5\,
      Q => div_counter(0),
      R => \<const0>\
    );
\div_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_div_counter[1]_i_1__5\,
      Q => div_counter(1),
      R => \<const0>\
    );
\div_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_div_counter[2]_i_1__5\,
      Q => div_counter(2),
      R => \<const0>\
    );
\pulse_out_clamp_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_clamp_shifter(31),
      O => \n_0_pulse_out_clamp_i_1__5\
    );
pulse_out_clamp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_pulse_out_clamp_i_1__5\,
      Q => O2,
      R => \<const0>\
    );
pulse_out_en_OBUF_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^pulse_out_en5_in\,
      I1 => pulse_out_en4_in,
      I2 => pulse_out_en3_in,
      I3 => pulse_out_en2_in,
      I4 => I10,
      I5 => pulse_out_en1_in,
      O => O4
    );
pulse_out_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \^q\(0),
      Q => \^pulse_out_en5_in\,
      R => \<const0>\
    );
\pulse_out_n_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_s_n_shifter_reg[31]\,
      O => \n_0_pulse_out_n_i_1__5\
    );
pulse_out_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_pulse_out_n_i_1__5\,
      Q => O3,
      R => \<const0>\
    );
\pulse_out_p_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      O => \n_0_pulse_out_p_i_1__5\
    );
pulse_out_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_pulse_out_p_i_1__5\,
      Q => O1,
      R => \<const0>\
    );
\s_clamp_shifter[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(9),
      I1 => \^q\(0),
      I2 => O15(9),
      O => \n_0_s_clamp_shifter[10]_i_1__5\
    );
\s_clamp_shifter[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(10),
      I1 => \^q\(0),
      I2 => O15(10),
      O => \n_0_s_clamp_shifter[11]_i_1__5\
    );
\s_clamp_shifter[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(11),
      I1 => \^q\(0),
      I2 => O15(11),
      O => \n_0_s_clamp_shifter[12]_i_1__5\
    );
\s_clamp_shifter[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(12),
      I1 => \^q\(0),
      I2 => O15(12),
      O => \n_0_s_clamp_shifter[13]_i_1__5\
    );
\s_clamp_shifter[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(13),
      I1 => \^q\(0),
      I2 => O15(13),
      O => \n_0_s_clamp_shifter[14]_i_1__5\
    );
\s_clamp_shifter[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(14),
      I1 => \^q\(0),
      I2 => O15(14),
      O => \n_0_s_clamp_shifter[15]_i_1__5\
    );
\s_clamp_shifter[16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(15),
      I1 => \^q\(0),
      I2 => O15(15),
      O => \n_0_s_clamp_shifter[16]_i_1__5\
    );
\s_clamp_shifter[17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(16),
      I1 => \^q\(0),
      I2 => O15(16),
      O => \n_0_s_clamp_shifter[17]_i_1__5\
    );
\s_clamp_shifter[18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(17),
      I1 => \^q\(0),
      I2 => O15(17),
      O => \n_0_s_clamp_shifter[18]_i_1__5\
    );
\s_clamp_shifter[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(18),
      I1 => \^q\(0),
      I2 => O15(18),
      O => \n_0_s_clamp_shifter[19]_i_1__5\
    );
\s_clamp_shifter[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(0),
      I1 => \^q\(0),
      I2 => O15(0),
      O => \n_0_s_clamp_shifter[1]_i_1__5\
    );
\s_clamp_shifter[20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(19),
      I1 => \^q\(0),
      I2 => O15(19),
      O => \n_0_s_clamp_shifter[20]_i_1__5\
    );
\s_clamp_shifter[21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(20),
      I1 => \^q\(0),
      I2 => O15(20),
      O => \n_0_s_clamp_shifter[21]_i_1__5\
    );
\s_clamp_shifter[22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(21),
      I1 => \^q\(0),
      I2 => O15(21),
      O => \n_0_s_clamp_shifter[22]_i_1__5\
    );
\s_clamp_shifter[23]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(22),
      I1 => \^q\(0),
      I2 => O15(22),
      O => \n_0_s_clamp_shifter[23]_i_1__5\
    );
\s_clamp_shifter[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(23),
      I1 => \^q\(0),
      I2 => O15(23),
      O => \n_0_s_clamp_shifter[24]_i_1__5\
    );
\s_clamp_shifter[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(24),
      I1 => \^q\(0),
      I2 => O15(24),
      O => \n_0_s_clamp_shifter[25]_i_1__5\
    );
\s_clamp_shifter[26]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(25),
      I1 => \^q\(0),
      I2 => O15(25),
      O => \n_0_s_clamp_shifter[26]_i_1__5\
    );
\s_clamp_shifter[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(26),
      I1 => \^q\(0),
      I2 => O15(26),
      O => \n_0_s_clamp_shifter[27]_i_1__5\
    );
\s_clamp_shifter[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(27),
      I1 => \^q\(0),
      I2 => O15(27),
      O => \n_0_s_clamp_shifter[28]_i_1__5\
    );
\s_clamp_shifter[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(28),
      I1 => \^q\(0),
      I2 => O15(28),
      O => \n_0_s_clamp_shifter[29]_i_1__5\
    );
\s_clamp_shifter[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(1),
      I1 => \^q\(0),
      I2 => O15(1),
      O => \n_0_s_clamp_shifter[2]_i_1__5\
    );
\s_clamp_shifter[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(29),
      I1 => \^q\(0),
      I2 => O15(29),
      O => \n_0_s_clamp_shifter[30]_i_1__5\
    );
\s_clamp_shifter[31]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(30),
      I1 => \^q\(0),
      I2 => O15(30),
      O => \n_0_s_clamp_shifter[31]_i_1__5\
    );
\s_clamp_shifter[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(2),
      I1 => \^q\(0),
      I2 => O15(2),
      O => \n_0_s_clamp_shifter[3]_i_1__5\
    );
\s_clamp_shifter[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(3),
      I1 => \^q\(0),
      I2 => O15(3),
      O => \n_0_s_clamp_shifter[4]_i_1__5\
    );
\s_clamp_shifter[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(4),
      I1 => \^q\(0),
      I2 => O15(4),
      O => \n_0_s_clamp_shifter[5]_i_1__5\
    );
\s_clamp_shifter[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(5),
      I1 => \^q\(0),
      I2 => O15(5),
      O => \n_0_s_clamp_shifter[6]_i_1__5\
    );
\s_clamp_shifter[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(6),
      I1 => \^q\(0),
      I2 => O15(6),
      O => \n_0_s_clamp_shifter[7]_i_1__5\
    );
\s_clamp_shifter[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(7),
      I1 => \^q\(0),
      I2 => O15(7),
      O => \n_0_s_clamp_shifter[8]_i_1__5\
    );
\s_clamp_shifter[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(8),
      I1 => \^q\(0),
      I2 => O15(8),
      O => \n_0_s_clamp_shifter[9]_i_1__5\
    );
\s_clamp_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => I11(0),
      Q => \s_clamp_shifter__0\(0),
      R => \<const0>\
    );
\s_clamp_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[10]_i_1__5\,
      Q => \s_clamp_shifter__0\(10),
      R => \<const0>\
    );
\s_clamp_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[11]_i_1__5\,
      Q => \s_clamp_shifter__0\(11),
      R => \<const0>\
    );
\s_clamp_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[12]_i_1__5\,
      Q => \s_clamp_shifter__0\(12),
      R => \<const0>\
    );
\s_clamp_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[13]_i_1__5\,
      Q => \s_clamp_shifter__0\(13),
      R => \<const0>\
    );
\s_clamp_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[14]_i_1__5\,
      Q => \s_clamp_shifter__0\(14),
      R => \<const0>\
    );
\s_clamp_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[15]_i_1__5\,
      Q => \s_clamp_shifter__0\(15),
      R => \<const0>\
    );
\s_clamp_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[16]_i_1__5\,
      Q => \s_clamp_shifter__0\(16),
      R => \<const0>\
    );
\s_clamp_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[17]_i_1__5\,
      Q => \s_clamp_shifter__0\(17),
      R => \<const0>\
    );
\s_clamp_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[18]_i_1__5\,
      Q => \s_clamp_shifter__0\(18),
      R => \<const0>\
    );
\s_clamp_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[19]_i_1__5\,
      Q => \s_clamp_shifter__0\(19),
      R => \<const0>\
    );
\s_clamp_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[1]_i_1__5\,
      Q => \s_clamp_shifter__0\(1),
      R => \<const0>\
    );
\s_clamp_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[20]_i_1__5\,
      Q => \s_clamp_shifter__0\(20),
      R => \<const0>\
    );
\s_clamp_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[21]_i_1__5\,
      Q => \s_clamp_shifter__0\(21),
      R => \<const0>\
    );
\s_clamp_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[22]_i_1__5\,
      Q => \s_clamp_shifter__0\(22),
      R => \<const0>\
    );
\s_clamp_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[23]_i_1__5\,
      Q => \s_clamp_shifter__0\(23),
      R => \<const0>\
    );
\s_clamp_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[24]_i_1__5\,
      Q => \s_clamp_shifter__0\(24),
      R => \<const0>\
    );
\s_clamp_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[25]_i_1__5\,
      Q => \s_clamp_shifter__0\(25),
      R => \<const0>\
    );
\s_clamp_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[26]_i_1__5\,
      Q => \s_clamp_shifter__0\(26),
      R => \<const0>\
    );
\s_clamp_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[27]_i_1__5\,
      Q => \s_clamp_shifter__0\(27),
      R => \<const0>\
    );
\s_clamp_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[28]_i_1__5\,
      Q => \s_clamp_shifter__0\(28),
      R => \<const0>\
    );
\s_clamp_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[29]_i_1__5\,
      Q => \s_clamp_shifter__0\(29),
      R => \<const0>\
    );
\s_clamp_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[2]_i_1__5\,
      Q => \s_clamp_shifter__0\(2),
      R => \<const0>\
    );
\s_clamp_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[30]_i_1__5\,
      Q => \s_clamp_shifter__0\(30),
      R => \<const0>\
    );
\s_clamp_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[31]_i_1__5\,
      Q => s_clamp_shifter(31),
      R => \<const0>\
    );
\s_clamp_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[3]_i_1__5\,
      Q => \s_clamp_shifter__0\(3),
      R => \<const0>\
    );
\s_clamp_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[4]_i_1__5\,
      Q => \s_clamp_shifter__0\(4),
      R => \<const0>\
    );
\s_clamp_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[5]_i_1__5\,
      Q => \s_clamp_shifter__0\(5),
      R => \<const0>\
    );
\s_clamp_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[6]_i_1__5\,
      Q => \s_clamp_shifter__0\(6),
      R => \<const0>\
    );
\s_clamp_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[7]_i_1__5\,
      Q => \s_clamp_shifter__0\(7),
      R => \<const0>\
    );
\s_clamp_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[8]_i_1__5\,
      Q => \s_clamp_shifter__0\(8),
      R => \<const0>\
    );
\s_clamp_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_clamp_shifter[9]_i_1__5\,
      Q => \s_clamp_shifter__0\(9),
      R => \<const0>\
    );
\s_freq_divider[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(0),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(0),
      O => \n_0_s_freq_divider[0]_i_1__5\
    );
\s_freq_divider[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(1),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(1),
      O => \n_0_s_freq_divider[1]_i_1__5\
    );
\s_freq_divider[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(2),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(2),
      O => \n_0_s_freq_divider[2]_i_1__5\
    );
\s_freq_divider_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[0]_i_1__5\,
      Q => s_freq_divider(0),
      R => \<const0>\
    );
\s_freq_divider_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[1]_i_1__5\,
      Q => s_freq_divider(1),
      R => \<const0>\
    );
\s_freq_divider_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[2]_i_1__5\,
      Q => s_freq_divider(2),
      R => \<const0>\
    );
\s_n_shifter[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(9),
      I1 => \^q\(0),
      I2 => O17(9),
      O => \n_0_s_n_shifter[10]_i_1__5\
    );
\s_n_shifter[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(10),
      I1 => \^q\(0),
      I2 => O17(10),
      O => \n_0_s_n_shifter[11]_i_1__5\
    );
\s_n_shifter[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(11),
      I1 => \^q\(0),
      I2 => O17(11),
      O => \n_0_s_n_shifter[12]_i_1__5\
    );
\s_n_shifter[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(12),
      I1 => \^q\(0),
      I2 => O17(12),
      O => \n_0_s_n_shifter[13]_i_1__5\
    );
\s_n_shifter[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(13),
      I1 => \^q\(0),
      I2 => O17(13),
      O => \n_0_s_n_shifter[14]_i_1__5\
    );
\s_n_shifter[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(14),
      I1 => \^q\(0),
      I2 => O17(14),
      O => \n_0_s_n_shifter[15]_i_1__5\
    );
\s_n_shifter[16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(15),
      I1 => \^q\(0),
      I2 => O17(15),
      O => \n_0_s_n_shifter[16]_i_1__5\
    );
\s_n_shifter[17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(16),
      I1 => \^q\(0),
      I2 => O17(16),
      O => \n_0_s_n_shifter[17]_i_1__5\
    );
\s_n_shifter[18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(17),
      I1 => \^q\(0),
      I2 => O17(17),
      O => \n_0_s_n_shifter[18]_i_1__5\
    );
\s_n_shifter[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(18),
      I1 => \^q\(0),
      I2 => O17(18),
      O => \n_0_s_n_shifter[19]_i_1__5\
    );
\s_n_shifter[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(0),
      I1 => \^q\(0),
      I2 => O17(0),
      O => \n_0_s_n_shifter[1]_i_1__5\
    );
\s_n_shifter[20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(19),
      I1 => \^q\(0),
      I2 => O17(19),
      O => \n_0_s_n_shifter[20]_i_1__5\
    );
\s_n_shifter[21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(20),
      I1 => \^q\(0),
      I2 => O17(20),
      O => \n_0_s_n_shifter[21]_i_1__5\
    );
\s_n_shifter[22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(21),
      I1 => \^q\(0),
      I2 => O17(21),
      O => \n_0_s_n_shifter[22]_i_1__5\
    );
\s_n_shifter[23]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(22),
      I1 => \^q\(0),
      I2 => O17(22),
      O => \n_0_s_n_shifter[23]_i_1__5\
    );
\s_n_shifter[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(23),
      I1 => \^q\(0),
      I2 => O17(23),
      O => \n_0_s_n_shifter[24]_i_1__5\
    );
\s_n_shifter[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(24),
      I1 => \^q\(0),
      I2 => O17(24),
      O => \n_0_s_n_shifter[25]_i_1__5\
    );
\s_n_shifter[26]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(25),
      I1 => \^q\(0),
      I2 => O17(25),
      O => \n_0_s_n_shifter[26]_i_1__5\
    );
\s_n_shifter[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(26),
      I1 => \^q\(0),
      I2 => O17(26),
      O => \n_0_s_n_shifter[27]_i_1__5\
    );
\s_n_shifter[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(27),
      I1 => \^q\(0),
      I2 => O17(27),
      O => \n_0_s_n_shifter[28]_i_1__5\
    );
\s_n_shifter[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(28),
      I1 => \^q\(0),
      I2 => O17(28),
      O => \n_0_s_n_shifter[29]_i_1__5\
    );
\s_n_shifter[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(1),
      I1 => \^q\(0),
      I2 => O17(1),
      O => \n_0_s_n_shifter[2]_i_1__5\
    );
\s_n_shifter[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(29),
      I1 => \^q\(0),
      I2 => O17(29),
      O => \n_0_s_n_shifter[30]_i_1__5\
    );
\s_n_shifter[31]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(30),
      I1 => \^q\(0),
      I2 => O17(30),
      O => \n_0_s_n_shifter[31]_i_1__5\
    );
\s_n_shifter[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(2),
      I1 => \^q\(0),
      I2 => O17(2),
      O => \n_0_s_n_shifter[3]_i_1__5\
    );
\s_n_shifter[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(3),
      I1 => \^q\(0),
      I2 => O17(3),
      O => \n_0_s_n_shifter[4]_i_1__5\
    );
\s_n_shifter[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(4),
      I1 => \^q\(0),
      I2 => O17(4),
      O => \n_0_s_n_shifter[5]_i_1__5\
    );
\s_n_shifter[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(5),
      I1 => \^q\(0),
      I2 => O17(5),
      O => \n_0_s_n_shifter[6]_i_1__5\
    );
\s_n_shifter[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(6),
      I1 => \^q\(0),
      I2 => O17(6),
      O => \n_0_s_n_shifter[7]_i_1__5\
    );
\s_n_shifter[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(7),
      I1 => \^q\(0),
      I2 => O17(7),
      O => \n_0_s_n_shifter[8]_i_1__5\
    );
\s_n_shifter[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(8),
      I1 => \^q\(0),
      I2 => O17(8),
      O => \n_0_s_n_shifter[9]_i_1__5\
    );
\s_n_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => I12(0),
      Q => s_n_shifter(0),
      R => \<const0>\
    );
\s_n_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[10]_i_1__5\,
      Q => s_n_shifter(10),
      R => \<const0>\
    );
\s_n_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[11]_i_1__5\,
      Q => s_n_shifter(11),
      R => \<const0>\
    );
\s_n_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[12]_i_1__5\,
      Q => s_n_shifter(12),
      R => \<const0>\
    );
\s_n_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[13]_i_1__5\,
      Q => s_n_shifter(13),
      R => \<const0>\
    );
\s_n_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[14]_i_1__5\,
      Q => s_n_shifter(14),
      R => \<const0>\
    );
\s_n_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[15]_i_1__5\,
      Q => s_n_shifter(15),
      R => \<const0>\
    );
\s_n_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[16]_i_1__5\,
      Q => s_n_shifter(16),
      R => \<const0>\
    );
\s_n_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[17]_i_1__5\,
      Q => s_n_shifter(17),
      R => \<const0>\
    );
\s_n_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[18]_i_1__5\,
      Q => s_n_shifter(18),
      R => \<const0>\
    );
\s_n_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[19]_i_1__5\,
      Q => s_n_shifter(19),
      R => \<const0>\
    );
\s_n_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[1]_i_1__5\,
      Q => s_n_shifter(1),
      R => \<const0>\
    );
\s_n_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[20]_i_1__5\,
      Q => s_n_shifter(20),
      R => \<const0>\
    );
\s_n_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[21]_i_1__5\,
      Q => s_n_shifter(21),
      R => \<const0>\
    );
\s_n_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[22]_i_1__5\,
      Q => s_n_shifter(22),
      R => \<const0>\
    );
\s_n_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[23]_i_1__5\,
      Q => s_n_shifter(23),
      R => \<const0>\
    );
\s_n_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[24]_i_1__5\,
      Q => s_n_shifter(24),
      R => \<const0>\
    );
\s_n_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[25]_i_1__5\,
      Q => s_n_shifter(25),
      R => \<const0>\
    );
\s_n_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[26]_i_1__5\,
      Q => s_n_shifter(26),
      R => \<const0>\
    );
\s_n_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[27]_i_1__5\,
      Q => s_n_shifter(27),
      R => \<const0>\
    );
\s_n_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[28]_i_1__5\,
      Q => s_n_shifter(28),
      R => \<const0>\
    );
\s_n_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[29]_i_1__5\,
      Q => s_n_shifter(29),
      R => \<const0>\
    );
\s_n_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[2]_i_1__5\,
      Q => s_n_shifter(2),
      R => \<const0>\
    );
\s_n_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[30]_i_1__5\,
      Q => s_n_shifter(30),
      R => \<const0>\
    );
\s_n_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[31]_i_1__5\,
      Q => \n_0_s_n_shifter_reg[31]\,
      R => \<const0>\
    );
\s_n_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[3]_i_1__5\,
      Q => s_n_shifter(3),
      R => \<const0>\
    );
\s_n_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[4]_i_1__5\,
      Q => s_n_shifter(4),
      R => \<const0>\
    );
\s_n_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[5]_i_1__5\,
      Q => s_n_shifter(5),
      R => \<const0>\
    );
\s_n_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[6]_i_1__5\,
      Q => s_n_shifter(6),
      R => \<const0>\
    );
\s_n_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[7]_i_1__5\,
      Q => s_n_shifter(7),
      R => \<const0>\
    );
\s_n_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[8]_i_1__5\,
      Q => s_n_shifter(8),
      R => \<const0>\
    );
\s_n_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_n_shifter[9]_i_1__5\,
      Q => s_n_shifter(9),
      R => \<const0>\
    );
\s_offset_counter[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => \^q\(0),
      I2 => state(0),
      I3 => I8,
      O => \n_0_s_offset_counter[0]_i_1__5\
    );
\s_offset_counter[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999F9990"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => s_offset_counter(1),
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I1,
      O => \n_0_s_offset_counter[1]_i_1__5\
    );
\s_offset_counter[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9FFA9A9A900"
    )
    port map (
      I0 => s_offset_counter(2),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I2,
      O => \n_0_s_offset_counter[2]_i_1__5\
    );
\s_offset_counter[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => s_offset_counter(3),
      I1 => s_offset_counter(2),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(1),
      I4 => \n_0_s_offset_counter[6]_i_3__5\,
      I5 => I3,
      O => \n_0_s_offset_counter[3]_i_1__5\
    );
\s_offset_counter[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666F6660"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => \n_0_s_offset_counter[6]_i_2__5\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I4,
      O => \n_0_s_offset_counter[4]_i_1__5\
    );
\s_offset_counter[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(5),
      I1 => s_offset_counter(4),
      I2 => \n_0_s_offset_counter[6]_i_2__5\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I5,
      O => \n_0_s_offset_counter[5]_i_1__5\
    );
\s_offset_counter[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
    port map (
      I0 => s_offset_counter(6),
      I1 => s_offset_counter(5),
      I2 => \n_0_s_offset_counter[6]_i_2__5\,
      I3 => s_offset_counter(4),
      I4 => \n_0_s_offset_counter[6]_i_3__5\,
      I5 => I6,
      O => \n_0_s_offset_counter[6]_i_1__5\
    );
\s_offset_counter[6]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_offset_counter(1),
      I1 => s_offset_counter(0),
      I2 => s_offset_counter(3),
      I3 => s_offset_counter(2),
      O => \n_0_s_offset_counter[6]_i_2__5\
    );
\s_offset_counter[6]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_offset_counter[6]_i_3__5\
    );
\s_offset_counter[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => \n_0_s_offset_counter[7]_i_2__5\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I7,
      O => \n_0_s_offset_counter[7]_i_1__5\
    );
\s_offset_counter[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(3),
      I4 => s_offset_counter(2),
      I5 => s_offset_counter(5),
      O => \n_0_s_offset_counter[7]_i_2__5\
    );
\s_offset_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[0]_i_1__5\,
      Q => s_offset_counter(0),
      R => \<const0>\
    );
\s_offset_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[1]_i_1__5\,
      Q => s_offset_counter(1),
      R => \<const0>\
    );
\s_offset_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[2]_i_1__5\,
      Q => s_offset_counter(2),
      R => \<const0>\
    );
\s_offset_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[3]_i_1__5\,
      Q => s_offset_counter(3),
      R => \<const0>\
    );
\s_offset_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[4]_i_1__5\,
      Q => s_offset_counter(4),
      R => \<const0>\
    );
\s_offset_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[5]_i_1__5\,
      Q => s_offset_counter(5),
      R => \<const0>\
    );
\s_offset_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[6]_i_1__5\,
      Q => s_offset_counter(6),
      R => \<const0>\
    );
\s_offset_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[7]_i_1__5\,
      Q => s_offset_counter(7),
      R => \<const0>\
    );
\s_p_shifter[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[9]\,
      I1 => \^q\(0),
      I2 => O13(9),
      O => \n_0_s_p_shifter[10]_i_1__5\
    );
\s_p_shifter[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[10]\,
      I1 => \^q\(0),
      I2 => O13(10),
      O => \n_0_s_p_shifter[11]_i_1__5\
    );
\s_p_shifter[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[11]\,
      I1 => \^q\(0),
      I2 => O13(11),
      O => \n_0_s_p_shifter[12]_i_1__5\
    );
\s_p_shifter[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[12]\,
      I1 => \^q\(0),
      I2 => O13(12),
      O => \n_0_s_p_shifter[13]_i_1__5\
    );
\s_p_shifter[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[13]\,
      I1 => \^q\(0),
      I2 => O13(13),
      O => \n_0_s_p_shifter[14]_i_1__5\
    );
\s_p_shifter[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[14]\,
      I1 => \^q\(0),
      I2 => O13(14),
      O => \n_0_s_p_shifter[15]_i_1__5\
    );
\s_p_shifter[16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[15]\,
      I1 => \^q\(0),
      I2 => O13(15),
      O => \n_0_s_p_shifter[16]_i_1__5\
    );
\s_p_shifter[17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[16]\,
      I1 => \^q\(0),
      I2 => O13(16),
      O => \n_0_s_p_shifter[17]_i_1__5\
    );
\s_p_shifter[18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[17]\,
      I1 => \^q\(0),
      I2 => O13(17),
      O => \n_0_s_p_shifter[18]_i_1__5\
    );
\s_p_shifter[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[18]\,
      I1 => \^q\(0),
      I2 => O13(18),
      O => \n_0_s_p_shifter[19]_i_1__5\
    );
\s_p_shifter[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[0]\,
      I1 => \^q\(0),
      I2 => O13(0),
      O => \n_0_s_p_shifter[1]_i_1__5\
    );
\s_p_shifter[20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[19]\,
      I1 => \^q\(0),
      I2 => O13(19),
      O => \n_0_s_p_shifter[20]_i_1__5\
    );
\s_p_shifter[21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[20]\,
      I1 => \^q\(0),
      I2 => O13(20),
      O => \n_0_s_p_shifter[21]_i_1__5\
    );
\s_p_shifter[22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[21]\,
      I1 => \^q\(0),
      I2 => O13(21),
      O => \n_0_s_p_shifter[22]_i_1__5\
    );
\s_p_shifter[23]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[22]\,
      I1 => \^q\(0),
      I2 => O13(22),
      O => \n_0_s_p_shifter[23]_i_1__5\
    );
\s_p_shifter[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[23]\,
      I1 => \^q\(0),
      I2 => O13(23),
      O => \n_0_s_p_shifter[24]_i_1__5\
    );
\s_p_shifter[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[24]\,
      I1 => \^q\(0),
      I2 => O13(24),
      O => \n_0_s_p_shifter[25]_i_1__5\
    );
\s_p_shifter[26]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[25]\,
      I1 => \^q\(0),
      I2 => O13(25),
      O => \n_0_s_p_shifter[26]_i_1__5\
    );
\s_p_shifter[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[26]\,
      I1 => \^q\(0),
      I2 => O13(26),
      O => \n_0_s_p_shifter[27]_i_1__5\
    );
\s_p_shifter[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[27]\,
      I1 => \^q\(0),
      I2 => O13(27),
      O => \n_0_s_p_shifter[28]_i_1__5\
    );
\s_p_shifter[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[28]\,
      I1 => \^q\(0),
      I2 => O13(28),
      O => \n_0_s_p_shifter[29]_i_1__5\
    );
\s_p_shifter[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[1]\,
      I1 => \^q\(0),
      I2 => O13(1),
      O => \n_0_s_p_shifter[2]_i_1__5\
    );
\s_p_shifter[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[29]\,
      I1 => \^q\(0),
      I2 => O13(29),
      O => \n_0_s_p_shifter[30]_i_1__5\
    );
\s_p_shifter[31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_p_shifter[31]_i_1__5\
    );
\s_p_shifter[31]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[30]\,
      I1 => \^q\(0),
      I2 => O13(30),
      O => \n_0_s_p_shifter[31]_i_2__5\
    );
\s_p_shifter[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[2]\,
      I1 => \^q\(0),
      I2 => O13(2),
      O => \n_0_s_p_shifter[3]_i_1__5\
    );
\s_p_shifter[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[3]\,
      I1 => \^q\(0),
      I2 => O13(3),
      O => \n_0_s_p_shifter[4]_i_1__5\
    );
\s_p_shifter[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[4]\,
      I1 => \^q\(0),
      I2 => O13(4),
      O => \n_0_s_p_shifter[5]_i_1__5\
    );
\s_p_shifter[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[5]\,
      I1 => \^q\(0),
      I2 => O13(5),
      O => \n_0_s_p_shifter[6]_i_1__5\
    );
\s_p_shifter[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[6]\,
      I1 => \^q\(0),
      I2 => O13(6),
      O => \n_0_s_p_shifter[7]_i_1__5\
    );
\s_p_shifter[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[7]\,
      I1 => \^q\(0),
      I2 => O13(7),
      O => \n_0_s_p_shifter[8]_i_1__5\
    );
\s_p_shifter[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[8]\,
      I1 => \^q\(0),
      I2 => O13(8),
      O => \n_0_s_p_shifter[9]_i_1__5\
    );
\s_p_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => D(0),
      Q => \n_0_s_p_shifter_reg[0]\,
      R => \<const0>\
    );
\s_p_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[10]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[10]\,
      R => \<const0>\
    );
\s_p_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[11]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[11]\,
      R => \<const0>\
    );
\s_p_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[12]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[12]\,
      R => \<const0>\
    );
\s_p_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[13]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[13]\,
      R => \<const0>\
    );
\s_p_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[14]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[14]\,
      R => \<const0>\
    );
\s_p_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[15]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[15]\,
      R => \<const0>\
    );
\s_p_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[16]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[16]\,
      R => \<const0>\
    );
\s_p_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[17]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[17]\,
      R => \<const0>\
    );
\s_p_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[18]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[18]\,
      R => \<const0>\
    );
\s_p_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[19]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[19]\,
      R => \<const0>\
    );
\s_p_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[1]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[1]\,
      R => \<const0>\
    );
\s_p_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[20]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[20]\,
      R => \<const0>\
    );
\s_p_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[21]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[21]\,
      R => \<const0>\
    );
\s_p_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[22]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[22]\,
      R => \<const0>\
    );
\s_p_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[23]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[23]\,
      R => \<const0>\
    );
\s_p_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[24]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[24]\,
      R => \<const0>\
    );
\s_p_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[25]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[25]\,
      R => \<const0>\
    );
\s_p_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[26]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[26]\,
      R => \<const0>\
    );
\s_p_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[27]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[27]\,
      R => \<const0>\
    );
\s_p_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[28]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[28]\,
      R => \<const0>\
    );
\s_p_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[29]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[29]\,
      R => \<const0>\
    );
\s_p_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[2]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[2]\,
      R => \<const0>\
    );
\s_p_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[30]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[30]\,
      R => \<const0>\
    );
\s_p_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[31]_i_2__5\,
      Q => p_0_in,
      R => \<const0>\
    );
\s_p_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[3]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[3]\,
      R => \<const0>\
    );
\s_p_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[4]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[4]\,
      R => \<const0>\
    );
\s_p_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[5]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[5]\,
      R => \<const0>\
    );
\s_p_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[6]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[6]\,
      R => \<const0>\
    );
\s_p_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[7]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[7]\,
      R => \<const0>\
    );
\s_p_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[8]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[8]\,
      R => \<const0>\
    );
\s_p_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__5\,
      D => \n_0_s_p_shifter[9]_i_1__5\,
      Q => \n_0_s_p_shifter_reg[9]\,
      R => \<const0>\
    );
\state[0]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => div_counter(2),
      I1 => div_counter(0),
      I2 => div_counter(1),
      I3 => \^q\(0),
      I4 => I9,
      O => \n_0_state[0]_i_2__5\
    );
\state[0]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
    port map (
      I0 => \n_0_s_offset_counter[6]_i_2__5\,
      I1 => s_offset_counter(5),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(6),
      I4 => s_offset_counter(7),
      I5 => \^q\(0),
      O => \n_0_state[0]_i_3__5\
    );
\state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F07FF0"
    )
    port map (
      I0 => \n_0_state[1]_i_2__6\,
      I1 => \n_0_step_counter_reg[4]\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => \n_0_state[1]_i_3__5\,
      O => \n_0_state[1]_i_1__6\
    );
\state[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      O => \n_0_state[1]_i_2__6\
    );
\state[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(5),
      I4 => \n_0_s_offset_counter[6]_i_2__5\,
      O => \n_0_state[1]_i_3__5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_state_reg[0]_i_1__5\,
      Q => state(0),
      R => \<const0>\
    );
\state_reg[0]_i_1__5\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_state[0]_i_2__5\,
      I1 => \n_0_state[0]_i_3__5\,
      O => \n_0_state_reg[0]_i_1__5\,
      S => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_state[1]_i_1__6\,
      Q => \^q\(0),
      R => \<const0>\
    );
\step_counter[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      O => \n_0_step_counter[0]_i_1__5\
    );
\step_counter[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_step_counter_reg[1]\,
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \^q\(0),
      O => \n_0_step_counter[1]_i_1__5\
    );
\step_counter[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \n_0_step_counter_reg[1]\,
      I3 => \n_0_step_counter_reg[2]\,
      O => \n_0_step_counter[2]_i_1__5\
    );
\step_counter[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[1]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[2]\,
      I4 => \n_0_step_counter_reg[3]\,
      O => \n_0_step_counter[3]_i_1__5\
    );
\step_counter[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      I4 => \n_0_step_counter_reg[4]\,
      I5 => \^q\(0),
      O => \n_0_step_counter[4]_i_1__5\
    );
\step_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[0]_i_1__5\,
      Q => \n_0_step_counter_reg[0]\,
      R => \<const0>\
    );
\step_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[1]_i_1__5\,
      Q => \n_0_step_counter_reg[1]\,
      R => \<const0>\
    );
\step_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[2]_i_1__5\,
      Q => \n_0_step_counter_reg[2]\,
      R => \<const0>\
    );
\step_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[3]_i_1__5\,
      Q => \n_0_step_counter_reg[3]\,
      R => \<const0>\
    );
\step_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[4]_i_1__5\,
      Q => \n_0_step_counter_reg[4]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity pulser_1ch_v2_0 is
  port (
    pulse_out_en0_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    pulse_out_en6_in : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O80 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pulser_1ch_v2_0 : entity is "pulser_1ch_v2";
end pulser_1ch_v2_0;

architecture STRUCTURE of pulser_1ch_v2_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal div_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_div_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_div_counter[1]_i_1\ : STD_LOGIC;
  signal \n_0_div_counter[2]_i_1\ : STD_LOGIC;
  signal n_0_pulse_out_clamp_i_1 : STD_LOGIC;
  signal n_0_pulse_out_n_i_1 : STD_LOGIC;
  signal n_0_pulse_out_p_i_1 : STD_LOGIC;
  signal \n_0_s_clamp_shifter[10]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[11]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[12]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[13]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[14]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[15]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[16]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[17]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[18]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[19]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[1]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[20]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[21]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[22]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[23]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[24]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[25]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[26]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[27]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[28]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[29]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[2]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[30]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[31]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[3]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[4]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[5]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[6]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[7]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[8]_i_1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[9]_i_1\ : STD_LOGIC;
  signal \n_0_s_freq_divider[0]_i_1\ : STD_LOGIC;
  signal \n_0_s_freq_divider[1]_i_1\ : STD_LOGIC;
  signal \n_0_s_freq_divider[2]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[10]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[11]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[12]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[13]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[14]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[15]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[16]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[17]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[18]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[19]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[1]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[20]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[21]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[22]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[23]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[24]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[25]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[26]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[27]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[28]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[29]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[2]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[30]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[31]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[3]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[4]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[5]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[6]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[7]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[8]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[9]_i_1\ : STD_LOGIC;
  signal \n_0_s_n_shifter_reg[31]\ : STD_LOGIC;
  signal \n_0_s_offset_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[1]_i_1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[2]_i_1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[3]_i_1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[5]_i_1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[10]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[11]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[12]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[13]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[14]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[15]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[16]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[17]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[18]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[19]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[1]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[20]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[21]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[22]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[23]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[24]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[25]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[26]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[27]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[28]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[29]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[2]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[30]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[3]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[4]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[5]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[6]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[7]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[8]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[9]_i_1\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[0]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[10]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[11]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[12]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[13]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[14]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[15]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[16]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[17]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[18]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[19]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[1]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[20]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[21]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[22]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[23]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[24]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[25]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[26]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[27]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[28]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[29]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[2]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[30]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[3]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[4]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[5]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[6]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[7]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[8]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[9]\ : STD_LOGIC;
  signal \n_0_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_state[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_state[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_state_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_step_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_step_counter[1]_i_1\ : STD_LOGIC;
  signal \n_0_step_counter[2]_i_1\ : STD_LOGIC;
  signal \n_0_step_counter[3]_i_1\ : STD_LOGIC;
  signal \n_0_step_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_step_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^pulse_out_en0_in\ : STD_LOGIC;
  signal s_clamp_shifter : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \s_clamp_shifter__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_freq_divider : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_n_shifter : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_offset_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_counter[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of pulse_out_clamp_i_1 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of pulse_out_n_i_1 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of pulse_out_p_i_1 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \s_clamp_shifter[10]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \s_clamp_shifter[11]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \s_clamp_shifter[12]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s_clamp_shifter[13]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \s_clamp_shifter[14]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s_clamp_shifter[15]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s_clamp_shifter[16]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \s_clamp_shifter[17]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \s_clamp_shifter[18]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \s_clamp_shifter[19]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \s_clamp_shifter[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \s_clamp_shifter[20]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \s_clamp_shifter[21]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \s_clamp_shifter[22]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \s_clamp_shifter[23]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \s_clamp_shifter[24]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \s_clamp_shifter[25]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \s_clamp_shifter[26]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \s_clamp_shifter[27]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \s_clamp_shifter[28]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \s_clamp_shifter[29]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \s_clamp_shifter[2]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \s_clamp_shifter[30]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \s_clamp_shifter[31]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \s_clamp_shifter[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \s_clamp_shifter[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \s_clamp_shifter[5]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \s_clamp_shifter[6]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \s_clamp_shifter[7]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s_clamp_shifter[8]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s_clamp_shifter[9]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \s_freq_divider[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \s_freq_divider[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \s_freq_divider[2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \s_n_shifter[10]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \s_n_shifter[11]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \s_n_shifter[12]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \s_n_shifter[13]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \s_n_shifter[14]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \s_n_shifter[15]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \s_n_shifter[16]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \s_n_shifter[17]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \s_n_shifter[18]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \s_n_shifter[19]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \s_n_shifter[1]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \s_n_shifter[20]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \s_n_shifter[21]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \s_n_shifter[22]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \s_n_shifter[23]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \s_n_shifter[24]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s_n_shifter[25]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \s_n_shifter[26]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \s_n_shifter[27]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \s_n_shifter[28]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \s_n_shifter[29]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \s_n_shifter[30]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \s_n_shifter[31]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \s_n_shifter[3]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \s_n_shifter[4]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \s_n_shifter[5]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \s_n_shifter[6]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \s_n_shifter[7]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \s_n_shifter[8]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \s_n_shifter[9]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \s_offset_counter[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \s_offset_counter[4]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \s_offset_counter[6]_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \s_p_shifter[10]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \s_p_shifter[11]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \s_p_shifter[12]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \s_p_shifter[13]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \s_p_shifter[14]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \s_p_shifter[15]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \s_p_shifter[16]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \s_p_shifter[17]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \s_p_shifter[18]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \s_p_shifter[19]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \s_p_shifter[1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \s_p_shifter[20]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \s_p_shifter[21]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \s_p_shifter[22]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \s_p_shifter[23]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \s_p_shifter[24]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \s_p_shifter[25]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \s_p_shifter[26]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \s_p_shifter[27]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \s_p_shifter[28]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \s_p_shifter[29]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \s_p_shifter[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \s_p_shifter[30]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \s_p_shifter[31]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \s_p_shifter[3]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \s_p_shifter[4]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \s_p_shifter[5]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \s_p_shifter[6]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \s_p_shifter[7]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \s_p_shifter[8]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \s_p_shifter[9]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \state[1]_i_2__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \step_counter[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \step_counter[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \step_counter[3]_i_1\ : label is "soft_lutpair236";
begin
  Q(0) <= \^q\(0);
  pulse_out_en0_in <= \^pulse_out_en0_in\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\div_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => s_freq_divider(0),
      I1 => state(0),
      I2 => div_counter(0),
      O => \n_0_div_counter[0]_i_1\
    );
\div_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => s_freq_divider(1),
      I1 => state(0),
      I2 => div_counter(1),
      I3 => div_counter(0),
      O => \n_0_div_counter[1]_i_1\
    );
\div_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => s_freq_divider(2),
      I1 => state(0),
      I2 => div_counter(2),
      I3 => div_counter(0),
      I4 => div_counter(1),
      O => \n_0_div_counter[2]_i_1\
    );
\div_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_div_counter[0]_i_1\,
      Q => div_counter(0),
      R => \<const0>\
    );
\div_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_div_counter[1]_i_1\,
      Q => div_counter(1),
      R => \<const0>\
    );
\div_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_div_counter[2]_i_1\,
      Q => div_counter(2),
      R => \<const0>\
    );
pulse_out_clamp_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_clamp_shifter(31),
      O => n_0_pulse_out_clamp_i_1
    );
pulse_out_clamp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_pulse_out_clamp_i_1,
      Q => O2,
      R => \<const0>\
    );
pulse_out_en_OBUF_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^pulse_out_en0_in\,
      I1 => I10,
      I2 => pulse_out_en6_in,
      O => O4
    );
pulse_out_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \^q\(0),
      Q => \^pulse_out_en0_in\,
      R => \<const0>\
    );
pulse_out_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_s_n_shifter_reg[31]\,
      O => n_0_pulse_out_n_i_1
    );
pulse_out_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_pulse_out_n_i_1,
      Q => O3,
      R => \<const0>\
    );
pulse_out_p_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      O => n_0_pulse_out_p_i_1
    );
pulse_out_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_pulse_out_p_i_1,
      Q => O1,
      R => \<const0>\
    );
\s_clamp_shifter[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(9),
      I1 => \^q\(0),
      I2 => O15(9),
      O => \n_0_s_clamp_shifter[10]_i_1\
    );
\s_clamp_shifter[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(10),
      I1 => \^q\(0),
      I2 => O15(10),
      O => \n_0_s_clamp_shifter[11]_i_1\
    );
\s_clamp_shifter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(11),
      I1 => \^q\(0),
      I2 => O15(11),
      O => \n_0_s_clamp_shifter[12]_i_1\
    );
\s_clamp_shifter[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(12),
      I1 => \^q\(0),
      I2 => O15(12),
      O => \n_0_s_clamp_shifter[13]_i_1\
    );
\s_clamp_shifter[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(13),
      I1 => \^q\(0),
      I2 => O15(13),
      O => \n_0_s_clamp_shifter[14]_i_1\
    );
\s_clamp_shifter[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(14),
      I1 => \^q\(0),
      I2 => O15(14),
      O => \n_0_s_clamp_shifter[15]_i_1\
    );
\s_clamp_shifter[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(15),
      I1 => \^q\(0),
      I2 => O15(15),
      O => \n_0_s_clamp_shifter[16]_i_1\
    );
\s_clamp_shifter[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(16),
      I1 => \^q\(0),
      I2 => O15(16),
      O => \n_0_s_clamp_shifter[17]_i_1\
    );
\s_clamp_shifter[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(17),
      I1 => \^q\(0),
      I2 => O15(17),
      O => \n_0_s_clamp_shifter[18]_i_1\
    );
\s_clamp_shifter[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(18),
      I1 => \^q\(0),
      I2 => O15(18),
      O => \n_0_s_clamp_shifter[19]_i_1\
    );
\s_clamp_shifter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(0),
      I1 => \^q\(0),
      I2 => O15(0),
      O => \n_0_s_clamp_shifter[1]_i_1\
    );
\s_clamp_shifter[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(19),
      I1 => \^q\(0),
      I2 => O15(19),
      O => \n_0_s_clamp_shifter[20]_i_1\
    );
\s_clamp_shifter[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(20),
      I1 => \^q\(0),
      I2 => O15(20),
      O => \n_0_s_clamp_shifter[21]_i_1\
    );
\s_clamp_shifter[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(21),
      I1 => \^q\(0),
      I2 => O15(21),
      O => \n_0_s_clamp_shifter[22]_i_1\
    );
\s_clamp_shifter[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(22),
      I1 => \^q\(0),
      I2 => O15(22),
      O => \n_0_s_clamp_shifter[23]_i_1\
    );
\s_clamp_shifter[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(23),
      I1 => \^q\(0),
      I2 => O15(23),
      O => \n_0_s_clamp_shifter[24]_i_1\
    );
\s_clamp_shifter[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(24),
      I1 => \^q\(0),
      I2 => O15(24),
      O => \n_0_s_clamp_shifter[25]_i_1\
    );
\s_clamp_shifter[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(25),
      I1 => \^q\(0),
      I2 => O15(25),
      O => \n_0_s_clamp_shifter[26]_i_1\
    );
\s_clamp_shifter[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(26),
      I1 => \^q\(0),
      I2 => O15(26),
      O => \n_0_s_clamp_shifter[27]_i_1\
    );
\s_clamp_shifter[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(27),
      I1 => \^q\(0),
      I2 => O15(27),
      O => \n_0_s_clamp_shifter[28]_i_1\
    );
\s_clamp_shifter[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(28),
      I1 => \^q\(0),
      I2 => O15(28),
      O => \n_0_s_clamp_shifter[29]_i_1\
    );
\s_clamp_shifter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(1),
      I1 => \^q\(0),
      I2 => O15(1),
      O => \n_0_s_clamp_shifter[2]_i_1\
    );
\s_clamp_shifter[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(29),
      I1 => \^q\(0),
      I2 => O15(29),
      O => \n_0_s_clamp_shifter[30]_i_1\
    );
\s_clamp_shifter[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(30),
      I1 => \^q\(0),
      I2 => O15(30),
      O => \n_0_s_clamp_shifter[31]_i_1\
    );
\s_clamp_shifter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(2),
      I1 => \^q\(0),
      I2 => O15(2),
      O => \n_0_s_clamp_shifter[3]_i_1\
    );
\s_clamp_shifter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(3),
      I1 => \^q\(0),
      I2 => O15(3),
      O => \n_0_s_clamp_shifter[4]_i_1\
    );
\s_clamp_shifter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(4),
      I1 => \^q\(0),
      I2 => O15(4),
      O => \n_0_s_clamp_shifter[5]_i_1\
    );
\s_clamp_shifter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(5),
      I1 => \^q\(0),
      I2 => O15(5),
      O => \n_0_s_clamp_shifter[6]_i_1\
    );
\s_clamp_shifter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(6),
      I1 => \^q\(0),
      I2 => O15(6),
      O => \n_0_s_clamp_shifter[7]_i_1\
    );
\s_clamp_shifter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(7),
      I1 => \^q\(0),
      I2 => O15(7),
      O => \n_0_s_clamp_shifter[8]_i_1\
    );
\s_clamp_shifter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(8),
      I1 => \^q\(0),
      I2 => O15(8),
      O => \n_0_s_clamp_shifter[9]_i_1\
    );
\s_clamp_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => I11(0),
      Q => \s_clamp_shifter__0\(0),
      R => \<const0>\
    );
\s_clamp_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[10]_i_1\,
      Q => \s_clamp_shifter__0\(10),
      R => \<const0>\
    );
\s_clamp_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[11]_i_1\,
      Q => \s_clamp_shifter__0\(11),
      R => \<const0>\
    );
\s_clamp_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[12]_i_1\,
      Q => \s_clamp_shifter__0\(12),
      R => \<const0>\
    );
\s_clamp_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[13]_i_1\,
      Q => \s_clamp_shifter__0\(13),
      R => \<const0>\
    );
\s_clamp_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[14]_i_1\,
      Q => \s_clamp_shifter__0\(14),
      R => \<const0>\
    );
\s_clamp_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[15]_i_1\,
      Q => \s_clamp_shifter__0\(15),
      R => \<const0>\
    );
\s_clamp_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[16]_i_1\,
      Q => \s_clamp_shifter__0\(16),
      R => \<const0>\
    );
\s_clamp_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[17]_i_1\,
      Q => \s_clamp_shifter__0\(17),
      R => \<const0>\
    );
\s_clamp_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[18]_i_1\,
      Q => \s_clamp_shifter__0\(18),
      R => \<const0>\
    );
\s_clamp_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[19]_i_1\,
      Q => \s_clamp_shifter__0\(19),
      R => \<const0>\
    );
\s_clamp_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[1]_i_1\,
      Q => \s_clamp_shifter__0\(1),
      R => \<const0>\
    );
\s_clamp_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[20]_i_1\,
      Q => \s_clamp_shifter__0\(20),
      R => \<const0>\
    );
\s_clamp_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[21]_i_1\,
      Q => \s_clamp_shifter__0\(21),
      R => \<const0>\
    );
\s_clamp_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[22]_i_1\,
      Q => \s_clamp_shifter__0\(22),
      R => \<const0>\
    );
\s_clamp_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[23]_i_1\,
      Q => \s_clamp_shifter__0\(23),
      R => \<const0>\
    );
\s_clamp_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[24]_i_1\,
      Q => \s_clamp_shifter__0\(24),
      R => \<const0>\
    );
\s_clamp_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[25]_i_1\,
      Q => \s_clamp_shifter__0\(25),
      R => \<const0>\
    );
\s_clamp_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[26]_i_1\,
      Q => \s_clamp_shifter__0\(26),
      R => \<const0>\
    );
\s_clamp_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[27]_i_1\,
      Q => \s_clamp_shifter__0\(27),
      R => \<const0>\
    );
\s_clamp_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[28]_i_1\,
      Q => \s_clamp_shifter__0\(28),
      R => \<const0>\
    );
\s_clamp_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[29]_i_1\,
      Q => \s_clamp_shifter__0\(29),
      R => \<const0>\
    );
\s_clamp_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[2]_i_1\,
      Q => \s_clamp_shifter__0\(2),
      R => \<const0>\
    );
\s_clamp_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[30]_i_1\,
      Q => \s_clamp_shifter__0\(30),
      R => \<const0>\
    );
\s_clamp_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[31]_i_1\,
      Q => s_clamp_shifter(31),
      R => \<const0>\
    );
\s_clamp_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[3]_i_1\,
      Q => \s_clamp_shifter__0\(3),
      R => \<const0>\
    );
\s_clamp_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[4]_i_1\,
      Q => \s_clamp_shifter__0\(4),
      R => \<const0>\
    );
\s_clamp_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[5]_i_1\,
      Q => \s_clamp_shifter__0\(5),
      R => \<const0>\
    );
\s_clamp_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[6]_i_1\,
      Q => \s_clamp_shifter__0\(6),
      R => \<const0>\
    );
\s_clamp_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[7]_i_1\,
      Q => \s_clamp_shifter__0\(7),
      R => \<const0>\
    );
\s_clamp_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[8]_i_1\,
      Q => \s_clamp_shifter__0\(8),
      R => \<const0>\
    );
\s_clamp_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_clamp_shifter[9]_i_1\,
      Q => \s_clamp_shifter__0\(9),
      R => \<const0>\
    );
\s_freq_divider[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(0),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(0),
      O => \n_0_s_freq_divider[0]_i_1\
    );
\s_freq_divider[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(1),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(1),
      O => \n_0_s_freq_divider[1]_i_1\
    );
\s_freq_divider[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(2),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(2),
      O => \n_0_s_freq_divider[2]_i_1\
    );
\s_freq_divider_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[0]_i_1\,
      Q => s_freq_divider(0),
      R => \<const0>\
    );
\s_freq_divider_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[1]_i_1\,
      Q => s_freq_divider(1),
      R => \<const0>\
    );
\s_freq_divider_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[2]_i_1\,
      Q => s_freq_divider(2),
      R => \<const0>\
    );
\s_n_shifter[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(9),
      I1 => \^q\(0),
      I2 => O17(9),
      O => \n_0_s_n_shifter[10]_i_1\
    );
\s_n_shifter[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(10),
      I1 => \^q\(0),
      I2 => O17(10),
      O => \n_0_s_n_shifter[11]_i_1\
    );
\s_n_shifter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(11),
      I1 => \^q\(0),
      I2 => O17(11),
      O => \n_0_s_n_shifter[12]_i_1\
    );
\s_n_shifter[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(12),
      I1 => \^q\(0),
      I2 => O17(12),
      O => \n_0_s_n_shifter[13]_i_1\
    );
\s_n_shifter[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(13),
      I1 => \^q\(0),
      I2 => O17(13),
      O => \n_0_s_n_shifter[14]_i_1\
    );
\s_n_shifter[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(14),
      I1 => \^q\(0),
      I2 => O17(14),
      O => \n_0_s_n_shifter[15]_i_1\
    );
\s_n_shifter[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(15),
      I1 => \^q\(0),
      I2 => O17(15),
      O => \n_0_s_n_shifter[16]_i_1\
    );
\s_n_shifter[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(16),
      I1 => \^q\(0),
      I2 => O17(16),
      O => \n_0_s_n_shifter[17]_i_1\
    );
\s_n_shifter[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(17),
      I1 => \^q\(0),
      I2 => O17(17),
      O => \n_0_s_n_shifter[18]_i_1\
    );
\s_n_shifter[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(18),
      I1 => \^q\(0),
      I2 => O17(18),
      O => \n_0_s_n_shifter[19]_i_1\
    );
\s_n_shifter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(0),
      I1 => \^q\(0),
      I2 => O17(0),
      O => \n_0_s_n_shifter[1]_i_1\
    );
\s_n_shifter[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(19),
      I1 => \^q\(0),
      I2 => O17(19),
      O => \n_0_s_n_shifter[20]_i_1\
    );
\s_n_shifter[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(20),
      I1 => \^q\(0),
      I2 => O17(20),
      O => \n_0_s_n_shifter[21]_i_1\
    );
\s_n_shifter[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(21),
      I1 => \^q\(0),
      I2 => O17(21),
      O => \n_0_s_n_shifter[22]_i_1\
    );
\s_n_shifter[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(22),
      I1 => \^q\(0),
      I2 => O17(22),
      O => \n_0_s_n_shifter[23]_i_1\
    );
\s_n_shifter[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(23),
      I1 => \^q\(0),
      I2 => O17(23),
      O => \n_0_s_n_shifter[24]_i_1\
    );
\s_n_shifter[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(24),
      I1 => \^q\(0),
      I2 => O17(24),
      O => \n_0_s_n_shifter[25]_i_1\
    );
\s_n_shifter[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(25),
      I1 => \^q\(0),
      I2 => O17(25),
      O => \n_0_s_n_shifter[26]_i_1\
    );
\s_n_shifter[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(26),
      I1 => \^q\(0),
      I2 => O17(26),
      O => \n_0_s_n_shifter[27]_i_1\
    );
\s_n_shifter[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(27),
      I1 => \^q\(0),
      I2 => O17(27),
      O => \n_0_s_n_shifter[28]_i_1\
    );
\s_n_shifter[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(28),
      I1 => \^q\(0),
      I2 => O17(28),
      O => \n_0_s_n_shifter[29]_i_1\
    );
\s_n_shifter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(1),
      I1 => \^q\(0),
      I2 => O17(1),
      O => \n_0_s_n_shifter[2]_i_1\
    );
\s_n_shifter[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(29),
      I1 => \^q\(0),
      I2 => O17(29),
      O => \n_0_s_n_shifter[30]_i_1\
    );
\s_n_shifter[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(30),
      I1 => \^q\(0),
      I2 => O17(30),
      O => \n_0_s_n_shifter[31]_i_1\
    );
\s_n_shifter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(2),
      I1 => \^q\(0),
      I2 => O17(2),
      O => \n_0_s_n_shifter[3]_i_1\
    );
\s_n_shifter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(3),
      I1 => \^q\(0),
      I2 => O17(3),
      O => \n_0_s_n_shifter[4]_i_1\
    );
\s_n_shifter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(4),
      I1 => \^q\(0),
      I2 => O17(4),
      O => \n_0_s_n_shifter[5]_i_1\
    );
\s_n_shifter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(5),
      I1 => \^q\(0),
      I2 => O17(5),
      O => \n_0_s_n_shifter[6]_i_1\
    );
\s_n_shifter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(6),
      I1 => \^q\(0),
      I2 => O17(6),
      O => \n_0_s_n_shifter[7]_i_1\
    );
\s_n_shifter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(7),
      I1 => \^q\(0),
      I2 => O17(7),
      O => \n_0_s_n_shifter[8]_i_1\
    );
\s_n_shifter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(8),
      I1 => \^q\(0),
      I2 => O17(8),
      O => \n_0_s_n_shifter[9]_i_1\
    );
\s_n_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => I12(0),
      Q => s_n_shifter(0),
      R => \<const0>\
    );
\s_n_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[10]_i_1\,
      Q => s_n_shifter(10),
      R => \<const0>\
    );
\s_n_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[11]_i_1\,
      Q => s_n_shifter(11),
      R => \<const0>\
    );
\s_n_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[12]_i_1\,
      Q => s_n_shifter(12),
      R => \<const0>\
    );
\s_n_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[13]_i_1\,
      Q => s_n_shifter(13),
      R => \<const0>\
    );
\s_n_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[14]_i_1\,
      Q => s_n_shifter(14),
      R => \<const0>\
    );
\s_n_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[15]_i_1\,
      Q => s_n_shifter(15),
      R => \<const0>\
    );
\s_n_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[16]_i_1\,
      Q => s_n_shifter(16),
      R => \<const0>\
    );
\s_n_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[17]_i_1\,
      Q => s_n_shifter(17),
      R => \<const0>\
    );
\s_n_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[18]_i_1\,
      Q => s_n_shifter(18),
      R => \<const0>\
    );
\s_n_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[19]_i_1\,
      Q => s_n_shifter(19),
      R => \<const0>\
    );
\s_n_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[1]_i_1\,
      Q => s_n_shifter(1),
      R => \<const0>\
    );
\s_n_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[20]_i_1\,
      Q => s_n_shifter(20),
      R => \<const0>\
    );
\s_n_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[21]_i_1\,
      Q => s_n_shifter(21),
      R => \<const0>\
    );
\s_n_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[22]_i_1\,
      Q => s_n_shifter(22),
      R => \<const0>\
    );
\s_n_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[23]_i_1\,
      Q => s_n_shifter(23),
      R => \<const0>\
    );
\s_n_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[24]_i_1\,
      Q => s_n_shifter(24),
      R => \<const0>\
    );
\s_n_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[25]_i_1\,
      Q => s_n_shifter(25),
      R => \<const0>\
    );
\s_n_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[26]_i_1\,
      Q => s_n_shifter(26),
      R => \<const0>\
    );
\s_n_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[27]_i_1\,
      Q => s_n_shifter(27),
      R => \<const0>\
    );
\s_n_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[28]_i_1\,
      Q => s_n_shifter(28),
      R => \<const0>\
    );
\s_n_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[29]_i_1\,
      Q => s_n_shifter(29),
      R => \<const0>\
    );
\s_n_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[2]_i_1\,
      Q => s_n_shifter(2),
      R => \<const0>\
    );
\s_n_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[30]_i_1\,
      Q => s_n_shifter(30),
      R => \<const0>\
    );
\s_n_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[31]_i_1\,
      Q => \n_0_s_n_shifter_reg[31]\,
      R => \<const0>\
    );
\s_n_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[3]_i_1\,
      Q => s_n_shifter(3),
      R => \<const0>\
    );
\s_n_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[4]_i_1\,
      Q => s_n_shifter(4),
      R => \<const0>\
    );
\s_n_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[5]_i_1\,
      Q => s_n_shifter(5),
      R => \<const0>\
    );
\s_n_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[6]_i_1\,
      Q => s_n_shifter(6),
      R => \<const0>\
    );
\s_n_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[7]_i_1\,
      Q => s_n_shifter(7),
      R => \<const0>\
    );
\s_n_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[8]_i_1\,
      Q => s_n_shifter(8),
      R => \<const0>\
    );
\s_n_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_n_shifter[9]_i_1\,
      Q => s_n_shifter(9),
      R => \<const0>\
    );
\s_offset_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => \^q\(0),
      I2 => state(0),
      I3 => I8,
      O => \n_0_s_offset_counter[0]_i_1\
    );
\s_offset_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999F9990"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => s_offset_counter(1),
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I1,
      O => \n_0_s_offset_counter[1]_i_1\
    );
\s_offset_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9FFA9A9A900"
    )
    port map (
      I0 => s_offset_counter(2),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I2,
      O => \n_0_s_offset_counter[2]_i_1\
    );
\s_offset_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => s_offset_counter(3),
      I1 => s_offset_counter(2),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(1),
      I4 => \n_0_s_offset_counter[6]_i_3\,
      I5 => I3,
      O => \n_0_s_offset_counter[3]_i_1\
    );
\s_offset_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666F6660"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => \n_0_s_offset_counter[6]_i_2\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I4,
      O => \n_0_s_offset_counter[4]_i_1\
    );
\s_offset_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(5),
      I1 => s_offset_counter(4),
      I2 => \n_0_s_offset_counter[6]_i_2\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I5,
      O => \n_0_s_offset_counter[5]_i_1\
    );
\s_offset_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
    port map (
      I0 => s_offset_counter(6),
      I1 => s_offset_counter(5),
      I2 => \n_0_s_offset_counter[6]_i_2\,
      I3 => s_offset_counter(4),
      I4 => \n_0_s_offset_counter[6]_i_3\,
      I5 => I6,
      O => \n_0_s_offset_counter[6]_i_1\
    );
\s_offset_counter[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_offset_counter(1),
      I1 => s_offset_counter(0),
      I2 => s_offset_counter(3),
      I3 => s_offset_counter(2),
      O => \n_0_s_offset_counter[6]_i_2\
    );
\s_offset_counter[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_offset_counter[6]_i_3\
    );
\s_offset_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => \n_0_s_offset_counter[7]_i_2\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I7,
      O => \n_0_s_offset_counter[7]_i_1\
    );
\s_offset_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(3),
      I4 => s_offset_counter(2),
      I5 => s_offset_counter(5),
      O => \n_0_s_offset_counter[7]_i_2\
    );
\s_offset_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[0]_i_1\,
      Q => s_offset_counter(0),
      R => \<const0>\
    );
\s_offset_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[1]_i_1\,
      Q => s_offset_counter(1),
      R => \<const0>\
    );
\s_offset_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[2]_i_1\,
      Q => s_offset_counter(2),
      R => \<const0>\
    );
\s_offset_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[3]_i_1\,
      Q => s_offset_counter(3),
      R => \<const0>\
    );
\s_offset_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[4]_i_1\,
      Q => s_offset_counter(4),
      R => \<const0>\
    );
\s_offset_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[5]_i_1\,
      Q => s_offset_counter(5),
      R => \<const0>\
    );
\s_offset_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[6]_i_1\,
      Q => s_offset_counter(6),
      R => \<const0>\
    );
\s_offset_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[7]_i_1\,
      Q => s_offset_counter(7),
      R => \<const0>\
    );
\s_p_shifter[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[9]\,
      I1 => \^q\(0),
      I2 => O13(9),
      O => \n_0_s_p_shifter[10]_i_1\
    );
\s_p_shifter[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[10]\,
      I1 => \^q\(0),
      I2 => O13(10),
      O => \n_0_s_p_shifter[11]_i_1\
    );
\s_p_shifter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[11]\,
      I1 => \^q\(0),
      I2 => O13(11),
      O => \n_0_s_p_shifter[12]_i_1\
    );
\s_p_shifter[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[12]\,
      I1 => \^q\(0),
      I2 => O13(12),
      O => \n_0_s_p_shifter[13]_i_1\
    );
\s_p_shifter[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[13]\,
      I1 => \^q\(0),
      I2 => O13(13),
      O => \n_0_s_p_shifter[14]_i_1\
    );
\s_p_shifter[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[14]\,
      I1 => \^q\(0),
      I2 => O13(14),
      O => \n_0_s_p_shifter[15]_i_1\
    );
\s_p_shifter[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[15]\,
      I1 => \^q\(0),
      I2 => O13(15),
      O => \n_0_s_p_shifter[16]_i_1\
    );
\s_p_shifter[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[16]\,
      I1 => \^q\(0),
      I2 => O13(16),
      O => \n_0_s_p_shifter[17]_i_1\
    );
\s_p_shifter[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[17]\,
      I1 => \^q\(0),
      I2 => O13(17),
      O => \n_0_s_p_shifter[18]_i_1\
    );
\s_p_shifter[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[18]\,
      I1 => \^q\(0),
      I2 => O13(18),
      O => \n_0_s_p_shifter[19]_i_1\
    );
\s_p_shifter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[0]\,
      I1 => \^q\(0),
      I2 => O13(0),
      O => \n_0_s_p_shifter[1]_i_1\
    );
\s_p_shifter[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[19]\,
      I1 => \^q\(0),
      I2 => O13(19),
      O => \n_0_s_p_shifter[20]_i_1\
    );
\s_p_shifter[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[20]\,
      I1 => \^q\(0),
      I2 => O13(20),
      O => \n_0_s_p_shifter[21]_i_1\
    );
\s_p_shifter[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[21]\,
      I1 => \^q\(0),
      I2 => O13(21),
      O => \n_0_s_p_shifter[22]_i_1\
    );
\s_p_shifter[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[22]\,
      I1 => \^q\(0),
      I2 => O13(22),
      O => \n_0_s_p_shifter[23]_i_1\
    );
\s_p_shifter[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[23]\,
      I1 => \^q\(0),
      I2 => O13(23),
      O => \n_0_s_p_shifter[24]_i_1\
    );
\s_p_shifter[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[24]\,
      I1 => \^q\(0),
      I2 => O13(24),
      O => \n_0_s_p_shifter[25]_i_1\
    );
\s_p_shifter[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[25]\,
      I1 => \^q\(0),
      I2 => O13(25),
      O => \n_0_s_p_shifter[26]_i_1\
    );
\s_p_shifter[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[26]\,
      I1 => \^q\(0),
      I2 => O13(26),
      O => \n_0_s_p_shifter[27]_i_1\
    );
\s_p_shifter[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[27]\,
      I1 => \^q\(0),
      I2 => O13(27),
      O => \n_0_s_p_shifter[28]_i_1\
    );
\s_p_shifter[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[28]\,
      I1 => \^q\(0),
      I2 => O13(28),
      O => \n_0_s_p_shifter[29]_i_1\
    );
\s_p_shifter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[1]\,
      I1 => \^q\(0),
      I2 => O13(1),
      O => \n_0_s_p_shifter[2]_i_1\
    );
\s_p_shifter[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[29]\,
      I1 => \^q\(0),
      I2 => O13(29),
      O => \n_0_s_p_shifter[30]_i_1\
    );
\s_p_shifter[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_p_shifter[31]_i_1\
    );
\s_p_shifter[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[30]\,
      I1 => \^q\(0),
      I2 => O13(30),
      O => \n_0_s_p_shifter[31]_i_2\
    );
\s_p_shifter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[2]\,
      I1 => \^q\(0),
      I2 => O13(2),
      O => \n_0_s_p_shifter[3]_i_1\
    );
\s_p_shifter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[3]\,
      I1 => \^q\(0),
      I2 => O13(3),
      O => \n_0_s_p_shifter[4]_i_1\
    );
\s_p_shifter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[4]\,
      I1 => \^q\(0),
      I2 => O13(4),
      O => \n_0_s_p_shifter[5]_i_1\
    );
\s_p_shifter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[5]\,
      I1 => \^q\(0),
      I2 => O13(5),
      O => \n_0_s_p_shifter[6]_i_1\
    );
\s_p_shifter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[6]\,
      I1 => \^q\(0),
      I2 => O13(6),
      O => \n_0_s_p_shifter[7]_i_1\
    );
\s_p_shifter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[7]\,
      I1 => \^q\(0),
      I2 => O13(7),
      O => \n_0_s_p_shifter[8]_i_1\
    );
\s_p_shifter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[8]\,
      I1 => \^q\(0),
      I2 => O13(8),
      O => \n_0_s_p_shifter[9]_i_1\
    );
\s_p_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => D(0),
      Q => \n_0_s_p_shifter_reg[0]\,
      R => \<const0>\
    );
\s_p_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[10]_i_1\,
      Q => \n_0_s_p_shifter_reg[10]\,
      R => \<const0>\
    );
\s_p_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[11]_i_1\,
      Q => \n_0_s_p_shifter_reg[11]\,
      R => \<const0>\
    );
\s_p_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[12]_i_1\,
      Q => \n_0_s_p_shifter_reg[12]\,
      R => \<const0>\
    );
\s_p_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[13]_i_1\,
      Q => \n_0_s_p_shifter_reg[13]\,
      R => \<const0>\
    );
\s_p_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[14]_i_1\,
      Q => \n_0_s_p_shifter_reg[14]\,
      R => \<const0>\
    );
\s_p_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[15]_i_1\,
      Q => \n_0_s_p_shifter_reg[15]\,
      R => \<const0>\
    );
\s_p_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[16]_i_1\,
      Q => \n_0_s_p_shifter_reg[16]\,
      R => \<const0>\
    );
\s_p_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[17]_i_1\,
      Q => \n_0_s_p_shifter_reg[17]\,
      R => \<const0>\
    );
\s_p_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[18]_i_1\,
      Q => \n_0_s_p_shifter_reg[18]\,
      R => \<const0>\
    );
\s_p_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[19]_i_1\,
      Q => \n_0_s_p_shifter_reg[19]\,
      R => \<const0>\
    );
\s_p_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[1]_i_1\,
      Q => \n_0_s_p_shifter_reg[1]\,
      R => \<const0>\
    );
\s_p_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[20]_i_1\,
      Q => \n_0_s_p_shifter_reg[20]\,
      R => \<const0>\
    );
\s_p_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[21]_i_1\,
      Q => \n_0_s_p_shifter_reg[21]\,
      R => \<const0>\
    );
\s_p_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[22]_i_1\,
      Q => \n_0_s_p_shifter_reg[22]\,
      R => \<const0>\
    );
\s_p_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[23]_i_1\,
      Q => \n_0_s_p_shifter_reg[23]\,
      R => \<const0>\
    );
\s_p_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[24]_i_1\,
      Q => \n_0_s_p_shifter_reg[24]\,
      R => \<const0>\
    );
\s_p_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[25]_i_1\,
      Q => \n_0_s_p_shifter_reg[25]\,
      R => \<const0>\
    );
\s_p_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[26]_i_1\,
      Q => \n_0_s_p_shifter_reg[26]\,
      R => \<const0>\
    );
\s_p_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[27]_i_1\,
      Q => \n_0_s_p_shifter_reg[27]\,
      R => \<const0>\
    );
\s_p_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[28]_i_1\,
      Q => \n_0_s_p_shifter_reg[28]\,
      R => \<const0>\
    );
\s_p_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[29]_i_1\,
      Q => \n_0_s_p_shifter_reg[29]\,
      R => \<const0>\
    );
\s_p_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[2]_i_1\,
      Q => \n_0_s_p_shifter_reg[2]\,
      R => \<const0>\
    );
\s_p_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[30]_i_1\,
      Q => \n_0_s_p_shifter_reg[30]\,
      R => \<const0>\
    );
\s_p_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[31]_i_2\,
      Q => p_0_in,
      R => \<const0>\
    );
\s_p_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[3]_i_1\,
      Q => \n_0_s_p_shifter_reg[3]\,
      R => \<const0>\
    );
\s_p_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[4]_i_1\,
      Q => \n_0_s_p_shifter_reg[4]\,
      R => \<const0>\
    );
\s_p_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[5]_i_1\,
      Q => \n_0_s_p_shifter_reg[5]\,
      R => \<const0>\
    );
\s_p_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[6]_i_1\,
      Q => \n_0_s_p_shifter_reg[6]\,
      R => \<const0>\
    );
\s_p_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[7]_i_1\,
      Q => \n_0_s_p_shifter_reg[7]\,
      R => \<const0>\
    );
\s_p_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[8]_i_1\,
      Q => \n_0_s_p_shifter_reg[8]\,
      R => \<const0>\
    );
\s_p_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1\,
      D => \n_0_s_p_shifter[9]_i_1\,
      Q => \n_0_s_p_shifter_reg[9]\,
      R => \<const0>\
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => div_counter(2),
      I1 => div_counter(0),
      I2 => div_counter(1),
      I3 => \^q\(0),
      I4 => I9,
      O => \n_0_state[0]_i_2\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
    port map (
      I0 => \n_0_s_offset_counter[6]_i_2\,
      I1 => s_offset_counter(5),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(6),
      I4 => s_offset_counter(7),
      I5 => \^q\(0),
      O => \n_0_state[0]_i_3\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F07FF0"
    )
    port map (
      I0 => \n_0_state[1]_i_2__0\,
      I1 => \n_0_step_counter_reg[4]\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => \n_0_state[1]_i_3\,
      O => \n_0_state[1]_i_1__0\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      O => \n_0_state[1]_i_2__0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(5),
      I4 => \n_0_s_offset_counter[6]_i_2\,
      O => \n_0_state[1]_i_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_state_reg[0]_i_1\,
      Q => state(0),
      R => \<const0>\
    );
\state_reg[0]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_state[0]_i_2\,
      I1 => \n_0_state[0]_i_3\,
      O => \n_0_state_reg[0]_i_1\,
      S => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_state[1]_i_1__0\,
      Q => \^q\(0),
      R => \<const0>\
    );
\step_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      O => \n_0_step_counter[0]_i_1\
    );
\step_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_step_counter_reg[1]\,
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \^q\(0),
      O => \n_0_step_counter[1]_i_1\
    );
\step_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \n_0_step_counter_reg[1]\,
      I3 => \n_0_step_counter_reg[2]\,
      O => \n_0_step_counter[2]_i_1\
    );
\step_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[1]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[2]\,
      I4 => \n_0_step_counter_reg[3]\,
      O => \n_0_step_counter[3]_i_1\
    );
\step_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      I4 => \n_0_step_counter_reg[4]\,
      I5 => \^q\(0),
      O => \n_0_step_counter[4]_i_1\
    );
\step_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[0]_i_1\,
      Q => \n_0_step_counter_reg[0]\,
      R => \<const0>\
    );
\step_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[1]_i_1\,
      Q => \n_0_step_counter_reg[1]\,
      R => \<const0>\
    );
\step_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[2]_i_1\,
      Q => \n_0_step_counter_reg[2]\,
      R => \<const0>\
    );
\step_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[3]_i_1\,
      Q => \n_0_step_counter_reg[3]\,
      R => \<const0>\
    );
\step_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[4]_i_1\,
      Q => \n_0_step_counter_reg[4]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity pulser_1ch_v2_1 is
  port (
    pulse_out_en1_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O80 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pulser_1ch_v2_1 : entity is "pulser_1ch_v2";
end pulser_1ch_v2_1;

architecture STRUCTURE of pulser_1ch_v2_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal div_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_div_counter[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_div_counter[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_div_counter[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_pulse_out_clamp_i_1__1\ : STD_LOGIC;
  signal \n_0_pulse_out_n_i_1__1\ : STD_LOGIC;
  signal \n_0_pulse_out_p_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[19]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[20]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[21]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[22]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[23]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[24]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[25]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[26]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[27]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[28]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[29]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[30]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[31]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_freq_divider[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_freq_divider[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_freq_divider[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[19]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[20]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[21]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[22]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[23]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[24]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[25]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[26]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[27]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[28]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[29]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[30]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[31]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_n_shifter_reg[31]\ : STD_LOGIC;
  signal \n_0_s_offset_counter[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[19]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[20]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[21]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[22]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[23]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[24]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[25]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[26]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[27]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[28]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[29]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[30]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_2__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[0]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[10]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[11]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[12]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[13]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[14]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[15]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[16]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[17]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[18]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[19]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[1]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[20]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[21]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[22]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[23]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[24]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[25]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[26]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[27]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[28]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[29]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[2]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[30]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[3]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[4]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[5]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[6]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[7]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[8]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[9]\ : STD_LOGIC;
  signal \n_0_state[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_state[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_state[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_state[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_state[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_state_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_step_counter[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_step_counter[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_step_counter[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_step_counter[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_step_counter[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_step_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_clamp_shifter : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \s_clamp_shifter__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_freq_divider : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_n_shifter : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_offset_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_counter[0]_i_1__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \pulse_out_clamp_i_1__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \pulse_out_n_i_1__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \pulse_out_p_i_1__1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \s_clamp_shifter[10]_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \s_clamp_shifter[11]_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \s_clamp_shifter[12]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \s_clamp_shifter[13]_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \s_clamp_shifter[14]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \s_clamp_shifter[15]_i_1__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \s_clamp_shifter[16]_i_1__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \s_clamp_shifter[17]_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \s_clamp_shifter[18]_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \s_clamp_shifter[19]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \s_clamp_shifter[1]_i_1__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \s_clamp_shifter[20]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \s_clamp_shifter[21]_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \s_clamp_shifter[22]_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \s_clamp_shifter[23]_i_1__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \s_clamp_shifter[24]_i_1__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \s_clamp_shifter[25]_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \s_clamp_shifter[26]_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \s_clamp_shifter[27]_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \s_clamp_shifter[28]_i_1__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \s_clamp_shifter[29]_i_1__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \s_clamp_shifter[2]_i_1__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \s_clamp_shifter[30]_i_1__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \s_clamp_shifter[31]_i_1__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \s_clamp_shifter[3]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \s_clamp_shifter[4]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \s_clamp_shifter[5]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \s_clamp_shifter[6]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \s_clamp_shifter[7]_i_1__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \s_clamp_shifter[8]_i_1__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \s_clamp_shifter[9]_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \s_freq_divider[0]_i_1__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \s_freq_divider[1]_i_1__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \s_freq_divider[2]_i_1__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \s_n_shifter[10]_i_1__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \s_n_shifter[11]_i_1__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \s_n_shifter[12]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \s_n_shifter[13]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \s_n_shifter[14]_i_1__1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \s_n_shifter[15]_i_1__1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \s_n_shifter[16]_i_1__1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \s_n_shifter[17]_i_1__1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \s_n_shifter[18]_i_1__1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \s_n_shifter[19]_i_1__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \s_n_shifter[1]_i_1__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \s_n_shifter[20]_i_1__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \s_n_shifter[21]_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \s_n_shifter[22]_i_1__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \s_n_shifter[23]_i_1__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \s_n_shifter[24]_i_1__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \s_n_shifter[25]_i_1__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \s_n_shifter[26]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \s_n_shifter[27]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \s_n_shifter[28]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \s_n_shifter[29]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \s_n_shifter[2]_i_1__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \s_n_shifter[30]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \s_n_shifter[31]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \s_n_shifter[4]_i_1__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \s_n_shifter[5]_i_1__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \s_n_shifter[6]_i_1__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \s_n_shifter[7]_i_1__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \s_n_shifter[8]_i_1__1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \s_n_shifter[9]_i_1__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \s_offset_counter[0]_i_1__1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \s_offset_counter[4]_i_1__1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \s_offset_counter[6]_i_3__1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \s_p_shifter[10]_i_1__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \s_p_shifter[11]_i_1__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \s_p_shifter[12]_i_1__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \s_p_shifter[13]_i_1__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \s_p_shifter[14]_i_1__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \s_p_shifter[15]_i_1__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \s_p_shifter[16]_i_1__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \s_p_shifter[17]_i_1__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \s_p_shifter[18]_i_1__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \s_p_shifter[19]_i_1__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \s_p_shifter[1]_i_1__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \s_p_shifter[20]_i_1__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \s_p_shifter[21]_i_1__1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \s_p_shifter[22]_i_1__1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \s_p_shifter[23]_i_1__1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \s_p_shifter[24]_i_1__1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \s_p_shifter[25]_i_1__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \s_p_shifter[26]_i_1__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \s_p_shifter[27]_i_1__1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \s_p_shifter[28]_i_1__1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \s_p_shifter[29]_i_1__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \s_p_shifter[2]_i_1__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \s_p_shifter[30]_i_1__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \s_p_shifter[31]_i_2__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \s_p_shifter[3]_i_1__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \s_p_shifter[4]_i_1__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \s_p_shifter[5]_i_1__1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \s_p_shifter[6]_i_1__1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \s_p_shifter[7]_i_1__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \s_p_shifter[8]_i_1__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \s_p_shifter[9]_i_1__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \state[1]_i_2__2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \step_counter[1]_i_1__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \step_counter[2]_i_1__1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \step_counter[3]_i_1__1\ : label is "soft_lutpair309";
begin
  Q(0) <= \^q\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\div_counter[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => s_freq_divider(0),
      I1 => state(0),
      I2 => div_counter(0),
      O => \n_0_div_counter[0]_i_1__1\
    );
\div_counter[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => s_freq_divider(1),
      I1 => state(0),
      I2 => div_counter(1),
      I3 => div_counter(0),
      O => \n_0_div_counter[1]_i_1__1\
    );
\div_counter[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => s_freq_divider(2),
      I1 => state(0),
      I2 => div_counter(2),
      I3 => div_counter(0),
      I4 => div_counter(1),
      O => \n_0_div_counter[2]_i_1__1\
    );
\div_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_div_counter[0]_i_1__1\,
      Q => div_counter(0),
      R => \<const0>\
    );
\div_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_div_counter[1]_i_1__1\,
      Q => div_counter(1),
      R => \<const0>\
    );
\div_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_div_counter[2]_i_1__1\,
      Q => div_counter(2),
      R => \<const0>\
    );
\pulse_out_clamp_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_clamp_shifter(31),
      O => \n_0_pulse_out_clamp_i_1__1\
    );
pulse_out_clamp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_pulse_out_clamp_i_1__1\,
      Q => O2,
      R => \<const0>\
    );
pulse_out_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \^q\(0),
      Q => pulse_out_en1_in,
      R => \<const0>\
    );
\pulse_out_n_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_s_n_shifter_reg[31]\,
      O => \n_0_pulse_out_n_i_1__1\
    );
pulse_out_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_pulse_out_n_i_1__1\,
      Q => O3,
      R => \<const0>\
    );
\pulse_out_p_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      O => \n_0_pulse_out_p_i_1__1\
    );
pulse_out_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_pulse_out_p_i_1__1\,
      Q => O1,
      R => \<const0>\
    );
\s_clamp_shifter[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(9),
      I1 => \^q\(0),
      I2 => O15(9),
      O => \n_0_s_clamp_shifter[10]_i_1__1\
    );
\s_clamp_shifter[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(10),
      I1 => \^q\(0),
      I2 => O15(10),
      O => \n_0_s_clamp_shifter[11]_i_1__1\
    );
\s_clamp_shifter[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(11),
      I1 => \^q\(0),
      I2 => O15(11),
      O => \n_0_s_clamp_shifter[12]_i_1__1\
    );
\s_clamp_shifter[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(12),
      I1 => \^q\(0),
      I2 => O15(12),
      O => \n_0_s_clamp_shifter[13]_i_1__1\
    );
\s_clamp_shifter[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(13),
      I1 => \^q\(0),
      I2 => O15(13),
      O => \n_0_s_clamp_shifter[14]_i_1__1\
    );
\s_clamp_shifter[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(14),
      I1 => \^q\(0),
      I2 => O15(14),
      O => \n_0_s_clamp_shifter[15]_i_1__1\
    );
\s_clamp_shifter[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(15),
      I1 => \^q\(0),
      I2 => O15(15),
      O => \n_0_s_clamp_shifter[16]_i_1__1\
    );
\s_clamp_shifter[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(16),
      I1 => \^q\(0),
      I2 => O15(16),
      O => \n_0_s_clamp_shifter[17]_i_1__1\
    );
\s_clamp_shifter[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(17),
      I1 => \^q\(0),
      I2 => O15(17),
      O => \n_0_s_clamp_shifter[18]_i_1__1\
    );
\s_clamp_shifter[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(18),
      I1 => \^q\(0),
      I2 => O15(18),
      O => \n_0_s_clamp_shifter[19]_i_1__1\
    );
\s_clamp_shifter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(0),
      I1 => \^q\(0),
      I2 => O15(0),
      O => \n_0_s_clamp_shifter[1]_i_1__1\
    );
\s_clamp_shifter[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(19),
      I1 => \^q\(0),
      I2 => O15(19),
      O => \n_0_s_clamp_shifter[20]_i_1__1\
    );
\s_clamp_shifter[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(20),
      I1 => \^q\(0),
      I2 => O15(20),
      O => \n_0_s_clamp_shifter[21]_i_1__1\
    );
\s_clamp_shifter[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(21),
      I1 => \^q\(0),
      I2 => O15(21),
      O => \n_0_s_clamp_shifter[22]_i_1__1\
    );
\s_clamp_shifter[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(22),
      I1 => \^q\(0),
      I2 => O15(22),
      O => \n_0_s_clamp_shifter[23]_i_1__1\
    );
\s_clamp_shifter[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(23),
      I1 => \^q\(0),
      I2 => O15(23),
      O => \n_0_s_clamp_shifter[24]_i_1__1\
    );
\s_clamp_shifter[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(24),
      I1 => \^q\(0),
      I2 => O15(24),
      O => \n_0_s_clamp_shifter[25]_i_1__1\
    );
\s_clamp_shifter[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(25),
      I1 => \^q\(0),
      I2 => O15(25),
      O => \n_0_s_clamp_shifter[26]_i_1__1\
    );
\s_clamp_shifter[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(26),
      I1 => \^q\(0),
      I2 => O15(26),
      O => \n_0_s_clamp_shifter[27]_i_1__1\
    );
\s_clamp_shifter[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(27),
      I1 => \^q\(0),
      I2 => O15(27),
      O => \n_0_s_clamp_shifter[28]_i_1__1\
    );
\s_clamp_shifter[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(28),
      I1 => \^q\(0),
      I2 => O15(28),
      O => \n_0_s_clamp_shifter[29]_i_1__1\
    );
\s_clamp_shifter[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(1),
      I1 => \^q\(0),
      I2 => O15(1),
      O => \n_0_s_clamp_shifter[2]_i_1__1\
    );
\s_clamp_shifter[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(29),
      I1 => \^q\(0),
      I2 => O15(29),
      O => \n_0_s_clamp_shifter[30]_i_1__1\
    );
\s_clamp_shifter[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(30),
      I1 => \^q\(0),
      I2 => O15(30),
      O => \n_0_s_clamp_shifter[31]_i_1__1\
    );
\s_clamp_shifter[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(2),
      I1 => \^q\(0),
      I2 => O15(2),
      O => \n_0_s_clamp_shifter[3]_i_1__1\
    );
\s_clamp_shifter[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(3),
      I1 => \^q\(0),
      I2 => O15(3),
      O => \n_0_s_clamp_shifter[4]_i_1__1\
    );
\s_clamp_shifter[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(4),
      I1 => \^q\(0),
      I2 => O15(4),
      O => \n_0_s_clamp_shifter[5]_i_1__1\
    );
\s_clamp_shifter[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(5),
      I1 => \^q\(0),
      I2 => O15(5),
      O => \n_0_s_clamp_shifter[6]_i_1__1\
    );
\s_clamp_shifter[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(6),
      I1 => \^q\(0),
      I2 => O15(6),
      O => \n_0_s_clamp_shifter[7]_i_1__1\
    );
\s_clamp_shifter[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(7),
      I1 => \^q\(0),
      I2 => O15(7),
      O => \n_0_s_clamp_shifter[8]_i_1__1\
    );
\s_clamp_shifter[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(8),
      I1 => \^q\(0),
      I2 => O15(8),
      O => \n_0_s_clamp_shifter[9]_i_1__1\
    );
\s_clamp_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => I10(0),
      Q => \s_clamp_shifter__0\(0),
      R => \<const0>\
    );
\s_clamp_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[10]_i_1__1\,
      Q => \s_clamp_shifter__0\(10),
      R => \<const0>\
    );
\s_clamp_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[11]_i_1__1\,
      Q => \s_clamp_shifter__0\(11),
      R => \<const0>\
    );
\s_clamp_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[12]_i_1__1\,
      Q => \s_clamp_shifter__0\(12),
      R => \<const0>\
    );
\s_clamp_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[13]_i_1__1\,
      Q => \s_clamp_shifter__0\(13),
      R => \<const0>\
    );
\s_clamp_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[14]_i_1__1\,
      Q => \s_clamp_shifter__0\(14),
      R => \<const0>\
    );
\s_clamp_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[15]_i_1__1\,
      Q => \s_clamp_shifter__0\(15),
      R => \<const0>\
    );
\s_clamp_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[16]_i_1__1\,
      Q => \s_clamp_shifter__0\(16),
      R => \<const0>\
    );
\s_clamp_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[17]_i_1__1\,
      Q => \s_clamp_shifter__0\(17),
      R => \<const0>\
    );
\s_clamp_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[18]_i_1__1\,
      Q => \s_clamp_shifter__0\(18),
      R => \<const0>\
    );
\s_clamp_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[19]_i_1__1\,
      Q => \s_clamp_shifter__0\(19),
      R => \<const0>\
    );
\s_clamp_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[1]_i_1__1\,
      Q => \s_clamp_shifter__0\(1),
      R => \<const0>\
    );
\s_clamp_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[20]_i_1__1\,
      Q => \s_clamp_shifter__0\(20),
      R => \<const0>\
    );
\s_clamp_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[21]_i_1__1\,
      Q => \s_clamp_shifter__0\(21),
      R => \<const0>\
    );
\s_clamp_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[22]_i_1__1\,
      Q => \s_clamp_shifter__0\(22),
      R => \<const0>\
    );
\s_clamp_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[23]_i_1__1\,
      Q => \s_clamp_shifter__0\(23),
      R => \<const0>\
    );
\s_clamp_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[24]_i_1__1\,
      Q => \s_clamp_shifter__0\(24),
      R => \<const0>\
    );
\s_clamp_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[25]_i_1__1\,
      Q => \s_clamp_shifter__0\(25),
      R => \<const0>\
    );
\s_clamp_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[26]_i_1__1\,
      Q => \s_clamp_shifter__0\(26),
      R => \<const0>\
    );
\s_clamp_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[27]_i_1__1\,
      Q => \s_clamp_shifter__0\(27),
      R => \<const0>\
    );
\s_clamp_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[28]_i_1__1\,
      Q => \s_clamp_shifter__0\(28),
      R => \<const0>\
    );
\s_clamp_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[29]_i_1__1\,
      Q => \s_clamp_shifter__0\(29),
      R => \<const0>\
    );
\s_clamp_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[2]_i_1__1\,
      Q => \s_clamp_shifter__0\(2),
      R => \<const0>\
    );
\s_clamp_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[30]_i_1__1\,
      Q => \s_clamp_shifter__0\(30),
      R => \<const0>\
    );
\s_clamp_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[31]_i_1__1\,
      Q => s_clamp_shifter(31),
      R => \<const0>\
    );
\s_clamp_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[3]_i_1__1\,
      Q => \s_clamp_shifter__0\(3),
      R => \<const0>\
    );
\s_clamp_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[4]_i_1__1\,
      Q => \s_clamp_shifter__0\(4),
      R => \<const0>\
    );
\s_clamp_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[5]_i_1__1\,
      Q => \s_clamp_shifter__0\(5),
      R => \<const0>\
    );
\s_clamp_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[6]_i_1__1\,
      Q => \s_clamp_shifter__0\(6),
      R => \<const0>\
    );
\s_clamp_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[7]_i_1__1\,
      Q => \s_clamp_shifter__0\(7),
      R => \<const0>\
    );
\s_clamp_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[8]_i_1__1\,
      Q => \s_clamp_shifter__0\(8),
      R => \<const0>\
    );
\s_clamp_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_clamp_shifter[9]_i_1__1\,
      Q => \s_clamp_shifter__0\(9),
      R => \<const0>\
    );
\s_freq_divider[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(0),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(0),
      O => \n_0_s_freq_divider[0]_i_1__1\
    );
\s_freq_divider[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(1),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(1),
      O => \n_0_s_freq_divider[1]_i_1__1\
    );
\s_freq_divider[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(2),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(2),
      O => \n_0_s_freq_divider[2]_i_1__1\
    );
\s_freq_divider_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[0]_i_1__1\,
      Q => s_freq_divider(0),
      R => \<const0>\
    );
\s_freq_divider_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[1]_i_1__1\,
      Q => s_freq_divider(1),
      R => \<const0>\
    );
\s_freq_divider_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[2]_i_1__1\,
      Q => s_freq_divider(2),
      R => \<const0>\
    );
\s_n_shifter[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(9),
      I1 => \^q\(0),
      I2 => O17(9),
      O => \n_0_s_n_shifter[10]_i_1__1\
    );
\s_n_shifter[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(10),
      I1 => \^q\(0),
      I2 => O17(10),
      O => \n_0_s_n_shifter[11]_i_1__1\
    );
\s_n_shifter[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(11),
      I1 => \^q\(0),
      I2 => O17(11),
      O => \n_0_s_n_shifter[12]_i_1__1\
    );
\s_n_shifter[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(12),
      I1 => \^q\(0),
      I2 => O17(12),
      O => \n_0_s_n_shifter[13]_i_1__1\
    );
\s_n_shifter[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(13),
      I1 => \^q\(0),
      I2 => O17(13),
      O => \n_0_s_n_shifter[14]_i_1__1\
    );
\s_n_shifter[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(14),
      I1 => \^q\(0),
      I2 => O17(14),
      O => \n_0_s_n_shifter[15]_i_1__1\
    );
\s_n_shifter[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(15),
      I1 => \^q\(0),
      I2 => O17(15),
      O => \n_0_s_n_shifter[16]_i_1__1\
    );
\s_n_shifter[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(16),
      I1 => \^q\(0),
      I2 => O17(16),
      O => \n_0_s_n_shifter[17]_i_1__1\
    );
\s_n_shifter[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(17),
      I1 => \^q\(0),
      I2 => O17(17),
      O => \n_0_s_n_shifter[18]_i_1__1\
    );
\s_n_shifter[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(18),
      I1 => \^q\(0),
      I2 => O17(18),
      O => \n_0_s_n_shifter[19]_i_1__1\
    );
\s_n_shifter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(0),
      I1 => \^q\(0),
      I2 => O17(0),
      O => \n_0_s_n_shifter[1]_i_1__1\
    );
\s_n_shifter[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(19),
      I1 => \^q\(0),
      I2 => O17(19),
      O => \n_0_s_n_shifter[20]_i_1__1\
    );
\s_n_shifter[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(20),
      I1 => \^q\(0),
      I2 => O17(20),
      O => \n_0_s_n_shifter[21]_i_1__1\
    );
\s_n_shifter[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(21),
      I1 => \^q\(0),
      I2 => O17(21),
      O => \n_0_s_n_shifter[22]_i_1__1\
    );
\s_n_shifter[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(22),
      I1 => \^q\(0),
      I2 => O17(22),
      O => \n_0_s_n_shifter[23]_i_1__1\
    );
\s_n_shifter[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(23),
      I1 => \^q\(0),
      I2 => O17(23),
      O => \n_0_s_n_shifter[24]_i_1__1\
    );
\s_n_shifter[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(24),
      I1 => \^q\(0),
      I2 => O17(24),
      O => \n_0_s_n_shifter[25]_i_1__1\
    );
\s_n_shifter[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(25),
      I1 => \^q\(0),
      I2 => O17(25),
      O => \n_0_s_n_shifter[26]_i_1__1\
    );
\s_n_shifter[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(26),
      I1 => \^q\(0),
      I2 => O17(26),
      O => \n_0_s_n_shifter[27]_i_1__1\
    );
\s_n_shifter[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(27),
      I1 => \^q\(0),
      I2 => O17(27),
      O => \n_0_s_n_shifter[28]_i_1__1\
    );
\s_n_shifter[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(28),
      I1 => \^q\(0),
      I2 => O17(28),
      O => \n_0_s_n_shifter[29]_i_1__1\
    );
\s_n_shifter[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(1),
      I1 => \^q\(0),
      I2 => O17(1),
      O => \n_0_s_n_shifter[2]_i_1__1\
    );
\s_n_shifter[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(29),
      I1 => \^q\(0),
      I2 => O17(29),
      O => \n_0_s_n_shifter[30]_i_1__1\
    );
\s_n_shifter[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(30),
      I1 => \^q\(0),
      I2 => O17(30),
      O => \n_0_s_n_shifter[31]_i_1__1\
    );
\s_n_shifter[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(2),
      I1 => \^q\(0),
      I2 => O17(2),
      O => \n_0_s_n_shifter[3]_i_1__1\
    );
\s_n_shifter[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(3),
      I1 => \^q\(0),
      I2 => O17(3),
      O => \n_0_s_n_shifter[4]_i_1__1\
    );
\s_n_shifter[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(4),
      I1 => \^q\(0),
      I2 => O17(4),
      O => \n_0_s_n_shifter[5]_i_1__1\
    );
\s_n_shifter[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(5),
      I1 => \^q\(0),
      I2 => O17(5),
      O => \n_0_s_n_shifter[6]_i_1__1\
    );
\s_n_shifter[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(6),
      I1 => \^q\(0),
      I2 => O17(6),
      O => \n_0_s_n_shifter[7]_i_1__1\
    );
\s_n_shifter[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(7),
      I1 => \^q\(0),
      I2 => O17(7),
      O => \n_0_s_n_shifter[8]_i_1__1\
    );
\s_n_shifter[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(8),
      I1 => \^q\(0),
      I2 => O17(8),
      O => \n_0_s_n_shifter[9]_i_1__1\
    );
\s_n_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => I11(0),
      Q => s_n_shifter(0),
      R => \<const0>\
    );
\s_n_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[10]_i_1__1\,
      Q => s_n_shifter(10),
      R => \<const0>\
    );
\s_n_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[11]_i_1__1\,
      Q => s_n_shifter(11),
      R => \<const0>\
    );
\s_n_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[12]_i_1__1\,
      Q => s_n_shifter(12),
      R => \<const0>\
    );
\s_n_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[13]_i_1__1\,
      Q => s_n_shifter(13),
      R => \<const0>\
    );
\s_n_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[14]_i_1__1\,
      Q => s_n_shifter(14),
      R => \<const0>\
    );
\s_n_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[15]_i_1__1\,
      Q => s_n_shifter(15),
      R => \<const0>\
    );
\s_n_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[16]_i_1__1\,
      Q => s_n_shifter(16),
      R => \<const0>\
    );
\s_n_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[17]_i_1__1\,
      Q => s_n_shifter(17),
      R => \<const0>\
    );
\s_n_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[18]_i_1__1\,
      Q => s_n_shifter(18),
      R => \<const0>\
    );
\s_n_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[19]_i_1__1\,
      Q => s_n_shifter(19),
      R => \<const0>\
    );
\s_n_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[1]_i_1__1\,
      Q => s_n_shifter(1),
      R => \<const0>\
    );
\s_n_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[20]_i_1__1\,
      Q => s_n_shifter(20),
      R => \<const0>\
    );
\s_n_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[21]_i_1__1\,
      Q => s_n_shifter(21),
      R => \<const0>\
    );
\s_n_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[22]_i_1__1\,
      Q => s_n_shifter(22),
      R => \<const0>\
    );
\s_n_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[23]_i_1__1\,
      Q => s_n_shifter(23),
      R => \<const0>\
    );
\s_n_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[24]_i_1__1\,
      Q => s_n_shifter(24),
      R => \<const0>\
    );
\s_n_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[25]_i_1__1\,
      Q => s_n_shifter(25),
      R => \<const0>\
    );
\s_n_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[26]_i_1__1\,
      Q => s_n_shifter(26),
      R => \<const0>\
    );
\s_n_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[27]_i_1__1\,
      Q => s_n_shifter(27),
      R => \<const0>\
    );
\s_n_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[28]_i_1__1\,
      Q => s_n_shifter(28),
      R => \<const0>\
    );
\s_n_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[29]_i_1__1\,
      Q => s_n_shifter(29),
      R => \<const0>\
    );
\s_n_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[2]_i_1__1\,
      Q => s_n_shifter(2),
      R => \<const0>\
    );
\s_n_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[30]_i_1__1\,
      Q => s_n_shifter(30),
      R => \<const0>\
    );
\s_n_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[31]_i_1__1\,
      Q => \n_0_s_n_shifter_reg[31]\,
      R => \<const0>\
    );
\s_n_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[3]_i_1__1\,
      Q => s_n_shifter(3),
      R => \<const0>\
    );
\s_n_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[4]_i_1__1\,
      Q => s_n_shifter(4),
      R => \<const0>\
    );
\s_n_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[5]_i_1__1\,
      Q => s_n_shifter(5),
      R => \<const0>\
    );
\s_n_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[6]_i_1__1\,
      Q => s_n_shifter(6),
      R => \<const0>\
    );
\s_n_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[7]_i_1__1\,
      Q => s_n_shifter(7),
      R => \<const0>\
    );
\s_n_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[8]_i_1__1\,
      Q => s_n_shifter(8),
      R => \<const0>\
    );
\s_n_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_n_shifter[9]_i_1__1\,
      Q => s_n_shifter(9),
      R => \<const0>\
    );
\s_offset_counter[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => \^q\(0),
      I2 => state(0),
      I3 => I8,
      O => \n_0_s_offset_counter[0]_i_1__1\
    );
\s_offset_counter[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999F9990"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => s_offset_counter(1),
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I1,
      O => \n_0_s_offset_counter[1]_i_1__1\
    );
\s_offset_counter[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9FFA9A9A900"
    )
    port map (
      I0 => s_offset_counter(2),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I2,
      O => \n_0_s_offset_counter[2]_i_1__1\
    );
\s_offset_counter[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => s_offset_counter(3),
      I1 => s_offset_counter(2),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(1),
      I4 => \n_0_s_offset_counter[6]_i_3__1\,
      I5 => I3,
      O => \n_0_s_offset_counter[3]_i_1__1\
    );
\s_offset_counter[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666F6660"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => \n_0_s_offset_counter[6]_i_2__1\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I4,
      O => \n_0_s_offset_counter[4]_i_1__1\
    );
\s_offset_counter[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(5),
      I1 => s_offset_counter(4),
      I2 => \n_0_s_offset_counter[6]_i_2__1\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I5,
      O => \n_0_s_offset_counter[5]_i_1__1\
    );
\s_offset_counter[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
    port map (
      I0 => s_offset_counter(6),
      I1 => s_offset_counter(5),
      I2 => \n_0_s_offset_counter[6]_i_2__1\,
      I3 => s_offset_counter(4),
      I4 => \n_0_s_offset_counter[6]_i_3__1\,
      I5 => I6,
      O => \n_0_s_offset_counter[6]_i_1__1\
    );
\s_offset_counter[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_offset_counter(1),
      I1 => s_offset_counter(0),
      I2 => s_offset_counter(3),
      I3 => s_offset_counter(2),
      O => \n_0_s_offset_counter[6]_i_2__1\
    );
\s_offset_counter[6]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_offset_counter[6]_i_3__1\
    );
\s_offset_counter[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => \n_0_s_offset_counter[7]_i_2__1\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I7,
      O => \n_0_s_offset_counter[7]_i_1__1\
    );
\s_offset_counter[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(3),
      I4 => s_offset_counter(2),
      I5 => s_offset_counter(5),
      O => \n_0_s_offset_counter[7]_i_2__1\
    );
\s_offset_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[0]_i_1__1\,
      Q => s_offset_counter(0),
      R => \<const0>\
    );
\s_offset_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[1]_i_1__1\,
      Q => s_offset_counter(1),
      R => \<const0>\
    );
\s_offset_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[2]_i_1__1\,
      Q => s_offset_counter(2),
      R => \<const0>\
    );
\s_offset_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[3]_i_1__1\,
      Q => s_offset_counter(3),
      R => \<const0>\
    );
\s_offset_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[4]_i_1__1\,
      Q => s_offset_counter(4),
      R => \<const0>\
    );
\s_offset_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[5]_i_1__1\,
      Q => s_offset_counter(5),
      R => \<const0>\
    );
\s_offset_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[6]_i_1__1\,
      Q => s_offset_counter(6),
      R => \<const0>\
    );
\s_offset_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[7]_i_1__1\,
      Q => s_offset_counter(7),
      R => \<const0>\
    );
\s_p_shifter[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[9]\,
      I1 => \^q\(0),
      I2 => O13(9),
      O => \n_0_s_p_shifter[10]_i_1__1\
    );
\s_p_shifter[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[10]\,
      I1 => \^q\(0),
      I2 => O13(10),
      O => \n_0_s_p_shifter[11]_i_1__1\
    );
\s_p_shifter[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[11]\,
      I1 => \^q\(0),
      I2 => O13(11),
      O => \n_0_s_p_shifter[12]_i_1__1\
    );
\s_p_shifter[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[12]\,
      I1 => \^q\(0),
      I2 => O13(12),
      O => \n_0_s_p_shifter[13]_i_1__1\
    );
\s_p_shifter[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[13]\,
      I1 => \^q\(0),
      I2 => O13(13),
      O => \n_0_s_p_shifter[14]_i_1__1\
    );
\s_p_shifter[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[14]\,
      I1 => \^q\(0),
      I2 => O13(14),
      O => \n_0_s_p_shifter[15]_i_1__1\
    );
\s_p_shifter[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[15]\,
      I1 => \^q\(0),
      I2 => O13(15),
      O => \n_0_s_p_shifter[16]_i_1__1\
    );
\s_p_shifter[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[16]\,
      I1 => \^q\(0),
      I2 => O13(16),
      O => \n_0_s_p_shifter[17]_i_1__1\
    );
\s_p_shifter[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[17]\,
      I1 => \^q\(0),
      I2 => O13(17),
      O => \n_0_s_p_shifter[18]_i_1__1\
    );
\s_p_shifter[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[18]\,
      I1 => \^q\(0),
      I2 => O13(18),
      O => \n_0_s_p_shifter[19]_i_1__1\
    );
\s_p_shifter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[0]\,
      I1 => \^q\(0),
      I2 => O13(0),
      O => \n_0_s_p_shifter[1]_i_1__1\
    );
\s_p_shifter[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[19]\,
      I1 => \^q\(0),
      I2 => O13(19),
      O => \n_0_s_p_shifter[20]_i_1__1\
    );
\s_p_shifter[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[20]\,
      I1 => \^q\(0),
      I2 => O13(20),
      O => \n_0_s_p_shifter[21]_i_1__1\
    );
\s_p_shifter[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[21]\,
      I1 => \^q\(0),
      I2 => O13(21),
      O => \n_0_s_p_shifter[22]_i_1__1\
    );
\s_p_shifter[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[22]\,
      I1 => \^q\(0),
      I2 => O13(22),
      O => \n_0_s_p_shifter[23]_i_1__1\
    );
\s_p_shifter[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[23]\,
      I1 => \^q\(0),
      I2 => O13(23),
      O => \n_0_s_p_shifter[24]_i_1__1\
    );
\s_p_shifter[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[24]\,
      I1 => \^q\(0),
      I2 => O13(24),
      O => \n_0_s_p_shifter[25]_i_1__1\
    );
\s_p_shifter[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[25]\,
      I1 => \^q\(0),
      I2 => O13(25),
      O => \n_0_s_p_shifter[26]_i_1__1\
    );
\s_p_shifter[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[26]\,
      I1 => \^q\(0),
      I2 => O13(26),
      O => \n_0_s_p_shifter[27]_i_1__1\
    );
\s_p_shifter[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[27]\,
      I1 => \^q\(0),
      I2 => O13(27),
      O => \n_0_s_p_shifter[28]_i_1__1\
    );
\s_p_shifter[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[28]\,
      I1 => \^q\(0),
      I2 => O13(28),
      O => \n_0_s_p_shifter[29]_i_1__1\
    );
\s_p_shifter[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[1]\,
      I1 => \^q\(0),
      I2 => O13(1),
      O => \n_0_s_p_shifter[2]_i_1__1\
    );
\s_p_shifter[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[29]\,
      I1 => \^q\(0),
      I2 => O13(29),
      O => \n_0_s_p_shifter[30]_i_1__1\
    );
\s_p_shifter[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_p_shifter[31]_i_1__1\
    );
\s_p_shifter[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[30]\,
      I1 => \^q\(0),
      I2 => O13(30),
      O => \n_0_s_p_shifter[31]_i_2__1\
    );
\s_p_shifter[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[2]\,
      I1 => \^q\(0),
      I2 => O13(2),
      O => \n_0_s_p_shifter[3]_i_1__1\
    );
\s_p_shifter[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[3]\,
      I1 => \^q\(0),
      I2 => O13(3),
      O => \n_0_s_p_shifter[4]_i_1__1\
    );
\s_p_shifter[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[4]\,
      I1 => \^q\(0),
      I2 => O13(4),
      O => \n_0_s_p_shifter[5]_i_1__1\
    );
\s_p_shifter[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[5]\,
      I1 => \^q\(0),
      I2 => O13(5),
      O => \n_0_s_p_shifter[6]_i_1__1\
    );
\s_p_shifter[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[6]\,
      I1 => \^q\(0),
      I2 => O13(6),
      O => \n_0_s_p_shifter[7]_i_1__1\
    );
\s_p_shifter[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[7]\,
      I1 => \^q\(0),
      I2 => O13(7),
      O => \n_0_s_p_shifter[8]_i_1__1\
    );
\s_p_shifter[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[8]\,
      I1 => \^q\(0),
      I2 => O13(8),
      O => \n_0_s_p_shifter[9]_i_1__1\
    );
\s_p_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => D(0),
      Q => \n_0_s_p_shifter_reg[0]\,
      R => \<const0>\
    );
\s_p_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[10]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[10]\,
      R => \<const0>\
    );
\s_p_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[11]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[11]\,
      R => \<const0>\
    );
\s_p_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[12]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[12]\,
      R => \<const0>\
    );
\s_p_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[13]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[13]\,
      R => \<const0>\
    );
\s_p_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[14]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[14]\,
      R => \<const0>\
    );
\s_p_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[15]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[15]\,
      R => \<const0>\
    );
\s_p_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[16]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[16]\,
      R => \<const0>\
    );
\s_p_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[17]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[17]\,
      R => \<const0>\
    );
\s_p_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[18]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[18]\,
      R => \<const0>\
    );
\s_p_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[19]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[19]\,
      R => \<const0>\
    );
\s_p_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[1]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[1]\,
      R => \<const0>\
    );
\s_p_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[20]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[20]\,
      R => \<const0>\
    );
\s_p_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[21]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[21]\,
      R => \<const0>\
    );
\s_p_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[22]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[22]\,
      R => \<const0>\
    );
\s_p_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[23]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[23]\,
      R => \<const0>\
    );
\s_p_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[24]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[24]\,
      R => \<const0>\
    );
\s_p_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[25]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[25]\,
      R => \<const0>\
    );
\s_p_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[26]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[26]\,
      R => \<const0>\
    );
\s_p_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[27]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[27]\,
      R => \<const0>\
    );
\s_p_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[28]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[28]\,
      R => \<const0>\
    );
\s_p_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[29]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[29]\,
      R => \<const0>\
    );
\s_p_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[2]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[2]\,
      R => \<const0>\
    );
\s_p_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[30]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[30]\,
      R => \<const0>\
    );
\s_p_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[31]_i_2__1\,
      Q => p_0_in,
      R => \<const0>\
    );
\s_p_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[3]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[3]\,
      R => \<const0>\
    );
\s_p_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[4]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[4]\,
      R => \<const0>\
    );
\s_p_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[5]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[5]\,
      R => \<const0>\
    );
\s_p_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[6]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[6]\,
      R => \<const0>\
    );
\s_p_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[7]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[7]\,
      R => \<const0>\
    );
\s_p_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[8]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[8]\,
      R => \<const0>\
    );
\s_p_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_s_p_shifter[31]_i_1__1\,
      D => \n_0_s_p_shifter[9]_i_1__1\,
      Q => \n_0_s_p_shifter_reg[9]\,
      R => \<const0>\
    );
\state[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => div_counter(2),
      I1 => div_counter(0),
      I2 => div_counter(1),
      I3 => \^q\(0),
      I4 => I9,
      O => \n_0_state[0]_i_2__1\
    );
\state[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
    port map (
      I0 => \n_0_s_offset_counter[6]_i_2__1\,
      I1 => s_offset_counter(5),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(6),
      I4 => s_offset_counter(7),
      I5 => \^q\(0),
      O => \n_0_state[0]_i_3__1\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F07FF0"
    )
    port map (
      I0 => \n_0_state[1]_i_2__2\,
      I1 => \n_0_step_counter_reg[4]\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => \n_0_state[1]_i_3__1\,
      O => \n_0_state[1]_i_1__2\
    );
\state[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      O => \n_0_state[1]_i_2__2\
    );
\state[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(5),
      I4 => \n_0_s_offset_counter[6]_i_2__1\,
      O => \n_0_state[1]_i_3__1\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_state_reg[0]_i_1__1\,
      Q => state(0),
      R => \<const0>\
    );
\state_reg[0]_i_1__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_state[0]_i_2__1\,
      I1 => \n_0_state[0]_i_3__1\,
      O => \n_0_state_reg[0]_i_1__1\,
      S => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_state[1]_i_1__2\,
      Q => \^q\(0),
      R => \<const0>\
    );
\step_counter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      O => \n_0_step_counter[0]_i_1__1\
    );
\step_counter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_step_counter_reg[1]\,
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \^q\(0),
      O => \n_0_step_counter[1]_i_1__1\
    );
\step_counter[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \n_0_step_counter_reg[1]\,
      I3 => \n_0_step_counter_reg[2]\,
      O => \n_0_step_counter[2]_i_1__1\
    );
\step_counter[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[1]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[2]\,
      I4 => \n_0_step_counter_reg[3]\,
      O => \n_0_step_counter[3]_i_1__1\
    );
\step_counter[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      I4 => \n_0_step_counter_reg[4]\,
      I5 => \^q\(0),
      O => \n_0_step_counter[4]_i_1__1\
    );
\step_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[0]_i_1__1\,
      Q => \n_0_step_counter_reg[0]\,
      R => \<const0>\
    );
\step_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[1]_i_1__1\,
      Q => \n_0_step_counter_reg[1]\,
      R => \<const0>\
    );
\step_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[2]_i_1__1\,
      Q => \n_0_step_counter_reg[2]\,
      R => \<const0>\
    );
\step_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[3]_i_1__1\,
      Q => \n_0_step_counter_reg[3]\,
      R => \<const0>\
    );
\step_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => CLK,
      CE => state(0),
      D => \n_0_step_counter[4]_i_1__1\,
      Q => \n_0_step_counter_reg[4]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity pulser_1ch_v2_2 is
  port (
    pulse_out_en4_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    pulser_clk_IBUF_BUFG : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O80 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pulser_1ch_v2_2 : entity is "pulser_1ch_v2";
end pulser_1ch_v2_2;

architecture STRUCTURE of pulser_1ch_v2_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal div_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_div_counter[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_div_counter[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_div_counter[2]_i_1__4\ : STD_LOGIC;
  signal \n_0_pulse_out_clamp_i_1__4\ : STD_LOGIC;
  signal \n_0_pulse_out_n_i_1__4\ : STD_LOGIC;
  signal \n_0_pulse_out_p_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[10]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[11]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[12]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[13]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[14]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[15]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[16]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[17]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[18]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[19]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[20]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[21]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[22]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[23]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[24]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[25]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[26]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[27]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[28]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[29]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[2]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[30]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[31]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[3]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[4]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[5]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[6]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[7]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[8]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[9]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_freq_divider[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_freq_divider[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_freq_divider[2]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[10]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[11]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[12]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[13]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[14]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[15]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[16]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[17]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[18]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[19]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[20]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[21]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[22]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[23]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[24]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[25]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[26]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[27]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[28]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[29]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[2]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[30]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[31]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[3]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[4]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[5]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[6]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[7]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[8]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter[9]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_n_shifter_reg[31]\ : STD_LOGIC;
  signal \n_0_s_offset_counter[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_offset_counter[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_offset_counter[2]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_offset_counter[3]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_offset_counter[4]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_offset_counter[5]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_2__4\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_3__4\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_2__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[10]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[11]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[12]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[13]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[14]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[15]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[16]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[17]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[18]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[19]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[20]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[21]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[22]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[23]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[24]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[25]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[26]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[27]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[28]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[29]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[2]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[30]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_2__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[3]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[4]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[5]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[6]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[7]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[8]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter[9]_i_1__4\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[0]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[10]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[11]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[12]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[13]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[14]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[15]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[16]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[17]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[18]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[19]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[1]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[20]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[21]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[22]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[23]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[24]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[25]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[26]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[27]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[28]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[29]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[2]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[30]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[3]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[4]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[5]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[6]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[7]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[8]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[9]\ : STD_LOGIC;
  signal \n_0_state[0]_i_2__4\ : STD_LOGIC;
  signal \n_0_state[0]_i_3__4\ : STD_LOGIC;
  signal \n_0_state[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_state[1]_i_2__5\ : STD_LOGIC;
  signal \n_0_state[1]_i_3__4\ : STD_LOGIC;
  signal \n_0_state_reg[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_step_counter[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_step_counter[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_step_counter[2]_i_1__4\ : STD_LOGIC;
  signal \n_0_step_counter[3]_i_1__4\ : STD_LOGIC;
  signal \n_0_step_counter[4]_i_1__4\ : STD_LOGIC;
  signal \n_0_step_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_clamp_shifter : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \s_clamp_shifter__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_freq_divider : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_n_shifter : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_offset_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_counter[0]_i_1__4\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \pulse_out_clamp_i_1__4\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \pulse_out_n_i_1__4\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \pulse_out_p_i_1__4\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \s_clamp_shifter[10]_i_1__4\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \s_clamp_shifter[11]_i_1__4\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \s_clamp_shifter[12]_i_1__4\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \s_clamp_shifter[13]_i_1__4\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \s_clamp_shifter[14]_i_1__4\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \s_clamp_shifter[15]_i_1__4\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \s_clamp_shifter[16]_i_1__4\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \s_clamp_shifter[17]_i_1__4\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \s_clamp_shifter[18]_i_1__4\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \s_clamp_shifter[19]_i_1__4\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \s_clamp_shifter[1]_i_1__4\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \s_clamp_shifter[20]_i_1__4\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \s_clamp_shifter[21]_i_1__4\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \s_clamp_shifter[22]_i_1__4\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \s_clamp_shifter[23]_i_1__4\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \s_clamp_shifter[24]_i_1__4\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \s_clamp_shifter[25]_i_1__4\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \s_clamp_shifter[26]_i_1__4\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \s_clamp_shifter[27]_i_1__4\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \s_clamp_shifter[28]_i_1__4\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \s_clamp_shifter[29]_i_1__4\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \s_clamp_shifter[2]_i_1__4\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \s_clamp_shifter[30]_i_1__4\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \s_clamp_shifter[31]_i_1__4\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \s_clamp_shifter[3]_i_1__4\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \s_clamp_shifter[4]_i_1__4\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \s_clamp_shifter[5]_i_1__4\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \s_clamp_shifter[6]_i_1__4\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \s_clamp_shifter[7]_i_1__4\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \s_clamp_shifter[8]_i_1__4\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \s_clamp_shifter[9]_i_1__4\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \s_freq_divider[0]_i_1__4\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \s_freq_divider[1]_i_1__4\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \s_freq_divider[2]_i_1__4\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \s_n_shifter[10]_i_1__4\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \s_n_shifter[11]_i_1__4\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \s_n_shifter[12]_i_1__4\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \s_n_shifter[13]_i_1__4\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \s_n_shifter[14]_i_1__4\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \s_n_shifter[15]_i_1__4\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \s_n_shifter[16]_i_1__4\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \s_n_shifter[17]_i_1__4\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \s_n_shifter[18]_i_1__4\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \s_n_shifter[19]_i_1__4\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \s_n_shifter[1]_i_1__4\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \s_n_shifter[20]_i_1__4\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \s_n_shifter[21]_i_1__4\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \s_n_shifter[22]_i_1__4\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \s_n_shifter[23]_i_1__4\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \s_n_shifter[24]_i_1__4\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \s_n_shifter[25]_i_1__4\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \s_n_shifter[26]_i_1__4\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \s_n_shifter[27]_i_1__4\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \s_n_shifter[28]_i_1__4\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \s_n_shifter[29]_i_1__4\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \s_n_shifter[2]_i_1__4\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \s_n_shifter[30]_i_1__4\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \s_n_shifter[31]_i_1__4\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \s_n_shifter[4]_i_1__4\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \s_n_shifter[5]_i_1__4\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \s_n_shifter[6]_i_1__4\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \s_n_shifter[7]_i_1__4\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \s_n_shifter[8]_i_1__4\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \s_n_shifter[9]_i_1__4\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \s_offset_counter[0]_i_1__4\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \s_offset_counter[4]_i_1__4\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \s_offset_counter[6]_i_3__4\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \s_p_shifter[10]_i_1__4\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \s_p_shifter[11]_i_1__4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \s_p_shifter[12]_i_1__4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \s_p_shifter[13]_i_1__4\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \s_p_shifter[14]_i_1__4\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \s_p_shifter[15]_i_1__4\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \s_p_shifter[16]_i_1__4\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \s_p_shifter[17]_i_1__4\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \s_p_shifter[18]_i_1__4\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \s_p_shifter[19]_i_1__4\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \s_p_shifter[1]_i_1__4\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \s_p_shifter[20]_i_1__4\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \s_p_shifter[21]_i_1__4\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \s_p_shifter[22]_i_1__4\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \s_p_shifter[23]_i_1__4\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \s_p_shifter[24]_i_1__4\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \s_p_shifter[25]_i_1__4\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \s_p_shifter[26]_i_1__4\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \s_p_shifter[27]_i_1__4\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \s_p_shifter[28]_i_1__4\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \s_p_shifter[29]_i_1__4\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \s_p_shifter[2]_i_1__4\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \s_p_shifter[30]_i_1__4\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \s_p_shifter[31]_i_2__4\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \s_p_shifter[3]_i_1__4\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \s_p_shifter[4]_i_1__4\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \s_p_shifter[5]_i_1__4\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \s_p_shifter[6]_i_1__4\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \s_p_shifter[7]_i_1__4\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \s_p_shifter[8]_i_1__4\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \s_p_shifter[9]_i_1__4\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \state[1]_i_2__5\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \step_counter[1]_i_1__4\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \step_counter[2]_i_1__4\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \step_counter[3]_i_1__4\ : label is "soft_lutpair371";
begin
  Q(0) <= \^q\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\div_counter[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => s_freq_divider(0),
      I1 => state(0),
      I2 => div_counter(0),
      O => \n_0_div_counter[0]_i_1__4\
    );
\div_counter[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => s_freq_divider(1),
      I1 => state(0),
      I2 => div_counter(1),
      I3 => div_counter(0),
      O => \n_0_div_counter[1]_i_1__4\
    );
\div_counter[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => s_freq_divider(2),
      I1 => state(0),
      I2 => div_counter(2),
      I3 => div_counter(0),
      I4 => div_counter(1),
      O => \n_0_div_counter[2]_i_1__4\
    );
\div_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[0]_i_1__4\,
      Q => div_counter(0),
      R => \<const0>\
    );
\div_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[1]_i_1__4\,
      Q => div_counter(1),
      R => \<const0>\
    );
\div_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[2]_i_1__4\,
      Q => div_counter(2),
      R => \<const0>\
    );
\pulse_out_clamp_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_clamp_shifter(31),
      O => \n_0_pulse_out_clamp_i_1__4\
    );
pulse_out_clamp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_clamp_i_1__4\,
      Q => O2,
      R => \<const0>\
    );
pulse_out_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \^q\(0),
      Q => pulse_out_en4_in,
      R => \<const0>\
    );
\pulse_out_n_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_s_n_shifter_reg[31]\,
      O => \n_0_pulse_out_n_i_1__4\
    );
pulse_out_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_n_i_1__4\,
      Q => O3,
      R => \<const0>\
    );
\pulse_out_p_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      O => \n_0_pulse_out_p_i_1__4\
    );
pulse_out_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_p_i_1__4\,
      Q => O1,
      R => \<const0>\
    );
\s_clamp_shifter[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(9),
      I1 => \^q\(0),
      I2 => O15(9),
      O => \n_0_s_clamp_shifter[10]_i_1__4\
    );
\s_clamp_shifter[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(10),
      I1 => \^q\(0),
      I2 => O15(10),
      O => \n_0_s_clamp_shifter[11]_i_1__4\
    );
\s_clamp_shifter[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(11),
      I1 => \^q\(0),
      I2 => O15(11),
      O => \n_0_s_clamp_shifter[12]_i_1__4\
    );
\s_clamp_shifter[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(12),
      I1 => \^q\(0),
      I2 => O15(12),
      O => \n_0_s_clamp_shifter[13]_i_1__4\
    );
\s_clamp_shifter[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(13),
      I1 => \^q\(0),
      I2 => O15(13),
      O => \n_0_s_clamp_shifter[14]_i_1__4\
    );
\s_clamp_shifter[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(14),
      I1 => \^q\(0),
      I2 => O15(14),
      O => \n_0_s_clamp_shifter[15]_i_1__4\
    );
\s_clamp_shifter[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(15),
      I1 => \^q\(0),
      I2 => O15(15),
      O => \n_0_s_clamp_shifter[16]_i_1__4\
    );
\s_clamp_shifter[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(16),
      I1 => \^q\(0),
      I2 => O15(16),
      O => \n_0_s_clamp_shifter[17]_i_1__4\
    );
\s_clamp_shifter[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(17),
      I1 => \^q\(0),
      I2 => O15(17),
      O => \n_0_s_clamp_shifter[18]_i_1__4\
    );
\s_clamp_shifter[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(18),
      I1 => \^q\(0),
      I2 => O15(18),
      O => \n_0_s_clamp_shifter[19]_i_1__4\
    );
\s_clamp_shifter[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(0),
      I1 => \^q\(0),
      I2 => O15(0),
      O => \n_0_s_clamp_shifter[1]_i_1__4\
    );
\s_clamp_shifter[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(19),
      I1 => \^q\(0),
      I2 => O15(19),
      O => \n_0_s_clamp_shifter[20]_i_1__4\
    );
\s_clamp_shifter[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(20),
      I1 => \^q\(0),
      I2 => O15(20),
      O => \n_0_s_clamp_shifter[21]_i_1__4\
    );
\s_clamp_shifter[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(21),
      I1 => \^q\(0),
      I2 => O15(21),
      O => \n_0_s_clamp_shifter[22]_i_1__4\
    );
\s_clamp_shifter[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(22),
      I1 => \^q\(0),
      I2 => O15(22),
      O => \n_0_s_clamp_shifter[23]_i_1__4\
    );
\s_clamp_shifter[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(23),
      I1 => \^q\(0),
      I2 => O15(23),
      O => \n_0_s_clamp_shifter[24]_i_1__4\
    );
\s_clamp_shifter[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(24),
      I1 => \^q\(0),
      I2 => O15(24),
      O => \n_0_s_clamp_shifter[25]_i_1__4\
    );
\s_clamp_shifter[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(25),
      I1 => \^q\(0),
      I2 => O15(25),
      O => \n_0_s_clamp_shifter[26]_i_1__4\
    );
\s_clamp_shifter[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(26),
      I1 => \^q\(0),
      I2 => O15(26),
      O => \n_0_s_clamp_shifter[27]_i_1__4\
    );
\s_clamp_shifter[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(27),
      I1 => \^q\(0),
      I2 => O15(27),
      O => \n_0_s_clamp_shifter[28]_i_1__4\
    );
\s_clamp_shifter[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(28),
      I1 => \^q\(0),
      I2 => O15(28),
      O => \n_0_s_clamp_shifter[29]_i_1__4\
    );
\s_clamp_shifter[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(1),
      I1 => \^q\(0),
      I2 => O15(1),
      O => \n_0_s_clamp_shifter[2]_i_1__4\
    );
\s_clamp_shifter[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(29),
      I1 => \^q\(0),
      I2 => O15(29),
      O => \n_0_s_clamp_shifter[30]_i_1__4\
    );
\s_clamp_shifter[31]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(30),
      I1 => \^q\(0),
      I2 => O15(30),
      O => \n_0_s_clamp_shifter[31]_i_1__4\
    );
\s_clamp_shifter[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(2),
      I1 => \^q\(0),
      I2 => O15(2),
      O => \n_0_s_clamp_shifter[3]_i_1__4\
    );
\s_clamp_shifter[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(3),
      I1 => \^q\(0),
      I2 => O15(3),
      O => \n_0_s_clamp_shifter[4]_i_1__4\
    );
\s_clamp_shifter[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(4),
      I1 => \^q\(0),
      I2 => O15(4),
      O => \n_0_s_clamp_shifter[5]_i_1__4\
    );
\s_clamp_shifter[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(5),
      I1 => \^q\(0),
      I2 => O15(5),
      O => \n_0_s_clamp_shifter[6]_i_1__4\
    );
\s_clamp_shifter[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(6),
      I1 => \^q\(0),
      I2 => O15(6),
      O => \n_0_s_clamp_shifter[7]_i_1__4\
    );
\s_clamp_shifter[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(7),
      I1 => \^q\(0),
      I2 => O15(7),
      O => \n_0_s_clamp_shifter[8]_i_1__4\
    );
\s_clamp_shifter[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(8),
      I1 => \^q\(0),
      I2 => O15(8),
      O => \n_0_s_clamp_shifter[9]_i_1__4\
    );
\s_clamp_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => I10(0),
      Q => \s_clamp_shifter__0\(0),
      R => \<const0>\
    );
\s_clamp_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[10]_i_1__4\,
      Q => \s_clamp_shifter__0\(10),
      R => \<const0>\
    );
\s_clamp_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[11]_i_1__4\,
      Q => \s_clamp_shifter__0\(11),
      R => \<const0>\
    );
\s_clamp_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[12]_i_1__4\,
      Q => \s_clamp_shifter__0\(12),
      R => \<const0>\
    );
\s_clamp_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[13]_i_1__4\,
      Q => \s_clamp_shifter__0\(13),
      R => \<const0>\
    );
\s_clamp_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[14]_i_1__4\,
      Q => \s_clamp_shifter__0\(14),
      R => \<const0>\
    );
\s_clamp_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[15]_i_1__4\,
      Q => \s_clamp_shifter__0\(15),
      R => \<const0>\
    );
\s_clamp_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[16]_i_1__4\,
      Q => \s_clamp_shifter__0\(16),
      R => \<const0>\
    );
\s_clamp_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[17]_i_1__4\,
      Q => \s_clamp_shifter__0\(17),
      R => \<const0>\
    );
\s_clamp_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[18]_i_1__4\,
      Q => \s_clamp_shifter__0\(18),
      R => \<const0>\
    );
\s_clamp_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[19]_i_1__4\,
      Q => \s_clamp_shifter__0\(19),
      R => \<const0>\
    );
\s_clamp_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[1]_i_1__4\,
      Q => \s_clamp_shifter__0\(1),
      R => \<const0>\
    );
\s_clamp_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[20]_i_1__4\,
      Q => \s_clamp_shifter__0\(20),
      R => \<const0>\
    );
\s_clamp_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[21]_i_1__4\,
      Q => \s_clamp_shifter__0\(21),
      R => \<const0>\
    );
\s_clamp_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[22]_i_1__4\,
      Q => \s_clamp_shifter__0\(22),
      R => \<const0>\
    );
\s_clamp_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[23]_i_1__4\,
      Q => \s_clamp_shifter__0\(23),
      R => \<const0>\
    );
\s_clamp_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[24]_i_1__4\,
      Q => \s_clamp_shifter__0\(24),
      R => \<const0>\
    );
\s_clamp_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[25]_i_1__4\,
      Q => \s_clamp_shifter__0\(25),
      R => \<const0>\
    );
\s_clamp_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[26]_i_1__4\,
      Q => \s_clamp_shifter__0\(26),
      R => \<const0>\
    );
\s_clamp_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[27]_i_1__4\,
      Q => \s_clamp_shifter__0\(27),
      R => \<const0>\
    );
\s_clamp_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[28]_i_1__4\,
      Q => \s_clamp_shifter__0\(28),
      R => \<const0>\
    );
\s_clamp_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[29]_i_1__4\,
      Q => \s_clamp_shifter__0\(29),
      R => \<const0>\
    );
\s_clamp_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[2]_i_1__4\,
      Q => \s_clamp_shifter__0\(2),
      R => \<const0>\
    );
\s_clamp_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[30]_i_1__4\,
      Q => \s_clamp_shifter__0\(30),
      R => \<const0>\
    );
\s_clamp_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[31]_i_1__4\,
      Q => s_clamp_shifter(31),
      R => \<const0>\
    );
\s_clamp_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[3]_i_1__4\,
      Q => \s_clamp_shifter__0\(3),
      R => \<const0>\
    );
\s_clamp_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[4]_i_1__4\,
      Q => \s_clamp_shifter__0\(4),
      R => \<const0>\
    );
\s_clamp_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[5]_i_1__4\,
      Q => \s_clamp_shifter__0\(5),
      R => \<const0>\
    );
\s_clamp_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[6]_i_1__4\,
      Q => \s_clamp_shifter__0\(6),
      R => \<const0>\
    );
\s_clamp_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[7]_i_1__4\,
      Q => \s_clamp_shifter__0\(7),
      R => \<const0>\
    );
\s_clamp_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[8]_i_1__4\,
      Q => \s_clamp_shifter__0\(8),
      R => \<const0>\
    );
\s_clamp_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_clamp_shifter[9]_i_1__4\,
      Q => \s_clamp_shifter__0\(9),
      R => \<const0>\
    );
\s_freq_divider[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(0),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(0),
      O => \n_0_s_freq_divider[0]_i_1__4\
    );
\s_freq_divider[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(1),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(1),
      O => \n_0_s_freq_divider[1]_i_1__4\
    );
\s_freq_divider[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(2),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(2),
      O => \n_0_s_freq_divider[2]_i_1__4\
    );
\s_freq_divider_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[0]_i_1__4\,
      Q => s_freq_divider(0),
      R => \<const0>\
    );
\s_freq_divider_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[1]_i_1__4\,
      Q => s_freq_divider(1),
      R => \<const0>\
    );
\s_freq_divider_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[2]_i_1__4\,
      Q => s_freq_divider(2),
      R => \<const0>\
    );
\s_n_shifter[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(9),
      I1 => \^q\(0),
      I2 => O17(9),
      O => \n_0_s_n_shifter[10]_i_1__4\
    );
\s_n_shifter[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(10),
      I1 => \^q\(0),
      I2 => O17(10),
      O => \n_0_s_n_shifter[11]_i_1__4\
    );
\s_n_shifter[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(11),
      I1 => \^q\(0),
      I2 => O17(11),
      O => \n_0_s_n_shifter[12]_i_1__4\
    );
\s_n_shifter[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(12),
      I1 => \^q\(0),
      I2 => O17(12),
      O => \n_0_s_n_shifter[13]_i_1__4\
    );
\s_n_shifter[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(13),
      I1 => \^q\(0),
      I2 => O17(13),
      O => \n_0_s_n_shifter[14]_i_1__4\
    );
\s_n_shifter[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(14),
      I1 => \^q\(0),
      I2 => O17(14),
      O => \n_0_s_n_shifter[15]_i_1__4\
    );
\s_n_shifter[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(15),
      I1 => \^q\(0),
      I2 => O17(15),
      O => \n_0_s_n_shifter[16]_i_1__4\
    );
\s_n_shifter[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(16),
      I1 => \^q\(0),
      I2 => O17(16),
      O => \n_0_s_n_shifter[17]_i_1__4\
    );
\s_n_shifter[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(17),
      I1 => \^q\(0),
      I2 => O17(17),
      O => \n_0_s_n_shifter[18]_i_1__4\
    );
\s_n_shifter[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(18),
      I1 => \^q\(0),
      I2 => O17(18),
      O => \n_0_s_n_shifter[19]_i_1__4\
    );
\s_n_shifter[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(0),
      I1 => \^q\(0),
      I2 => O17(0),
      O => \n_0_s_n_shifter[1]_i_1__4\
    );
\s_n_shifter[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(19),
      I1 => \^q\(0),
      I2 => O17(19),
      O => \n_0_s_n_shifter[20]_i_1__4\
    );
\s_n_shifter[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(20),
      I1 => \^q\(0),
      I2 => O17(20),
      O => \n_0_s_n_shifter[21]_i_1__4\
    );
\s_n_shifter[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(21),
      I1 => \^q\(0),
      I2 => O17(21),
      O => \n_0_s_n_shifter[22]_i_1__4\
    );
\s_n_shifter[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(22),
      I1 => \^q\(0),
      I2 => O17(22),
      O => \n_0_s_n_shifter[23]_i_1__4\
    );
\s_n_shifter[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(23),
      I1 => \^q\(0),
      I2 => O17(23),
      O => \n_0_s_n_shifter[24]_i_1__4\
    );
\s_n_shifter[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(24),
      I1 => \^q\(0),
      I2 => O17(24),
      O => \n_0_s_n_shifter[25]_i_1__4\
    );
\s_n_shifter[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(25),
      I1 => \^q\(0),
      I2 => O17(25),
      O => \n_0_s_n_shifter[26]_i_1__4\
    );
\s_n_shifter[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(26),
      I1 => \^q\(0),
      I2 => O17(26),
      O => \n_0_s_n_shifter[27]_i_1__4\
    );
\s_n_shifter[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(27),
      I1 => \^q\(0),
      I2 => O17(27),
      O => \n_0_s_n_shifter[28]_i_1__4\
    );
\s_n_shifter[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(28),
      I1 => \^q\(0),
      I2 => O17(28),
      O => \n_0_s_n_shifter[29]_i_1__4\
    );
\s_n_shifter[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(1),
      I1 => \^q\(0),
      I2 => O17(1),
      O => \n_0_s_n_shifter[2]_i_1__4\
    );
\s_n_shifter[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(29),
      I1 => \^q\(0),
      I2 => O17(29),
      O => \n_0_s_n_shifter[30]_i_1__4\
    );
\s_n_shifter[31]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(30),
      I1 => \^q\(0),
      I2 => O17(30),
      O => \n_0_s_n_shifter[31]_i_1__4\
    );
\s_n_shifter[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(2),
      I1 => \^q\(0),
      I2 => O17(2),
      O => \n_0_s_n_shifter[3]_i_1__4\
    );
\s_n_shifter[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(3),
      I1 => \^q\(0),
      I2 => O17(3),
      O => \n_0_s_n_shifter[4]_i_1__4\
    );
\s_n_shifter[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(4),
      I1 => \^q\(0),
      I2 => O17(4),
      O => \n_0_s_n_shifter[5]_i_1__4\
    );
\s_n_shifter[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(5),
      I1 => \^q\(0),
      I2 => O17(5),
      O => \n_0_s_n_shifter[6]_i_1__4\
    );
\s_n_shifter[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(6),
      I1 => \^q\(0),
      I2 => O17(6),
      O => \n_0_s_n_shifter[7]_i_1__4\
    );
\s_n_shifter[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(7),
      I1 => \^q\(0),
      I2 => O17(7),
      O => \n_0_s_n_shifter[8]_i_1__4\
    );
\s_n_shifter[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(8),
      I1 => \^q\(0),
      I2 => O17(8),
      O => \n_0_s_n_shifter[9]_i_1__4\
    );
\s_n_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => I11(0),
      Q => s_n_shifter(0),
      R => \<const0>\
    );
\s_n_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[10]_i_1__4\,
      Q => s_n_shifter(10),
      R => \<const0>\
    );
\s_n_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[11]_i_1__4\,
      Q => s_n_shifter(11),
      R => \<const0>\
    );
\s_n_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[12]_i_1__4\,
      Q => s_n_shifter(12),
      R => \<const0>\
    );
\s_n_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[13]_i_1__4\,
      Q => s_n_shifter(13),
      R => \<const0>\
    );
\s_n_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[14]_i_1__4\,
      Q => s_n_shifter(14),
      R => \<const0>\
    );
\s_n_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[15]_i_1__4\,
      Q => s_n_shifter(15),
      R => \<const0>\
    );
\s_n_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[16]_i_1__4\,
      Q => s_n_shifter(16),
      R => \<const0>\
    );
\s_n_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[17]_i_1__4\,
      Q => s_n_shifter(17),
      R => \<const0>\
    );
\s_n_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[18]_i_1__4\,
      Q => s_n_shifter(18),
      R => \<const0>\
    );
\s_n_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[19]_i_1__4\,
      Q => s_n_shifter(19),
      R => \<const0>\
    );
\s_n_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[1]_i_1__4\,
      Q => s_n_shifter(1),
      R => \<const0>\
    );
\s_n_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[20]_i_1__4\,
      Q => s_n_shifter(20),
      R => \<const0>\
    );
\s_n_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[21]_i_1__4\,
      Q => s_n_shifter(21),
      R => \<const0>\
    );
\s_n_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[22]_i_1__4\,
      Q => s_n_shifter(22),
      R => \<const0>\
    );
\s_n_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[23]_i_1__4\,
      Q => s_n_shifter(23),
      R => \<const0>\
    );
\s_n_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[24]_i_1__4\,
      Q => s_n_shifter(24),
      R => \<const0>\
    );
\s_n_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[25]_i_1__4\,
      Q => s_n_shifter(25),
      R => \<const0>\
    );
\s_n_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[26]_i_1__4\,
      Q => s_n_shifter(26),
      R => \<const0>\
    );
\s_n_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[27]_i_1__4\,
      Q => s_n_shifter(27),
      R => \<const0>\
    );
\s_n_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[28]_i_1__4\,
      Q => s_n_shifter(28),
      R => \<const0>\
    );
\s_n_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[29]_i_1__4\,
      Q => s_n_shifter(29),
      R => \<const0>\
    );
\s_n_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[2]_i_1__4\,
      Q => s_n_shifter(2),
      R => \<const0>\
    );
\s_n_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[30]_i_1__4\,
      Q => s_n_shifter(30),
      R => \<const0>\
    );
\s_n_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[31]_i_1__4\,
      Q => \n_0_s_n_shifter_reg[31]\,
      R => \<const0>\
    );
\s_n_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[3]_i_1__4\,
      Q => s_n_shifter(3),
      R => \<const0>\
    );
\s_n_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[4]_i_1__4\,
      Q => s_n_shifter(4),
      R => \<const0>\
    );
\s_n_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[5]_i_1__4\,
      Q => s_n_shifter(5),
      R => \<const0>\
    );
\s_n_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[6]_i_1__4\,
      Q => s_n_shifter(6),
      R => \<const0>\
    );
\s_n_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[7]_i_1__4\,
      Q => s_n_shifter(7),
      R => \<const0>\
    );
\s_n_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[8]_i_1__4\,
      Q => s_n_shifter(8),
      R => \<const0>\
    );
\s_n_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_n_shifter[9]_i_1__4\,
      Q => s_n_shifter(9),
      R => \<const0>\
    );
\s_offset_counter[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => \^q\(0),
      I2 => state(0),
      I3 => I8,
      O => \n_0_s_offset_counter[0]_i_1__4\
    );
\s_offset_counter[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999F9990"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => s_offset_counter(1),
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I1,
      O => \n_0_s_offset_counter[1]_i_1__4\
    );
\s_offset_counter[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9FFA9A9A900"
    )
    port map (
      I0 => s_offset_counter(2),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I2,
      O => \n_0_s_offset_counter[2]_i_1__4\
    );
\s_offset_counter[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => s_offset_counter(3),
      I1 => s_offset_counter(2),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(1),
      I4 => \n_0_s_offset_counter[6]_i_3__4\,
      I5 => I3,
      O => \n_0_s_offset_counter[3]_i_1__4\
    );
\s_offset_counter[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666F6660"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => \n_0_s_offset_counter[6]_i_2__4\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I4,
      O => \n_0_s_offset_counter[4]_i_1__4\
    );
\s_offset_counter[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(5),
      I1 => s_offset_counter(4),
      I2 => \n_0_s_offset_counter[6]_i_2__4\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I5,
      O => \n_0_s_offset_counter[5]_i_1__4\
    );
\s_offset_counter[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
    port map (
      I0 => s_offset_counter(6),
      I1 => s_offset_counter(5),
      I2 => \n_0_s_offset_counter[6]_i_2__4\,
      I3 => s_offset_counter(4),
      I4 => \n_0_s_offset_counter[6]_i_3__4\,
      I5 => I6,
      O => \n_0_s_offset_counter[6]_i_1__4\
    );
\s_offset_counter[6]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_offset_counter(1),
      I1 => s_offset_counter(0),
      I2 => s_offset_counter(3),
      I3 => s_offset_counter(2),
      O => \n_0_s_offset_counter[6]_i_2__4\
    );
\s_offset_counter[6]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_offset_counter[6]_i_3__4\
    );
\s_offset_counter[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => \n_0_s_offset_counter[7]_i_2__4\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I7,
      O => \n_0_s_offset_counter[7]_i_1__4\
    );
\s_offset_counter[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(3),
      I4 => s_offset_counter(2),
      I5 => s_offset_counter(5),
      O => \n_0_s_offset_counter[7]_i_2__4\
    );
\s_offset_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[0]_i_1__4\,
      Q => s_offset_counter(0),
      R => \<const0>\
    );
\s_offset_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[1]_i_1__4\,
      Q => s_offset_counter(1),
      R => \<const0>\
    );
\s_offset_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[2]_i_1__4\,
      Q => s_offset_counter(2),
      R => \<const0>\
    );
\s_offset_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[3]_i_1__4\,
      Q => s_offset_counter(3),
      R => \<const0>\
    );
\s_offset_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[4]_i_1__4\,
      Q => s_offset_counter(4),
      R => \<const0>\
    );
\s_offset_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[5]_i_1__4\,
      Q => s_offset_counter(5),
      R => \<const0>\
    );
\s_offset_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[6]_i_1__4\,
      Q => s_offset_counter(6),
      R => \<const0>\
    );
\s_offset_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[7]_i_1__4\,
      Q => s_offset_counter(7),
      R => \<const0>\
    );
\s_p_shifter[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[9]\,
      I1 => \^q\(0),
      I2 => O13(9),
      O => \n_0_s_p_shifter[10]_i_1__4\
    );
\s_p_shifter[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[10]\,
      I1 => \^q\(0),
      I2 => O13(10),
      O => \n_0_s_p_shifter[11]_i_1__4\
    );
\s_p_shifter[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[11]\,
      I1 => \^q\(0),
      I2 => O13(11),
      O => \n_0_s_p_shifter[12]_i_1__4\
    );
\s_p_shifter[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[12]\,
      I1 => \^q\(0),
      I2 => O13(12),
      O => \n_0_s_p_shifter[13]_i_1__4\
    );
\s_p_shifter[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[13]\,
      I1 => \^q\(0),
      I2 => O13(13),
      O => \n_0_s_p_shifter[14]_i_1__4\
    );
\s_p_shifter[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[14]\,
      I1 => \^q\(0),
      I2 => O13(14),
      O => \n_0_s_p_shifter[15]_i_1__4\
    );
\s_p_shifter[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[15]\,
      I1 => \^q\(0),
      I2 => O13(15),
      O => \n_0_s_p_shifter[16]_i_1__4\
    );
\s_p_shifter[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[16]\,
      I1 => \^q\(0),
      I2 => O13(16),
      O => \n_0_s_p_shifter[17]_i_1__4\
    );
\s_p_shifter[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[17]\,
      I1 => \^q\(0),
      I2 => O13(17),
      O => \n_0_s_p_shifter[18]_i_1__4\
    );
\s_p_shifter[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[18]\,
      I1 => \^q\(0),
      I2 => O13(18),
      O => \n_0_s_p_shifter[19]_i_1__4\
    );
\s_p_shifter[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[0]\,
      I1 => \^q\(0),
      I2 => O13(0),
      O => \n_0_s_p_shifter[1]_i_1__4\
    );
\s_p_shifter[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[19]\,
      I1 => \^q\(0),
      I2 => O13(19),
      O => \n_0_s_p_shifter[20]_i_1__4\
    );
\s_p_shifter[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[20]\,
      I1 => \^q\(0),
      I2 => O13(20),
      O => \n_0_s_p_shifter[21]_i_1__4\
    );
\s_p_shifter[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[21]\,
      I1 => \^q\(0),
      I2 => O13(21),
      O => \n_0_s_p_shifter[22]_i_1__4\
    );
\s_p_shifter[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[22]\,
      I1 => \^q\(0),
      I2 => O13(22),
      O => \n_0_s_p_shifter[23]_i_1__4\
    );
\s_p_shifter[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[23]\,
      I1 => \^q\(0),
      I2 => O13(23),
      O => \n_0_s_p_shifter[24]_i_1__4\
    );
\s_p_shifter[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[24]\,
      I1 => \^q\(0),
      I2 => O13(24),
      O => \n_0_s_p_shifter[25]_i_1__4\
    );
\s_p_shifter[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[25]\,
      I1 => \^q\(0),
      I2 => O13(25),
      O => \n_0_s_p_shifter[26]_i_1__4\
    );
\s_p_shifter[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[26]\,
      I1 => \^q\(0),
      I2 => O13(26),
      O => \n_0_s_p_shifter[27]_i_1__4\
    );
\s_p_shifter[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[27]\,
      I1 => \^q\(0),
      I2 => O13(27),
      O => \n_0_s_p_shifter[28]_i_1__4\
    );
\s_p_shifter[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[28]\,
      I1 => \^q\(0),
      I2 => O13(28),
      O => \n_0_s_p_shifter[29]_i_1__4\
    );
\s_p_shifter[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[1]\,
      I1 => \^q\(0),
      I2 => O13(1),
      O => \n_0_s_p_shifter[2]_i_1__4\
    );
\s_p_shifter[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[29]\,
      I1 => \^q\(0),
      I2 => O13(29),
      O => \n_0_s_p_shifter[30]_i_1__4\
    );
\s_p_shifter[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_p_shifter[31]_i_1__4\
    );
\s_p_shifter[31]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[30]\,
      I1 => \^q\(0),
      I2 => O13(30),
      O => \n_0_s_p_shifter[31]_i_2__4\
    );
\s_p_shifter[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[2]\,
      I1 => \^q\(0),
      I2 => O13(2),
      O => \n_0_s_p_shifter[3]_i_1__4\
    );
\s_p_shifter[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[3]\,
      I1 => \^q\(0),
      I2 => O13(3),
      O => \n_0_s_p_shifter[4]_i_1__4\
    );
\s_p_shifter[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[4]\,
      I1 => \^q\(0),
      I2 => O13(4),
      O => \n_0_s_p_shifter[5]_i_1__4\
    );
\s_p_shifter[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[5]\,
      I1 => \^q\(0),
      I2 => O13(5),
      O => \n_0_s_p_shifter[6]_i_1__4\
    );
\s_p_shifter[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[6]\,
      I1 => \^q\(0),
      I2 => O13(6),
      O => \n_0_s_p_shifter[7]_i_1__4\
    );
\s_p_shifter[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[7]\,
      I1 => \^q\(0),
      I2 => O13(7),
      O => \n_0_s_p_shifter[8]_i_1__4\
    );
\s_p_shifter[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[8]\,
      I1 => \^q\(0),
      I2 => O13(8),
      O => \n_0_s_p_shifter[9]_i_1__4\
    );
\s_p_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => D(0),
      Q => \n_0_s_p_shifter_reg[0]\,
      R => \<const0>\
    );
\s_p_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[10]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[10]\,
      R => \<const0>\
    );
\s_p_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[11]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[11]\,
      R => \<const0>\
    );
\s_p_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[12]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[12]\,
      R => \<const0>\
    );
\s_p_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[13]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[13]\,
      R => \<const0>\
    );
\s_p_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[14]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[14]\,
      R => \<const0>\
    );
\s_p_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[15]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[15]\,
      R => \<const0>\
    );
\s_p_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[16]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[16]\,
      R => \<const0>\
    );
\s_p_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[17]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[17]\,
      R => \<const0>\
    );
\s_p_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[18]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[18]\,
      R => \<const0>\
    );
\s_p_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[19]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[19]\,
      R => \<const0>\
    );
\s_p_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[1]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[1]\,
      R => \<const0>\
    );
\s_p_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[20]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[20]\,
      R => \<const0>\
    );
\s_p_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[21]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[21]\,
      R => \<const0>\
    );
\s_p_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[22]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[22]\,
      R => \<const0>\
    );
\s_p_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[23]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[23]\,
      R => \<const0>\
    );
\s_p_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[24]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[24]\,
      R => \<const0>\
    );
\s_p_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[25]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[25]\,
      R => \<const0>\
    );
\s_p_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[26]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[26]\,
      R => \<const0>\
    );
\s_p_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[27]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[27]\,
      R => \<const0>\
    );
\s_p_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[28]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[28]\,
      R => \<const0>\
    );
\s_p_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[29]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[29]\,
      R => \<const0>\
    );
\s_p_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[2]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[2]\,
      R => \<const0>\
    );
\s_p_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[30]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[30]\,
      R => \<const0>\
    );
\s_p_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[31]_i_2__4\,
      Q => p_0_in,
      R => \<const0>\
    );
\s_p_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[3]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[3]\,
      R => \<const0>\
    );
\s_p_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[4]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[4]\,
      R => \<const0>\
    );
\s_p_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[5]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[5]\,
      R => \<const0>\
    );
\s_p_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[6]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[6]\,
      R => \<const0>\
    );
\s_p_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[7]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[7]\,
      R => \<const0>\
    );
\s_p_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[8]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[8]\,
      R => \<const0>\
    );
\s_p_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__4\,
      D => \n_0_s_p_shifter[9]_i_1__4\,
      Q => \n_0_s_p_shifter_reg[9]\,
      R => \<const0>\
    );
\state[0]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => div_counter(2),
      I1 => div_counter(0),
      I2 => div_counter(1),
      I3 => \^q\(0),
      I4 => I9,
      O => \n_0_state[0]_i_2__4\
    );
\state[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
    port map (
      I0 => \n_0_s_offset_counter[6]_i_2__4\,
      I1 => s_offset_counter(5),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(6),
      I4 => s_offset_counter(7),
      I5 => \^q\(0),
      O => \n_0_state[0]_i_3__4\
    );
\state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F07FF0"
    )
    port map (
      I0 => \n_0_state[1]_i_2__5\,
      I1 => \n_0_step_counter_reg[4]\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => \n_0_state[1]_i_3__4\,
      O => \n_0_state[1]_i_1__5\
    );
\state[1]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      O => \n_0_state[1]_i_2__5\
    );
\state[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(5),
      I4 => \n_0_s_offset_counter[6]_i_2__4\,
      O => \n_0_state[1]_i_3__4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_state_reg[0]_i_1__4\,
      Q => state(0),
      R => \<const0>\
    );
\state_reg[0]_i_1__4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_state[0]_i_2__4\,
      I1 => \n_0_state[0]_i_3__4\,
      O => \n_0_state_reg[0]_i_1__4\,
      S => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_state[1]_i_1__5\,
      Q => \^q\(0),
      R => \<const0>\
    );
\step_counter[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      O => \n_0_step_counter[0]_i_1__4\
    );
\step_counter[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_step_counter_reg[1]\,
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \^q\(0),
      O => \n_0_step_counter[1]_i_1__4\
    );
\step_counter[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \n_0_step_counter_reg[1]\,
      I3 => \n_0_step_counter_reg[2]\,
      O => \n_0_step_counter[2]_i_1__4\
    );
\step_counter[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[1]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[2]\,
      I4 => \n_0_step_counter_reg[3]\,
      O => \n_0_step_counter[3]_i_1__4\
    );
\step_counter[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      I4 => \n_0_step_counter_reg[4]\,
      I5 => \^q\(0),
      O => \n_0_step_counter[4]_i_1__4\
    );
\step_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[0]_i_1__4\,
      Q => \n_0_step_counter_reg[0]\,
      R => \<const0>\
    );
\step_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[1]_i_1__4\,
      Q => \n_0_step_counter_reg[1]\,
      R => \<const0>\
    );
\step_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[2]_i_1__4\,
      Q => \n_0_step_counter_reg[2]\,
      R => \<const0>\
    );
\step_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[3]_i_1__4\,
      Q => \n_0_step_counter_reg[3]\,
      R => \<const0>\
    );
\step_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[4]_i_1__4\,
      Q => \n_0_step_counter_reg[4]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity pulser_1ch_v2_3 is
  port (
    pulse_out_en6_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    pulser_clk_IBUF_BUFG : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O80 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pulser_1ch_v2_3 : entity is "pulser_1ch_v2";
end pulser_1ch_v2_3;

architecture STRUCTURE of pulser_1ch_v2_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal div_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_div_counter[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_div_counter[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_div_counter[2]_i_1__6\ : STD_LOGIC;
  signal \n_0_pulse_out_clamp_i_1__6\ : STD_LOGIC;
  signal \n_0_pulse_out_n_i_1__6\ : STD_LOGIC;
  signal \n_0_pulse_out_p_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[10]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[11]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[12]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[13]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[14]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[15]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[16]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[17]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[18]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[19]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[20]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[21]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[22]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[23]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[24]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[25]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[26]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[27]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[28]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[29]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[2]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[30]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[31]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[3]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[4]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[5]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[6]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[7]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[8]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[9]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_freq_divider[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_freq_divider[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_freq_divider[2]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[10]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[11]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[12]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[13]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[14]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[15]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[16]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[17]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[18]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[19]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[20]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[21]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[22]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[23]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[24]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[25]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[26]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[27]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[28]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[29]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[2]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[30]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[31]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[3]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[4]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[5]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[6]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[7]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[8]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter[9]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_n_shifter_reg[31]\ : STD_LOGIC;
  signal \n_0_s_offset_counter[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_offset_counter[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_offset_counter[2]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_offset_counter[3]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_offset_counter[4]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_offset_counter[5]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_2__6\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_3__6\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_2__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[10]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[11]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[12]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[13]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[14]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[15]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[16]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[17]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[18]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[19]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[20]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[21]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[22]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[23]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[24]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[25]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[26]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[27]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[28]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[29]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[2]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[30]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_2__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[3]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[4]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[5]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[6]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[7]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[8]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter[9]_i_1__6\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[0]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[10]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[11]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[12]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[13]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[14]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[15]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[16]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[17]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[18]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[19]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[1]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[20]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[21]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[22]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[23]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[24]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[25]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[26]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[27]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[28]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[29]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[2]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[30]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[3]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[4]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[5]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[6]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[7]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[8]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[9]\ : STD_LOGIC;
  signal \n_0_state[0]_i_2__6\ : STD_LOGIC;
  signal \n_0_state[0]_i_3__6\ : STD_LOGIC;
  signal \n_0_state[1]_i_1__7\ : STD_LOGIC;
  signal \n_0_state[1]_i_2__7\ : STD_LOGIC;
  signal \n_0_state[1]_i_3__6\ : STD_LOGIC;
  signal \n_0_state_reg[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_step_counter[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_step_counter[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_step_counter[2]_i_1__6\ : STD_LOGIC;
  signal \n_0_step_counter[3]_i_1__6\ : STD_LOGIC;
  signal \n_0_step_counter[4]_i_1__6\ : STD_LOGIC;
  signal \n_0_step_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_clamp_shifter : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \s_clamp_shifter__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_freq_divider : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_n_shifter : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_offset_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_counter[0]_i_1__6\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \pulse_out_clamp_i_1__6\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \pulse_out_n_i_1__6\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \pulse_out_p_i_1__6\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \s_clamp_shifter[10]_i_1__6\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \s_clamp_shifter[11]_i_1__6\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \s_clamp_shifter[12]_i_1__6\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \s_clamp_shifter[13]_i_1__6\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \s_clamp_shifter[14]_i_1__6\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \s_clamp_shifter[15]_i_1__6\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \s_clamp_shifter[16]_i_1__6\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \s_clamp_shifter[17]_i_1__6\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \s_clamp_shifter[18]_i_1__6\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \s_clamp_shifter[19]_i_1__6\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \s_clamp_shifter[1]_i_1__6\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \s_clamp_shifter[20]_i_1__6\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \s_clamp_shifter[21]_i_1__6\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \s_clamp_shifter[22]_i_1__6\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \s_clamp_shifter[23]_i_1__6\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \s_clamp_shifter[24]_i_1__6\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \s_clamp_shifter[25]_i_1__6\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \s_clamp_shifter[26]_i_1__6\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \s_clamp_shifter[27]_i_1__6\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \s_clamp_shifter[28]_i_1__6\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \s_clamp_shifter[29]_i_1__6\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \s_clamp_shifter[2]_i_1__6\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \s_clamp_shifter[30]_i_1__6\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \s_clamp_shifter[31]_i_1__6\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \s_clamp_shifter[3]_i_1__6\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \s_clamp_shifter[4]_i_1__6\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \s_clamp_shifter[5]_i_1__6\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \s_clamp_shifter[6]_i_1__6\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \s_clamp_shifter[7]_i_1__6\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \s_clamp_shifter[8]_i_1__6\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \s_clamp_shifter[9]_i_1__6\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \s_freq_divider[0]_i_1__6\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \s_freq_divider[1]_i_1__6\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \s_freq_divider[2]_i_1__6\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \s_n_shifter[10]_i_1__6\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \s_n_shifter[11]_i_1__6\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \s_n_shifter[12]_i_1__6\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \s_n_shifter[13]_i_1__6\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \s_n_shifter[14]_i_1__6\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \s_n_shifter[15]_i_1__6\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \s_n_shifter[16]_i_1__6\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \s_n_shifter[17]_i_1__6\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \s_n_shifter[18]_i_1__6\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \s_n_shifter[19]_i_1__6\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \s_n_shifter[1]_i_1__6\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \s_n_shifter[20]_i_1__6\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \s_n_shifter[21]_i_1__6\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \s_n_shifter[22]_i_1__6\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \s_n_shifter[23]_i_1__6\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \s_n_shifter[24]_i_1__6\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \s_n_shifter[25]_i_1__6\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \s_n_shifter[26]_i_1__6\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \s_n_shifter[27]_i_1__6\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \s_n_shifter[28]_i_1__6\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \s_n_shifter[29]_i_1__6\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \s_n_shifter[2]_i_1__6\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \s_n_shifter[30]_i_1__6\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \s_n_shifter[31]_i_1__6\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \s_n_shifter[4]_i_1__6\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \s_n_shifter[5]_i_1__6\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \s_n_shifter[6]_i_1__6\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \s_n_shifter[7]_i_1__6\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \s_n_shifter[8]_i_1__6\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \s_n_shifter[9]_i_1__6\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \s_offset_counter[0]_i_1__6\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \s_offset_counter[4]_i_1__6\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \s_offset_counter[6]_i_3__6\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \s_p_shifter[10]_i_1__6\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \s_p_shifter[11]_i_1__6\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \s_p_shifter[12]_i_1__6\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \s_p_shifter[13]_i_1__6\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \s_p_shifter[14]_i_1__6\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \s_p_shifter[15]_i_1__6\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \s_p_shifter[16]_i_1__6\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \s_p_shifter[17]_i_1__6\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \s_p_shifter[18]_i_1__6\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \s_p_shifter[19]_i_1__6\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \s_p_shifter[1]_i_1__6\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \s_p_shifter[20]_i_1__6\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \s_p_shifter[21]_i_1__6\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \s_p_shifter[22]_i_1__6\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \s_p_shifter[23]_i_1__6\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \s_p_shifter[24]_i_1__6\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \s_p_shifter[25]_i_1__6\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \s_p_shifter[26]_i_1__6\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \s_p_shifter[27]_i_1__6\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \s_p_shifter[28]_i_1__6\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \s_p_shifter[29]_i_1__6\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \s_p_shifter[2]_i_1__6\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \s_p_shifter[30]_i_1__6\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \s_p_shifter[31]_i_2__6\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \s_p_shifter[3]_i_1__6\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \s_p_shifter[4]_i_1__6\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \s_p_shifter[5]_i_1__6\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \s_p_shifter[6]_i_1__6\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \s_p_shifter[7]_i_1__6\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \s_p_shifter[8]_i_1__6\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \s_p_shifter[9]_i_1__6\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \state[1]_i_2__7\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \step_counter[1]_i_1__6\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \step_counter[2]_i_1__6\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \step_counter[3]_i_1__6\ : label is "soft_lutpair424";
begin
  Q(0) <= \^q\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\div_counter[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => s_freq_divider(0),
      I1 => state(0),
      I2 => div_counter(0),
      O => \n_0_div_counter[0]_i_1__6\
    );
\div_counter[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => s_freq_divider(1),
      I1 => state(0),
      I2 => div_counter(1),
      I3 => div_counter(0),
      O => \n_0_div_counter[1]_i_1__6\
    );
\div_counter[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => s_freq_divider(2),
      I1 => state(0),
      I2 => div_counter(2),
      I3 => div_counter(0),
      I4 => div_counter(1),
      O => \n_0_div_counter[2]_i_1__6\
    );
\div_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[0]_i_1__6\,
      Q => div_counter(0),
      R => \<const0>\
    );
\div_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[1]_i_1__6\,
      Q => div_counter(1),
      R => \<const0>\
    );
\div_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[2]_i_1__6\,
      Q => div_counter(2),
      R => \<const0>\
    );
\pulse_out_clamp_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_clamp_shifter(31),
      O => \n_0_pulse_out_clamp_i_1__6\
    );
pulse_out_clamp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_clamp_i_1__6\,
      Q => O2,
      R => \<const0>\
    );
pulse_out_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \^q\(0),
      Q => pulse_out_en6_in,
      R => \<const0>\
    );
\pulse_out_n_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_s_n_shifter_reg[31]\,
      O => \n_0_pulse_out_n_i_1__6\
    );
pulse_out_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_n_i_1__6\,
      Q => O3,
      R => \<const0>\
    );
\pulse_out_p_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      O => \n_0_pulse_out_p_i_1__6\
    );
pulse_out_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_p_i_1__6\,
      Q => O1,
      R => \<const0>\
    );
\s_clamp_shifter[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(9),
      I1 => \^q\(0),
      I2 => O15(9),
      O => \n_0_s_clamp_shifter[10]_i_1__6\
    );
\s_clamp_shifter[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(10),
      I1 => \^q\(0),
      I2 => O15(10),
      O => \n_0_s_clamp_shifter[11]_i_1__6\
    );
\s_clamp_shifter[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(11),
      I1 => \^q\(0),
      I2 => O15(11),
      O => \n_0_s_clamp_shifter[12]_i_1__6\
    );
\s_clamp_shifter[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(12),
      I1 => \^q\(0),
      I2 => O15(12),
      O => \n_0_s_clamp_shifter[13]_i_1__6\
    );
\s_clamp_shifter[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(13),
      I1 => \^q\(0),
      I2 => O15(13),
      O => \n_0_s_clamp_shifter[14]_i_1__6\
    );
\s_clamp_shifter[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(14),
      I1 => \^q\(0),
      I2 => O15(14),
      O => \n_0_s_clamp_shifter[15]_i_1__6\
    );
\s_clamp_shifter[16]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(15),
      I1 => \^q\(0),
      I2 => O15(15),
      O => \n_0_s_clamp_shifter[16]_i_1__6\
    );
\s_clamp_shifter[17]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(16),
      I1 => \^q\(0),
      I2 => O15(16),
      O => \n_0_s_clamp_shifter[17]_i_1__6\
    );
\s_clamp_shifter[18]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(17),
      I1 => \^q\(0),
      I2 => O15(17),
      O => \n_0_s_clamp_shifter[18]_i_1__6\
    );
\s_clamp_shifter[19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(18),
      I1 => \^q\(0),
      I2 => O15(18),
      O => \n_0_s_clamp_shifter[19]_i_1__6\
    );
\s_clamp_shifter[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(0),
      I1 => \^q\(0),
      I2 => O15(0),
      O => \n_0_s_clamp_shifter[1]_i_1__6\
    );
\s_clamp_shifter[20]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(19),
      I1 => \^q\(0),
      I2 => O15(19),
      O => \n_0_s_clamp_shifter[20]_i_1__6\
    );
\s_clamp_shifter[21]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(20),
      I1 => \^q\(0),
      I2 => O15(20),
      O => \n_0_s_clamp_shifter[21]_i_1__6\
    );
\s_clamp_shifter[22]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(21),
      I1 => \^q\(0),
      I2 => O15(21),
      O => \n_0_s_clamp_shifter[22]_i_1__6\
    );
\s_clamp_shifter[23]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(22),
      I1 => \^q\(0),
      I2 => O15(22),
      O => \n_0_s_clamp_shifter[23]_i_1__6\
    );
\s_clamp_shifter[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(23),
      I1 => \^q\(0),
      I2 => O15(23),
      O => \n_0_s_clamp_shifter[24]_i_1__6\
    );
\s_clamp_shifter[25]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(24),
      I1 => \^q\(0),
      I2 => O15(24),
      O => \n_0_s_clamp_shifter[25]_i_1__6\
    );
\s_clamp_shifter[26]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(25),
      I1 => \^q\(0),
      I2 => O15(25),
      O => \n_0_s_clamp_shifter[26]_i_1__6\
    );
\s_clamp_shifter[27]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(26),
      I1 => \^q\(0),
      I2 => O15(26),
      O => \n_0_s_clamp_shifter[27]_i_1__6\
    );
\s_clamp_shifter[28]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(27),
      I1 => \^q\(0),
      I2 => O15(27),
      O => \n_0_s_clamp_shifter[28]_i_1__6\
    );
\s_clamp_shifter[29]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(28),
      I1 => \^q\(0),
      I2 => O15(28),
      O => \n_0_s_clamp_shifter[29]_i_1__6\
    );
\s_clamp_shifter[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(1),
      I1 => \^q\(0),
      I2 => O15(1),
      O => \n_0_s_clamp_shifter[2]_i_1__6\
    );
\s_clamp_shifter[30]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(29),
      I1 => \^q\(0),
      I2 => O15(29),
      O => \n_0_s_clamp_shifter[30]_i_1__6\
    );
\s_clamp_shifter[31]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(30),
      I1 => \^q\(0),
      I2 => O15(30),
      O => \n_0_s_clamp_shifter[31]_i_1__6\
    );
\s_clamp_shifter[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(2),
      I1 => \^q\(0),
      I2 => O15(2),
      O => \n_0_s_clamp_shifter[3]_i_1__6\
    );
\s_clamp_shifter[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(3),
      I1 => \^q\(0),
      I2 => O15(3),
      O => \n_0_s_clamp_shifter[4]_i_1__6\
    );
\s_clamp_shifter[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(4),
      I1 => \^q\(0),
      I2 => O15(4),
      O => \n_0_s_clamp_shifter[5]_i_1__6\
    );
\s_clamp_shifter[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(5),
      I1 => \^q\(0),
      I2 => O15(5),
      O => \n_0_s_clamp_shifter[6]_i_1__6\
    );
\s_clamp_shifter[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(6),
      I1 => \^q\(0),
      I2 => O15(6),
      O => \n_0_s_clamp_shifter[7]_i_1__6\
    );
\s_clamp_shifter[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(7),
      I1 => \^q\(0),
      I2 => O15(7),
      O => \n_0_s_clamp_shifter[8]_i_1__6\
    );
\s_clamp_shifter[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(8),
      I1 => \^q\(0),
      I2 => O15(8),
      O => \n_0_s_clamp_shifter[9]_i_1__6\
    );
\s_clamp_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => I10(0),
      Q => \s_clamp_shifter__0\(0),
      R => \<const0>\
    );
\s_clamp_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[10]_i_1__6\,
      Q => \s_clamp_shifter__0\(10),
      R => \<const0>\
    );
\s_clamp_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[11]_i_1__6\,
      Q => \s_clamp_shifter__0\(11),
      R => \<const0>\
    );
\s_clamp_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[12]_i_1__6\,
      Q => \s_clamp_shifter__0\(12),
      R => \<const0>\
    );
\s_clamp_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[13]_i_1__6\,
      Q => \s_clamp_shifter__0\(13),
      R => \<const0>\
    );
\s_clamp_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[14]_i_1__6\,
      Q => \s_clamp_shifter__0\(14),
      R => \<const0>\
    );
\s_clamp_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[15]_i_1__6\,
      Q => \s_clamp_shifter__0\(15),
      R => \<const0>\
    );
\s_clamp_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[16]_i_1__6\,
      Q => \s_clamp_shifter__0\(16),
      R => \<const0>\
    );
\s_clamp_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[17]_i_1__6\,
      Q => \s_clamp_shifter__0\(17),
      R => \<const0>\
    );
\s_clamp_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[18]_i_1__6\,
      Q => \s_clamp_shifter__0\(18),
      R => \<const0>\
    );
\s_clamp_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[19]_i_1__6\,
      Q => \s_clamp_shifter__0\(19),
      R => \<const0>\
    );
\s_clamp_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[1]_i_1__6\,
      Q => \s_clamp_shifter__0\(1),
      R => \<const0>\
    );
\s_clamp_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[20]_i_1__6\,
      Q => \s_clamp_shifter__0\(20),
      R => \<const0>\
    );
\s_clamp_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[21]_i_1__6\,
      Q => \s_clamp_shifter__0\(21),
      R => \<const0>\
    );
\s_clamp_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[22]_i_1__6\,
      Q => \s_clamp_shifter__0\(22),
      R => \<const0>\
    );
\s_clamp_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[23]_i_1__6\,
      Q => \s_clamp_shifter__0\(23),
      R => \<const0>\
    );
\s_clamp_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[24]_i_1__6\,
      Q => \s_clamp_shifter__0\(24),
      R => \<const0>\
    );
\s_clamp_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[25]_i_1__6\,
      Q => \s_clamp_shifter__0\(25),
      R => \<const0>\
    );
\s_clamp_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[26]_i_1__6\,
      Q => \s_clamp_shifter__0\(26),
      R => \<const0>\
    );
\s_clamp_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[27]_i_1__6\,
      Q => \s_clamp_shifter__0\(27),
      R => \<const0>\
    );
\s_clamp_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[28]_i_1__6\,
      Q => \s_clamp_shifter__0\(28),
      R => \<const0>\
    );
\s_clamp_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[29]_i_1__6\,
      Q => \s_clamp_shifter__0\(29),
      R => \<const0>\
    );
\s_clamp_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[2]_i_1__6\,
      Q => \s_clamp_shifter__0\(2),
      R => \<const0>\
    );
\s_clamp_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[30]_i_1__6\,
      Q => \s_clamp_shifter__0\(30),
      R => \<const0>\
    );
\s_clamp_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[31]_i_1__6\,
      Q => s_clamp_shifter(31),
      R => \<const0>\
    );
\s_clamp_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[3]_i_1__6\,
      Q => \s_clamp_shifter__0\(3),
      R => \<const0>\
    );
\s_clamp_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[4]_i_1__6\,
      Q => \s_clamp_shifter__0\(4),
      R => \<const0>\
    );
\s_clamp_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[5]_i_1__6\,
      Q => \s_clamp_shifter__0\(5),
      R => \<const0>\
    );
\s_clamp_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[6]_i_1__6\,
      Q => \s_clamp_shifter__0\(6),
      R => \<const0>\
    );
\s_clamp_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[7]_i_1__6\,
      Q => \s_clamp_shifter__0\(7),
      R => \<const0>\
    );
\s_clamp_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[8]_i_1__6\,
      Q => \s_clamp_shifter__0\(8),
      R => \<const0>\
    );
\s_clamp_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_clamp_shifter[9]_i_1__6\,
      Q => \s_clamp_shifter__0\(9),
      R => \<const0>\
    );
\s_freq_divider[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(0),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(0),
      O => \n_0_s_freq_divider[0]_i_1__6\
    );
\s_freq_divider[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(1),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(1),
      O => \n_0_s_freq_divider[1]_i_1__6\
    );
\s_freq_divider[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(2),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(2),
      O => \n_0_s_freq_divider[2]_i_1__6\
    );
\s_freq_divider_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[0]_i_1__6\,
      Q => s_freq_divider(0),
      R => \<const0>\
    );
\s_freq_divider_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[1]_i_1__6\,
      Q => s_freq_divider(1),
      R => \<const0>\
    );
\s_freq_divider_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[2]_i_1__6\,
      Q => s_freq_divider(2),
      R => \<const0>\
    );
\s_n_shifter[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(9),
      I1 => \^q\(0),
      I2 => O17(9),
      O => \n_0_s_n_shifter[10]_i_1__6\
    );
\s_n_shifter[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(10),
      I1 => \^q\(0),
      I2 => O17(10),
      O => \n_0_s_n_shifter[11]_i_1__6\
    );
\s_n_shifter[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(11),
      I1 => \^q\(0),
      I2 => O17(11),
      O => \n_0_s_n_shifter[12]_i_1__6\
    );
\s_n_shifter[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(12),
      I1 => \^q\(0),
      I2 => O17(12),
      O => \n_0_s_n_shifter[13]_i_1__6\
    );
\s_n_shifter[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(13),
      I1 => \^q\(0),
      I2 => O17(13),
      O => \n_0_s_n_shifter[14]_i_1__6\
    );
\s_n_shifter[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(14),
      I1 => \^q\(0),
      I2 => O17(14),
      O => \n_0_s_n_shifter[15]_i_1__6\
    );
\s_n_shifter[16]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(15),
      I1 => \^q\(0),
      I2 => O17(15),
      O => \n_0_s_n_shifter[16]_i_1__6\
    );
\s_n_shifter[17]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(16),
      I1 => \^q\(0),
      I2 => O17(16),
      O => \n_0_s_n_shifter[17]_i_1__6\
    );
\s_n_shifter[18]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(17),
      I1 => \^q\(0),
      I2 => O17(17),
      O => \n_0_s_n_shifter[18]_i_1__6\
    );
\s_n_shifter[19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(18),
      I1 => \^q\(0),
      I2 => O17(18),
      O => \n_0_s_n_shifter[19]_i_1__6\
    );
\s_n_shifter[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(0),
      I1 => \^q\(0),
      I2 => O17(0),
      O => \n_0_s_n_shifter[1]_i_1__6\
    );
\s_n_shifter[20]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(19),
      I1 => \^q\(0),
      I2 => O17(19),
      O => \n_0_s_n_shifter[20]_i_1__6\
    );
\s_n_shifter[21]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(20),
      I1 => \^q\(0),
      I2 => O17(20),
      O => \n_0_s_n_shifter[21]_i_1__6\
    );
\s_n_shifter[22]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(21),
      I1 => \^q\(0),
      I2 => O17(21),
      O => \n_0_s_n_shifter[22]_i_1__6\
    );
\s_n_shifter[23]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(22),
      I1 => \^q\(0),
      I2 => O17(22),
      O => \n_0_s_n_shifter[23]_i_1__6\
    );
\s_n_shifter[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(23),
      I1 => \^q\(0),
      I2 => O17(23),
      O => \n_0_s_n_shifter[24]_i_1__6\
    );
\s_n_shifter[25]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(24),
      I1 => \^q\(0),
      I2 => O17(24),
      O => \n_0_s_n_shifter[25]_i_1__6\
    );
\s_n_shifter[26]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(25),
      I1 => \^q\(0),
      I2 => O17(25),
      O => \n_0_s_n_shifter[26]_i_1__6\
    );
\s_n_shifter[27]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(26),
      I1 => \^q\(0),
      I2 => O17(26),
      O => \n_0_s_n_shifter[27]_i_1__6\
    );
\s_n_shifter[28]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(27),
      I1 => \^q\(0),
      I2 => O17(27),
      O => \n_0_s_n_shifter[28]_i_1__6\
    );
\s_n_shifter[29]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(28),
      I1 => \^q\(0),
      I2 => O17(28),
      O => \n_0_s_n_shifter[29]_i_1__6\
    );
\s_n_shifter[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(1),
      I1 => \^q\(0),
      I2 => O17(1),
      O => \n_0_s_n_shifter[2]_i_1__6\
    );
\s_n_shifter[30]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(29),
      I1 => \^q\(0),
      I2 => O17(29),
      O => \n_0_s_n_shifter[30]_i_1__6\
    );
\s_n_shifter[31]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(30),
      I1 => \^q\(0),
      I2 => O17(30),
      O => \n_0_s_n_shifter[31]_i_1__6\
    );
\s_n_shifter[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(2),
      I1 => \^q\(0),
      I2 => O17(2),
      O => \n_0_s_n_shifter[3]_i_1__6\
    );
\s_n_shifter[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(3),
      I1 => \^q\(0),
      I2 => O17(3),
      O => \n_0_s_n_shifter[4]_i_1__6\
    );
\s_n_shifter[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(4),
      I1 => \^q\(0),
      I2 => O17(4),
      O => \n_0_s_n_shifter[5]_i_1__6\
    );
\s_n_shifter[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(5),
      I1 => \^q\(0),
      I2 => O17(5),
      O => \n_0_s_n_shifter[6]_i_1__6\
    );
\s_n_shifter[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(6),
      I1 => \^q\(0),
      I2 => O17(6),
      O => \n_0_s_n_shifter[7]_i_1__6\
    );
\s_n_shifter[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(7),
      I1 => \^q\(0),
      I2 => O17(7),
      O => \n_0_s_n_shifter[8]_i_1__6\
    );
\s_n_shifter[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(8),
      I1 => \^q\(0),
      I2 => O17(8),
      O => \n_0_s_n_shifter[9]_i_1__6\
    );
\s_n_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => I11(0),
      Q => s_n_shifter(0),
      R => \<const0>\
    );
\s_n_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[10]_i_1__6\,
      Q => s_n_shifter(10),
      R => \<const0>\
    );
\s_n_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[11]_i_1__6\,
      Q => s_n_shifter(11),
      R => \<const0>\
    );
\s_n_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[12]_i_1__6\,
      Q => s_n_shifter(12),
      R => \<const0>\
    );
\s_n_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[13]_i_1__6\,
      Q => s_n_shifter(13),
      R => \<const0>\
    );
\s_n_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[14]_i_1__6\,
      Q => s_n_shifter(14),
      R => \<const0>\
    );
\s_n_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[15]_i_1__6\,
      Q => s_n_shifter(15),
      R => \<const0>\
    );
\s_n_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[16]_i_1__6\,
      Q => s_n_shifter(16),
      R => \<const0>\
    );
\s_n_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[17]_i_1__6\,
      Q => s_n_shifter(17),
      R => \<const0>\
    );
\s_n_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[18]_i_1__6\,
      Q => s_n_shifter(18),
      R => \<const0>\
    );
\s_n_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[19]_i_1__6\,
      Q => s_n_shifter(19),
      R => \<const0>\
    );
\s_n_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[1]_i_1__6\,
      Q => s_n_shifter(1),
      R => \<const0>\
    );
\s_n_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[20]_i_1__6\,
      Q => s_n_shifter(20),
      R => \<const0>\
    );
\s_n_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[21]_i_1__6\,
      Q => s_n_shifter(21),
      R => \<const0>\
    );
\s_n_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[22]_i_1__6\,
      Q => s_n_shifter(22),
      R => \<const0>\
    );
\s_n_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[23]_i_1__6\,
      Q => s_n_shifter(23),
      R => \<const0>\
    );
\s_n_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[24]_i_1__6\,
      Q => s_n_shifter(24),
      R => \<const0>\
    );
\s_n_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[25]_i_1__6\,
      Q => s_n_shifter(25),
      R => \<const0>\
    );
\s_n_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[26]_i_1__6\,
      Q => s_n_shifter(26),
      R => \<const0>\
    );
\s_n_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[27]_i_1__6\,
      Q => s_n_shifter(27),
      R => \<const0>\
    );
\s_n_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[28]_i_1__6\,
      Q => s_n_shifter(28),
      R => \<const0>\
    );
\s_n_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[29]_i_1__6\,
      Q => s_n_shifter(29),
      R => \<const0>\
    );
\s_n_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[2]_i_1__6\,
      Q => s_n_shifter(2),
      R => \<const0>\
    );
\s_n_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[30]_i_1__6\,
      Q => s_n_shifter(30),
      R => \<const0>\
    );
\s_n_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[31]_i_1__6\,
      Q => \n_0_s_n_shifter_reg[31]\,
      R => \<const0>\
    );
\s_n_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[3]_i_1__6\,
      Q => s_n_shifter(3),
      R => \<const0>\
    );
\s_n_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[4]_i_1__6\,
      Q => s_n_shifter(4),
      R => \<const0>\
    );
\s_n_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[5]_i_1__6\,
      Q => s_n_shifter(5),
      R => \<const0>\
    );
\s_n_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[6]_i_1__6\,
      Q => s_n_shifter(6),
      R => \<const0>\
    );
\s_n_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[7]_i_1__6\,
      Q => s_n_shifter(7),
      R => \<const0>\
    );
\s_n_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[8]_i_1__6\,
      Q => s_n_shifter(8),
      R => \<const0>\
    );
\s_n_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_n_shifter[9]_i_1__6\,
      Q => s_n_shifter(9),
      R => \<const0>\
    );
\s_offset_counter[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => \^q\(0),
      I2 => state(0),
      I3 => I8,
      O => \n_0_s_offset_counter[0]_i_1__6\
    );
\s_offset_counter[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999F9990"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => s_offset_counter(1),
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I1,
      O => \n_0_s_offset_counter[1]_i_1__6\
    );
\s_offset_counter[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9FFA9A9A900"
    )
    port map (
      I0 => s_offset_counter(2),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I2,
      O => \n_0_s_offset_counter[2]_i_1__6\
    );
\s_offset_counter[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => s_offset_counter(3),
      I1 => s_offset_counter(2),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(1),
      I4 => \n_0_s_offset_counter[6]_i_3__6\,
      I5 => I3,
      O => \n_0_s_offset_counter[3]_i_1__6\
    );
\s_offset_counter[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666F6660"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => \n_0_s_offset_counter[6]_i_2__6\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I4,
      O => \n_0_s_offset_counter[4]_i_1__6\
    );
\s_offset_counter[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(5),
      I1 => s_offset_counter(4),
      I2 => \n_0_s_offset_counter[6]_i_2__6\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I5,
      O => \n_0_s_offset_counter[5]_i_1__6\
    );
\s_offset_counter[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
    port map (
      I0 => s_offset_counter(6),
      I1 => s_offset_counter(5),
      I2 => \n_0_s_offset_counter[6]_i_2__6\,
      I3 => s_offset_counter(4),
      I4 => \n_0_s_offset_counter[6]_i_3__6\,
      I5 => I6,
      O => \n_0_s_offset_counter[6]_i_1__6\
    );
\s_offset_counter[6]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_offset_counter(1),
      I1 => s_offset_counter(0),
      I2 => s_offset_counter(3),
      I3 => s_offset_counter(2),
      O => \n_0_s_offset_counter[6]_i_2__6\
    );
\s_offset_counter[6]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_offset_counter[6]_i_3__6\
    );
\s_offset_counter[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => \n_0_s_offset_counter[7]_i_2__6\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I7,
      O => \n_0_s_offset_counter[7]_i_1__6\
    );
\s_offset_counter[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(3),
      I4 => s_offset_counter(2),
      I5 => s_offset_counter(5),
      O => \n_0_s_offset_counter[7]_i_2__6\
    );
\s_offset_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[0]_i_1__6\,
      Q => s_offset_counter(0),
      R => \<const0>\
    );
\s_offset_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[1]_i_1__6\,
      Q => s_offset_counter(1),
      R => \<const0>\
    );
\s_offset_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[2]_i_1__6\,
      Q => s_offset_counter(2),
      R => \<const0>\
    );
\s_offset_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[3]_i_1__6\,
      Q => s_offset_counter(3),
      R => \<const0>\
    );
\s_offset_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[4]_i_1__6\,
      Q => s_offset_counter(4),
      R => \<const0>\
    );
\s_offset_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[5]_i_1__6\,
      Q => s_offset_counter(5),
      R => \<const0>\
    );
\s_offset_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[6]_i_1__6\,
      Q => s_offset_counter(6),
      R => \<const0>\
    );
\s_offset_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[7]_i_1__6\,
      Q => s_offset_counter(7),
      R => \<const0>\
    );
\s_p_shifter[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[9]\,
      I1 => \^q\(0),
      I2 => O13(9),
      O => \n_0_s_p_shifter[10]_i_1__6\
    );
\s_p_shifter[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[10]\,
      I1 => \^q\(0),
      I2 => O13(10),
      O => \n_0_s_p_shifter[11]_i_1__6\
    );
\s_p_shifter[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[11]\,
      I1 => \^q\(0),
      I2 => O13(11),
      O => \n_0_s_p_shifter[12]_i_1__6\
    );
\s_p_shifter[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[12]\,
      I1 => \^q\(0),
      I2 => O13(12),
      O => \n_0_s_p_shifter[13]_i_1__6\
    );
\s_p_shifter[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[13]\,
      I1 => \^q\(0),
      I2 => O13(13),
      O => \n_0_s_p_shifter[14]_i_1__6\
    );
\s_p_shifter[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[14]\,
      I1 => \^q\(0),
      I2 => O13(14),
      O => \n_0_s_p_shifter[15]_i_1__6\
    );
\s_p_shifter[16]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[15]\,
      I1 => \^q\(0),
      I2 => O13(15),
      O => \n_0_s_p_shifter[16]_i_1__6\
    );
\s_p_shifter[17]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[16]\,
      I1 => \^q\(0),
      I2 => O13(16),
      O => \n_0_s_p_shifter[17]_i_1__6\
    );
\s_p_shifter[18]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[17]\,
      I1 => \^q\(0),
      I2 => O13(17),
      O => \n_0_s_p_shifter[18]_i_1__6\
    );
\s_p_shifter[19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[18]\,
      I1 => \^q\(0),
      I2 => O13(18),
      O => \n_0_s_p_shifter[19]_i_1__6\
    );
\s_p_shifter[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[0]\,
      I1 => \^q\(0),
      I2 => O13(0),
      O => \n_0_s_p_shifter[1]_i_1__6\
    );
\s_p_shifter[20]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[19]\,
      I1 => \^q\(0),
      I2 => O13(19),
      O => \n_0_s_p_shifter[20]_i_1__6\
    );
\s_p_shifter[21]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[20]\,
      I1 => \^q\(0),
      I2 => O13(20),
      O => \n_0_s_p_shifter[21]_i_1__6\
    );
\s_p_shifter[22]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[21]\,
      I1 => \^q\(0),
      I2 => O13(21),
      O => \n_0_s_p_shifter[22]_i_1__6\
    );
\s_p_shifter[23]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[22]\,
      I1 => \^q\(0),
      I2 => O13(22),
      O => \n_0_s_p_shifter[23]_i_1__6\
    );
\s_p_shifter[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[23]\,
      I1 => \^q\(0),
      I2 => O13(23),
      O => \n_0_s_p_shifter[24]_i_1__6\
    );
\s_p_shifter[25]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[24]\,
      I1 => \^q\(0),
      I2 => O13(24),
      O => \n_0_s_p_shifter[25]_i_1__6\
    );
\s_p_shifter[26]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[25]\,
      I1 => \^q\(0),
      I2 => O13(25),
      O => \n_0_s_p_shifter[26]_i_1__6\
    );
\s_p_shifter[27]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[26]\,
      I1 => \^q\(0),
      I2 => O13(26),
      O => \n_0_s_p_shifter[27]_i_1__6\
    );
\s_p_shifter[28]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[27]\,
      I1 => \^q\(0),
      I2 => O13(27),
      O => \n_0_s_p_shifter[28]_i_1__6\
    );
\s_p_shifter[29]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[28]\,
      I1 => \^q\(0),
      I2 => O13(28),
      O => \n_0_s_p_shifter[29]_i_1__6\
    );
\s_p_shifter[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[1]\,
      I1 => \^q\(0),
      I2 => O13(1),
      O => \n_0_s_p_shifter[2]_i_1__6\
    );
\s_p_shifter[30]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[29]\,
      I1 => \^q\(0),
      I2 => O13(29),
      O => \n_0_s_p_shifter[30]_i_1__6\
    );
\s_p_shifter[31]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_p_shifter[31]_i_1__6\
    );
\s_p_shifter[31]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[30]\,
      I1 => \^q\(0),
      I2 => O13(30),
      O => \n_0_s_p_shifter[31]_i_2__6\
    );
\s_p_shifter[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[2]\,
      I1 => \^q\(0),
      I2 => O13(2),
      O => \n_0_s_p_shifter[3]_i_1__6\
    );
\s_p_shifter[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[3]\,
      I1 => \^q\(0),
      I2 => O13(3),
      O => \n_0_s_p_shifter[4]_i_1__6\
    );
\s_p_shifter[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[4]\,
      I1 => \^q\(0),
      I2 => O13(4),
      O => \n_0_s_p_shifter[5]_i_1__6\
    );
\s_p_shifter[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[5]\,
      I1 => \^q\(0),
      I2 => O13(5),
      O => \n_0_s_p_shifter[6]_i_1__6\
    );
\s_p_shifter[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[6]\,
      I1 => \^q\(0),
      I2 => O13(6),
      O => \n_0_s_p_shifter[7]_i_1__6\
    );
\s_p_shifter[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[7]\,
      I1 => \^q\(0),
      I2 => O13(7),
      O => \n_0_s_p_shifter[8]_i_1__6\
    );
\s_p_shifter[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[8]\,
      I1 => \^q\(0),
      I2 => O13(8),
      O => \n_0_s_p_shifter[9]_i_1__6\
    );
\s_p_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => D(0),
      Q => \n_0_s_p_shifter_reg[0]\,
      R => \<const0>\
    );
\s_p_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[10]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[10]\,
      R => \<const0>\
    );
\s_p_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[11]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[11]\,
      R => \<const0>\
    );
\s_p_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[12]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[12]\,
      R => \<const0>\
    );
\s_p_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[13]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[13]\,
      R => \<const0>\
    );
\s_p_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[14]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[14]\,
      R => \<const0>\
    );
\s_p_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[15]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[15]\,
      R => \<const0>\
    );
\s_p_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[16]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[16]\,
      R => \<const0>\
    );
\s_p_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[17]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[17]\,
      R => \<const0>\
    );
\s_p_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[18]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[18]\,
      R => \<const0>\
    );
\s_p_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[19]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[19]\,
      R => \<const0>\
    );
\s_p_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[1]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[1]\,
      R => \<const0>\
    );
\s_p_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[20]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[20]\,
      R => \<const0>\
    );
\s_p_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[21]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[21]\,
      R => \<const0>\
    );
\s_p_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[22]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[22]\,
      R => \<const0>\
    );
\s_p_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[23]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[23]\,
      R => \<const0>\
    );
\s_p_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[24]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[24]\,
      R => \<const0>\
    );
\s_p_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[25]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[25]\,
      R => \<const0>\
    );
\s_p_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[26]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[26]\,
      R => \<const0>\
    );
\s_p_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[27]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[27]\,
      R => \<const0>\
    );
\s_p_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[28]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[28]\,
      R => \<const0>\
    );
\s_p_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[29]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[29]\,
      R => \<const0>\
    );
\s_p_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[2]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[2]\,
      R => \<const0>\
    );
\s_p_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[30]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[30]\,
      R => \<const0>\
    );
\s_p_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[31]_i_2__6\,
      Q => p_0_in,
      R => \<const0>\
    );
\s_p_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[3]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[3]\,
      R => \<const0>\
    );
\s_p_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[4]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[4]\,
      R => \<const0>\
    );
\s_p_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[5]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[5]\,
      R => \<const0>\
    );
\s_p_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[6]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[6]\,
      R => \<const0>\
    );
\s_p_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[7]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[7]\,
      R => \<const0>\
    );
\s_p_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[8]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[8]\,
      R => \<const0>\
    );
\s_p_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__6\,
      D => \n_0_s_p_shifter[9]_i_1__6\,
      Q => \n_0_s_p_shifter_reg[9]\,
      R => \<const0>\
    );
\state[0]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => div_counter(2),
      I1 => div_counter(0),
      I2 => div_counter(1),
      I3 => \^q\(0),
      I4 => I9,
      O => \n_0_state[0]_i_2__6\
    );
\state[0]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
    port map (
      I0 => \n_0_s_offset_counter[6]_i_2__6\,
      I1 => s_offset_counter(5),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(6),
      I4 => s_offset_counter(7),
      I5 => \^q\(0),
      O => \n_0_state[0]_i_3__6\
    );
\state[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F07FF0"
    )
    port map (
      I0 => \n_0_state[1]_i_2__7\,
      I1 => \n_0_step_counter_reg[4]\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => \n_0_state[1]_i_3__6\,
      O => \n_0_state[1]_i_1__7\
    );
\state[1]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      O => \n_0_state[1]_i_2__7\
    );
\state[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(5),
      I4 => \n_0_s_offset_counter[6]_i_2__6\,
      O => \n_0_state[1]_i_3__6\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_state_reg[0]_i_1__6\,
      Q => state(0),
      R => \<const0>\
    );
\state_reg[0]_i_1__6\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_state[0]_i_2__6\,
      I1 => \n_0_state[0]_i_3__6\,
      O => \n_0_state_reg[0]_i_1__6\,
      S => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_state[1]_i_1__7\,
      Q => \^q\(0),
      R => \<const0>\
    );
\step_counter[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      O => \n_0_step_counter[0]_i_1__6\
    );
\step_counter[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_step_counter_reg[1]\,
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \^q\(0),
      O => \n_0_step_counter[1]_i_1__6\
    );
\step_counter[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \n_0_step_counter_reg[1]\,
      I3 => \n_0_step_counter_reg[2]\,
      O => \n_0_step_counter[2]_i_1__6\
    );
\step_counter[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[1]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[2]\,
      I4 => \n_0_step_counter_reg[3]\,
      O => \n_0_step_counter[3]_i_1__6\
    );
\step_counter[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      I4 => \n_0_step_counter_reg[4]\,
      I5 => \^q\(0),
      O => \n_0_step_counter[4]_i_1__6\
    );
\step_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[0]_i_1__6\,
      Q => \n_0_step_counter_reg[0]\,
      R => \<const0>\
    );
\step_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[1]_i_1__6\,
      Q => \n_0_step_counter_reg[1]\,
      R => \<const0>\
    );
\step_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[2]_i_1__6\,
      Q => \n_0_step_counter_reg[2]\,
      R => \<const0>\
    );
\step_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[3]_i_1__6\,
      Q => \n_0_step_counter_reg[3]\,
      R => \<const0>\
    );
\step_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[4]_i_1__6\,
      Q => \n_0_step_counter_reg[4]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity pulser_1ch_v2_4 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    pulser_clk_IBUF_BUFG : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O80 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pulser_1ch_v2_4 : entity is "pulser_1ch_v2";
end pulser_1ch_v2_4;

architecture STRUCTURE of pulser_1ch_v2_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal div_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_div_counter[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_div_counter[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_div_counter[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_pulse_out_clamp_i_1__0\ : STD_LOGIC;
  signal \n_0_pulse_out_n_i_1__0\ : STD_LOGIC;
  signal \n_0_pulse_out_p_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[23]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[24]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[25]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[26]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[27]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[28]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[29]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[30]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[31]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_freq_divider[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_freq_divider[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_freq_divider[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[23]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[24]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[25]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[26]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[27]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[28]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[29]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[30]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[31]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_n_shifter_reg[31]\ : STD_LOGIC;
  signal \n_0_s_offset_counter[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_offset_counter[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_offset_counter[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_offset_counter[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_offset_counter[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_offset_counter[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[23]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[24]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[25]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[26]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[27]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[28]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[29]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[30]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_2__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[0]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[10]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[11]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[12]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[13]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[14]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[15]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[16]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[17]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[18]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[19]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[1]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[20]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[21]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[22]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[23]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[24]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[25]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[26]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[27]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[28]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[29]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[2]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[30]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[3]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[4]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[5]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[6]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[7]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[8]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[9]\ : STD_LOGIC;
  signal \n_0_state[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_state[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_state[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_state[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_state[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_state_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_step_counter[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_step_counter[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_step_counter[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_step_counter[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_step_counter[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_step_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_clamp_shifter : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \s_clamp_shifter__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_freq_divider : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_n_shifter : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_offset_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_counter[0]_i_1__0\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \pulse_out_clamp_i_1__0\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \pulse_out_n_i_1__0\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \pulse_out_p_i_1__0\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \s_clamp_shifter[10]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \s_clamp_shifter[11]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \s_clamp_shifter[12]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \s_clamp_shifter[13]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \s_clamp_shifter[14]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \s_clamp_shifter[15]_i_1__0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \s_clamp_shifter[16]_i_1__0\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \s_clamp_shifter[17]_i_1__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \s_clamp_shifter[18]_i_1__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \s_clamp_shifter[19]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \s_clamp_shifter[1]_i_1__0\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \s_clamp_shifter[20]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \s_clamp_shifter[21]_i_1__0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \s_clamp_shifter[22]_i_1__0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \s_clamp_shifter[23]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \s_clamp_shifter[24]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \s_clamp_shifter[25]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \s_clamp_shifter[26]_i_1__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \s_clamp_shifter[27]_i_1__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \s_clamp_shifter[28]_i_1__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \s_clamp_shifter[29]_i_1__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \s_clamp_shifter[2]_i_1__0\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \s_clamp_shifter[30]_i_1__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \s_clamp_shifter[31]_i_1__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \s_clamp_shifter[3]_i_1__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \s_clamp_shifter[4]_i_1__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \s_clamp_shifter[5]_i_1__0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \s_clamp_shifter[6]_i_1__0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \s_clamp_shifter[7]_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \s_clamp_shifter[8]_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \s_clamp_shifter[9]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \s_freq_divider[0]_i_1__0\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \s_freq_divider[1]_i_1__0\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \s_freq_divider[2]_i_1__0\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \s_n_shifter[10]_i_1__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \s_n_shifter[11]_i_1__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \s_n_shifter[12]_i_1__0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \s_n_shifter[13]_i_1__0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \s_n_shifter[14]_i_1__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \s_n_shifter[15]_i_1__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \s_n_shifter[16]_i_1__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \s_n_shifter[17]_i_1__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \s_n_shifter[18]_i_1__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \s_n_shifter[19]_i_1__0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \s_n_shifter[1]_i_1__0\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \s_n_shifter[20]_i_1__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \s_n_shifter[21]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \s_n_shifter[22]_i_1__0\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \s_n_shifter[23]_i_1__0\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \s_n_shifter[24]_i_1__0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \s_n_shifter[25]_i_1__0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \s_n_shifter[26]_i_1__0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \s_n_shifter[27]_i_1__0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \s_n_shifter[28]_i_1__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \s_n_shifter[29]_i_1__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \s_n_shifter[2]_i_1__0\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \s_n_shifter[30]_i_1__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \s_n_shifter[31]_i_1__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \s_n_shifter[4]_i_1__0\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \s_n_shifter[5]_i_1__0\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \s_n_shifter[6]_i_1__0\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \s_n_shifter[7]_i_1__0\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \s_n_shifter[8]_i_1__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \s_n_shifter[9]_i_1__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \s_offset_counter[0]_i_1__0\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \s_offset_counter[4]_i_1__0\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \s_offset_counter[6]_i_3__0\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \s_p_shifter[10]_i_1__0\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \s_p_shifter[11]_i_1__0\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \s_p_shifter[12]_i_1__0\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \s_p_shifter[13]_i_1__0\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \s_p_shifter[14]_i_1__0\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \s_p_shifter[15]_i_1__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \s_p_shifter[16]_i_1__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \s_p_shifter[17]_i_1__0\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \s_p_shifter[18]_i_1__0\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \s_p_shifter[19]_i_1__0\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \s_p_shifter[1]_i_1__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \s_p_shifter[20]_i_1__0\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \s_p_shifter[21]_i_1__0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \s_p_shifter[22]_i_1__0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \s_p_shifter[23]_i_1__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \s_p_shifter[24]_i_1__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \s_p_shifter[25]_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \s_p_shifter[26]_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \s_p_shifter[27]_i_1__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \s_p_shifter[28]_i_1__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \s_p_shifter[29]_i_1__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \s_p_shifter[2]_i_1__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \s_p_shifter[30]_i_1__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \s_p_shifter[31]_i_2__0\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \s_p_shifter[3]_i_1__0\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \s_p_shifter[4]_i_1__0\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \s_p_shifter[5]_i_1__0\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \s_p_shifter[6]_i_1__0\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \s_p_shifter[7]_i_1__0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \s_p_shifter[8]_i_1__0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \s_p_shifter[9]_i_1__0\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \state[1]_i_2__1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \step_counter[1]_i_1__0\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \step_counter[2]_i_1__0\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \step_counter[3]_i_1__0\ : label is "soft_lutpair477";
begin
  Q(0) <= \^q\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\div_counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => s_freq_divider(0),
      I1 => state(0),
      I2 => div_counter(0),
      O => \n_0_div_counter[0]_i_1__0\
    );
\div_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => s_freq_divider(1),
      I1 => state(0),
      I2 => div_counter(1),
      I3 => div_counter(0),
      O => \n_0_div_counter[1]_i_1__0\
    );
\div_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => s_freq_divider(2),
      I1 => state(0),
      I2 => div_counter(2),
      I3 => div_counter(0),
      I4 => div_counter(1),
      O => \n_0_div_counter[2]_i_1__0\
    );
\div_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[0]_i_1__0\,
      Q => div_counter(0),
      R => \<const0>\
    );
\div_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[1]_i_1__0\,
      Q => div_counter(1),
      R => \<const0>\
    );
\div_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[2]_i_1__0\,
      Q => div_counter(2),
      R => \<const0>\
    );
\pulse_out_clamp_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_clamp_shifter(31),
      O => \n_0_pulse_out_clamp_i_1__0\
    );
pulse_out_clamp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_clamp_i_1__0\,
      Q => O3,
      R => \<const0>\
    );
pulse_out_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \^q\(0),
      Q => O1,
      R => \<const0>\
    );
\pulse_out_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_s_n_shifter_reg[31]\,
      O => \n_0_pulse_out_n_i_1__0\
    );
pulse_out_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_n_i_1__0\,
      Q => O4,
      R => \<const0>\
    );
\pulse_out_p_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      O => \n_0_pulse_out_p_i_1__0\
    );
pulse_out_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_p_i_1__0\,
      Q => O2,
      R => \<const0>\
    );
\s_clamp_shifter[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(9),
      I1 => \^q\(0),
      I2 => O15(9),
      O => \n_0_s_clamp_shifter[10]_i_1__0\
    );
\s_clamp_shifter[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(10),
      I1 => \^q\(0),
      I2 => O15(10),
      O => \n_0_s_clamp_shifter[11]_i_1__0\
    );
\s_clamp_shifter[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(11),
      I1 => \^q\(0),
      I2 => O15(11),
      O => \n_0_s_clamp_shifter[12]_i_1__0\
    );
\s_clamp_shifter[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(12),
      I1 => \^q\(0),
      I2 => O15(12),
      O => \n_0_s_clamp_shifter[13]_i_1__0\
    );
\s_clamp_shifter[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(13),
      I1 => \^q\(0),
      I2 => O15(13),
      O => \n_0_s_clamp_shifter[14]_i_1__0\
    );
\s_clamp_shifter[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(14),
      I1 => \^q\(0),
      I2 => O15(14),
      O => \n_0_s_clamp_shifter[15]_i_1__0\
    );
\s_clamp_shifter[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(15),
      I1 => \^q\(0),
      I2 => O15(15),
      O => \n_0_s_clamp_shifter[16]_i_1__0\
    );
\s_clamp_shifter[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(16),
      I1 => \^q\(0),
      I2 => O15(16),
      O => \n_0_s_clamp_shifter[17]_i_1__0\
    );
\s_clamp_shifter[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(17),
      I1 => \^q\(0),
      I2 => O15(17),
      O => \n_0_s_clamp_shifter[18]_i_1__0\
    );
\s_clamp_shifter[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(18),
      I1 => \^q\(0),
      I2 => O15(18),
      O => \n_0_s_clamp_shifter[19]_i_1__0\
    );
\s_clamp_shifter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(0),
      I1 => \^q\(0),
      I2 => O15(0),
      O => \n_0_s_clamp_shifter[1]_i_1__0\
    );
\s_clamp_shifter[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(19),
      I1 => \^q\(0),
      I2 => O15(19),
      O => \n_0_s_clamp_shifter[20]_i_1__0\
    );
\s_clamp_shifter[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(20),
      I1 => \^q\(0),
      I2 => O15(20),
      O => \n_0_s_clamp_shifter[21]_i_1__0\
    );
\s_clamp_shifter[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(21),
      I1 => \^q\(0),
      I2 => O15(21),
      O => \n_0_s_clamp_shifter[22]_i_1__0\
    );
\s_clamp_shifter[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(22),
      I1 => \^q\(0),
      I2 => O15(22),
      O => \n_0_s_clamp_shifter[23]_i_1__0\
    );
\s_clamp_shifter[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(23),
      I1 => \^q\(0),
      I2 => O15(23),
      O => \n_0_s_clamp_shifter[24]_i_1__0\
    );
\s_clamp_shifter[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(24),
      I1 => \^q\(0),
      I2 => O15(24),
      O => \n_0_s_clamp_shifter[25]_i_1__0\
    );
\s_clamp_shifter[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(25),
      I1 => \^q\(0),
      I2 => O15(25),
      O => \n_0_s_clamp_shifter[26]_i_1__0\
    );
\s_clamp_shifter[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(26),
      I1 => \^q\(0),
      I2 => O15(26),
      O => \n_0_s_clamp_shifter[27]_i_1__0\
    );
\s_clamp_shifter[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(27),
      I1 => \^q\(0),
      I2 => O15(27),
      O => \n_0_s_clamp_shifter[28]_i_1__0\
    );
\s_clamp_shifter[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(28),
      I1 => \^q\(0),
      I2 => O15(28),
      O => \n_0_s_clamp_shifter[29]_i_1__0\
    );
\s_clamp_shifter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(1),
      I1 => \^q\(0),
      I2 => O15(1),
      O => \n_0_s_clamp_shifter[2]_i_1__0\
    );
\s_clamp_shifter[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(29),
      I1 => \^q\(0),
      I2 => O15(29),
      O => \n_0_s_clamp_shifter[30]_i_1__0\
    );
\s_clamp_shifter[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(30),
      I1 => \^q\(0),
      I2 => O15(30),
      O => \n_0_s_clamp_shifter[31]_i_1__0\
    );
\s_clamp_shifter[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(2),
      I1 => \^q\(0),
      I2 => O15(2),
      O => \n_0_s_clamp_shifter[3]_i_1__0\
    );
\s_clamp_shifter[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(3),
      I1 => \^q\(0),
      I2 => O15(3),
      O => \n_0_s_clamp_shifter[4]_i_1__0\
    );
\s_clamp_shifter[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(4),
      I1 => \^q\(0),
      I2 => O15(4),
      O => \n_0_s_clamp_shifter[5]_i_1__0\
    );
\s_clamp_shifter[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(5),
      I1 => \^q\(0),
      I2 => O15(5),
      O => \n_0_s_clamp_shifter[6]_i_1__0\
    );
\s_clamp_shifter[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(6),
      I1 => \^q\(0),
      I2 => O15(6),
      O => \n_0_s_clamp_shifter[7]_i_1__0\
    );
\s_clamp_shifter[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(7),
      I1 => \^q\(0),
      I2 => O15(7),
      O => \n_0_s_clamp_shifter[8]_i_1__0\
    );
\s_clamp_shifter[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(8),
      I1 => \^q\(0),
      I2 => O15(8),
      O => \n_0_s_clamp_shifter[9]_i_1__0\
    );
\s_clamp_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => I10(0),
      Q => \s_clamp_shifter__0\(0),
      R => \<const0>\
    );
\s_clamp_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[10]_i_1__0\,
      Q => \s_clamp_shifter__0\(10),
      R => \<const0>\
    );
\s_clamp_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[11]_i_1__0\,
      Q => \s_clamp_shifter__0\(11),
      R => \<const0>\
    );
\s_clamp_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[12]_i_1__0\,
      Q => \s_clamp_shifter__0\(12),
      R => \<const0>\
    );
\s_clamp_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[13]_i_1__0\,
      Q => \s_clamp_shifter__0\(13),
      R => \<const0>\
    );
\s_clamp_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[14]_i_1__0\,
      Q => \s_clamp_shifter__0\(14),
      R => \<const0>\
    );
\s_clamp_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[15]_i_1__0\,
      Q => \s_clamp_shifter__0\(15),
      R => \<const0>\
    );
\s_clamp_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[16]_i_1__0\,
      Q => \s_clamp_shifter__0\(16),
      R => \<const0>\
    );
\s_clamp_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[17]_i_1__0\,
      Q => \s_clamp_shifter__0\(17),
      R => \<const0>\
    );
\s_clamp_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[18]_i_1__0\,
      Q => \s_clamp_shifter__0\(18),
      R => \<const0>\
    );
\s_clamp_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[19]_i_1__0\,
      Q => \s_clamp_shifter__0\(19),
      R => \<const0>\
    );
\s_clamp_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[1]_i_1__0\,
      Q => \s_clamp_shifter__0\(1),
      R => \<const0>\
    );
\s_clamp_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[20]_i_1__0\,
      Q => \s_clamp_shifter__0\(20),
      R => \<const0>\
    );
\s_clamp_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[21]_i_1__0\,
      Q => \s_clamp_shifter__0\(21),
      R => \<const0>\
    );
\s_clamp_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[22]_i_1__0\,
      Q => \s_clamp_shifter__0\(22),
      R => \<const0>\
    );
\s_clamp_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[23]_i_1__0\,
      Q => \s_clamp_shifter__0\(23),
      R => \<const0>\
    );
\s_clamp_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[24]_i_1__0\,
      Q => \s_clamp_shifter__0\(24),
      R => \<const0>\
    );
\s_clamp_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[25]_i_1__0\,
      Q => \s_clamp_shifter__0\(25),
      R => \<const0>\
    );
\s_clamp_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[26]_i_1__0\,
      Q => \s_clamp_shifter__0\(26),
      R => \<const0>\
    );
\s_clamp_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[27]_i_1__0\,
      Q => \s_clamp_shifter__0\(27),
      R => \<const0>\
    );
\s_clamp_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[28]_i_1__0\,
      Q => \s_clamp_shifter__0\(28),
      R => \<const0>\
    );
\s_clamp_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[29]_i_1__0\,
      Q => \s_clamp_shifter__0\(29),
      R => \<const0>\
    );
\s_clamp_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[2]_i_1__0\,
      Q => \s_clamp_shifter__0\(2),
      R => \<const0>\
    );
\s_clamp_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[30]_i_1__0\,
      Q => \s_clamp_shifter__0\(30),
      R => \<const0>\
    );
\s_clamp_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[31]_i_1__0\,
      Q => s_clamp_shifter(31),
      R => \<const0>\
    );
\s_clamp_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[3]_i_1__0\,
      Q => \s_clamp_shifter__0\(3),
      R => \<const0>\
    );
\s_clamp_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[4]_i_1__0\,
      Q => \s_clamp_shifter__0\(4),
      R => \<const0>\
    );
\s_clamp_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[5]_i_1__0\,
      Q => \s_clamp_shifter__0\(5),
      R => \<const0>\
    );
\s_clamp_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[6]_i_1__0\,
      Q => \s_clamp_shifter__0\(6),
      R => \<const0>\
    );
\s_clamp_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[7]_i_1__0\,
      Q => \s_clamp_shifter__0\(7),
      R => \<const0>\
    );
\s_clamp_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[8]_i_1__0\,
      Q => \s_clamp_shifter__0\(8),
      R => \<const0>\
    );
\s_clamp_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_clamp_shifter[9]_i_1__0\,
      Q => \s_clamp_shifter__0\(9),
      R => \<const0>\
    );
\s_freq_divider[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(0),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(0),
      O => \n_0_s_freq_divider[0]_i_1__0\
    );
\s_freq_divider[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(1),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(1),
      O => \n_0_s_freq_divider[1]_i_1__0\
    );
\s_freq_divider[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(2),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(2),
      O => \n_0_s_freq_divider[2]_i_1__0\
    );
\s_freq_divider_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[0]_i_1__0\,
      Q => s_freq_divider(0),
      R => \<const0>\
    );
\s_freq_divider_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[1]_i_1__0\,
      Q => s_freq_divider(1),
      R => \<const0>\
    );
\s_freq_divider_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[2]_i_1__0\,
      Q => s_freq_divider(2),
      R => \<const0>\
    );
\s_n_shifter[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(9),
      I1 => \^q\(0),
      I2 => O17(9),
      O => \n_0_s_n_shifter[10]_i_1__0\
    );
\s_n_shifter[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(10),
      I1 => \^q\(0),
      I2 => O17(10),
      O => \n_0_s_n_shifter[11]_i_1__0\
    );
\s_n_shifter[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(11),
      I1 => \^q\(0),
      I2 => O17(11),
      O => \n_0_s_n_shifter[12]_i_1__0\
    );
\s_n_shifter[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(12),
      I1 => \^q\(0),
      I2 => O17(12),
      O => \n_0_s_n_shifter[13]_i_1__0\
    );
\s_n_shifter[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(13),
      I1 => \^q\(0),
      I2 => O17(13),
      O => \n_0_s_n_shifter[14]_i_1__0\
    );
\s_n_shifter[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(14),
      I1 => \^q\(0),
      I2 => O17(14),
      O => \n_0_s_n_shifter[15]_i_1__0\
    );
\s_n_shifter[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(15),
      I1 => \^q\(0),
      I2 => O17(15),
      O => \n_0_s_n_shifter[16]_i_1__0\
    );
\s_n_shifter[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(16),
      I1 => \^q\(0),
      I2 => O17(16),
      O => \n_0_s_n_shifter[17]_i_1__0\
    );
\s_n_shifter[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(17),
      I1 => \^q\(0),
      I2 => O17(17),
      O => \n_0_s_n_shifter[18]_i_1__0\
    );
\s_n_shifter[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(18),
      I1 => \^q\(0),
      I2 => O17(18),
      O => \n_0_s_n_shifter[19]_i_1__0\
    );
\s_n_shifter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(0),
      I1 => \^q\(0),
      I2 => O17(0),
      O => \n_0_s_n_shifter[1]_i_1__0\
    );
\s_n_shifter[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(19),
      I1 => \^q\(0),
      I2 => O17(19),
      O => \n_0_s_n_shifter[20]_i_1__0\
    );
\s_n_shifter[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(20),
      I1 => \^q\(0),
      I2 => O17(20),
      O => \n_0_s_n_shifter[21]_i_1__0\
    );
\s_n_shifter[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(21),
      I1 => \^q\(0),
      I2 => O17(21),
      O => \n_0_s_n_shifter[22]_i_1__0\
    );
\s_n_shifter[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(22),
      I1 => \^q\(0),
      I2 => O17(22),
      O => \n_0_s_n_shifter[23]_i_1__0\
    );
\s_n_shifter[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(23),
      I1 => \^q\(0),
      I2 => O17(23),
      O => \n_0_s_n_shifter[24]_i_1__0\
    );
\s_n_shifter[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(24),
      I1 => \^q\(0),
      I2 => O17(24),
      O => \n_0_s_n_shifter[25]_i_1__0\
    );
\s_n_shifter[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(25),
      I1 => \^q\(0),
      I2 => O17(25),
      O => \n_0_s_n_shifter[26]_i_1__0\
    );
\s_n_shifter[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(26),
      I1 => \^q\(0),
      I2 => O17(26),
      O => \n_0_s_n_shifter[27]_i_1__0\
    );
\s_n_shifter[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(27),
      I1 => \^q\(0),
      I2 => O17(27),
      O => \n_0_s_n_shifter[28]_i_1__0\
    );
\s_n_shifter[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(28),
      I1 => \^q\(0),
      I2 => O17(28),
      O => \n_0_s_n_shifter[29]_i_1__0\
    );
\s_n_shifter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(1),
      I1 => \^q\(0),
      I2 => O17(1),
      O => \n_0_s_n_shifter[2]_i_1__0\
    );
\s_n_shifter[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(29),
      I1 => \^q\(0),
      I2 => O17(29),
      O => \n_0_s_n_shifter[30]_i_1__0\
    );
\s_n_shifter[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(30),
      I1 => \^q\(0),
      I2 => O17(30),
      O => \n_0_s_n_shifter[31]_i_1__0\
    );
\s_n_shifter[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(2),
      I1 => \^q\(0),
      I2 => O17(2),
      O => \n_0_s_n_shifter[3]_i_1__0\
    );
\s_n_shifter[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(3),
      I1 => \^q\(0),
      I2 => O17(3),
      O => \n_0_s_n_shifter[4]_i_1__0\
    );
\s_n_shifter[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(4),
      I1 => \^q\(0),
      I2 => O17(4),
      O => \n_0_s_n_shifter[5]_i_1__0\
    );
\s_n_shifter[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(5),
      I1 => \^q\(0),
      I2 => O17(5),
      O => \n_0_s_n_shifter[6]_i_1__0\
    );
\s_n_shifter[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(6),
      I1 => \^q\(0),
      I2 => O17(6),
      O => \n_0_s_n_shifter[7]_i_1__0\
    );
\s_n_shifter[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(7),
      I1 => \^q\(0),
      I2 => O17(7),
      O => \n_0_s_n_shifter[8]_i_1__0\
    );
\s_n_shifter[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(8),
      I1 => \^q\(0),
      I2 => O17(8),
      O => \n_0_s_n_shifter[9]_i_1__0\
    );
\s_n_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => I11(0),
      Q => s_n_shifter(0),
      R => \<const0>\
    );
\s_n_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[10]_i_1__0\,
      Q => s_n_shifter(10),
      R => \<const0>\
    );
\s_n_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[11]_i_1__0\,
      Q => s_n_shifter(11),
      R => \<const0>\
    );
\s_n_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[12]_i_1__0\,
      Q => s_n_shifter(12),
      R => \<const0>\
    );
\s_n_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[13]_i_1__0\,
      Q => s_n_shifter(13),
      R => \<const0>\
    );
\s_n_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[14]_i_1__0\,
      Q => s_n_shifter(14),
      R => \<const0>\
    );
\s_n_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[15]_i_1__0\,
      Q => s_n_shifter(15),
      R => \<const0>\
    );
\s_n_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[16]_i_1__0\,
      Q => s_n_shifter(16),
      R => \<const0>\
    );
\s_n_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[17]_i_1__0\,
      Q => s_n_shifter(17),
      R => \<const0>\
    );
\s_n_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[18]_i_1__0\,
      Q => s_n_shifter(18),
      R => \<const0>\
    );
\s_n_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[19]_i_1__0\,
      Q => s_n_shifter(19),
      R => \<const0>\
    );
\s_n_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[1]_i_1__0\,
      Q => s_n_shifter(1),
      R => \<const0>\
    );
\s_n_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[20]_i_1__0\,
      Q => s_n_shifter(20),
      R => \<const0>\
    );
\s_n_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[21]_i_1__0\,
      Q => s_n_shifter(21),
      R => \<const0>\
    );
\s_n_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[22]_i_1__0\,
      Q => s_n_shifter(22),
      R => \<const0>\
    );
\s_n_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[23]_i_1__0\,
      Q => s_n_shifter(23),
      R => \<const0>\
    );
\s_n_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[24]_i_1__0\,
      Q => s_n_shifter(24),
      R => \<const0>\
    );
\s_n_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[25]_i_1__0\,
      Q => s_n_shifter(25),
      R => \<const0>\
    );
\s_n_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[26]_i_1__0\,
      Q => s_n_shifter(26),
      R => \<const0>\
    );
\s_n_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[27]_i_1__0\,
      Q => s_n_shifter(27),
      R => \<const0>\
    );
\s_n_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[28]_i_1__0\,
      Q => s_n_shifter(28),
      R => \<const0>\
    );
\s_n_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[29]_i_1__0\,
      Q => s_n_shifter(29),
      R => \<const0>\
    );
\s_n_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[2]_i_1__0\,
      Q => s_n_shifter(2),
      R => \<const0>\
    );
\s_n_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[30]_i_1__0\,
      Q => s_n_shifter(30),
      R => \<const0>\
    );
\s_n_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[31]_i_1__0\,
      Q => \n_0_s_n_shifter_reg[31]\,
      R => \<const0>\
    );
\s_n_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[3]_i_1__0\,
      Q => s_n_shifter(3),
      R => \<const0>\
    );
\s_n_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[4]_i_1__0\,
      Q => s_n_shifter(4),
      R => \<const0>\
    );
\s_n_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[5]_i_1__0\,
      Q => s_n_shifter(5),
      R => \<const0>\
    );
\s_n_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[6]_i_1__0\,
      Q => s_n_shifter(6),
      R => \<const0>\
    );
\s_n_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[7]_i_1__0\,
      Q => s_n_shifter(7),
      R => \<const0>\
    );
\s_n_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[8]_i_1__0\,
      Q => s_n_shifter(8),
      R => \<const0>\
    );
\s_n_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_n_shifter[9]_i_1__0\,
      Q => s_n_shifter(9),
      R => \<const0>\
    );
\s_offset_counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => \^q\(0),
      I2 => state(0),
      I3 => I8,
      O => \n_0_s_offset_counter[0]_i_1__0\
    );
\s_offset_counter[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999F9990"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => s_offset_counter(1),
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I1,
      O => \n_0_s_offset_counter[1]_i_1__0\
    );
\s_offset_counter[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9FFA9A9A900"
    )
    port map (
      I0 => s_offset_counter(2),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I2,
      O => \n_0_s_offset_counter[2]_i_1__0\
    );
\s_offset_counter[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => s_offset_counter(3),
      I1 => s_offset_counter(2),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(1),
      I4 => \n_0_s_offset_counter[6]_i_3__0\,
      I5 => I3,
      O => \n_0_s_offset_counter[3]_i_1__0\
    );
\s_offset_counter[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666F6660"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => \n_0_s_offset_counter[6]_i_2__0\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I4,
      O => \n_0_s_offset_counter[4]_i_1__0\
    );
\s_offset_counter[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(5),
      I1 => s_offset_counter(4),
      I2 => \n_0_s_offset_counter[6]_i_2__0\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I5,
      O => \n_0_s_offset_counter[5]_i_1__0\
    );
\s_offset_counter[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
    port map (
      I0 => s_offset_counter(6),
      I1 => s_offset_counter(5),
      I2 => \n_0_s_offset_counter[6]_i_2__0\,
      I3 => s_offset_counter(4),
      I4 => \n_0_s_offset_counter[6]_i_3__0\,
      I5 => I6,
      O => \n_0_s_offset_counter[6]_i_1__0\
    );
\s_offset_counter[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_offset_counter(1),
      I1 => s_offset_counter(0),
      I2 => s_offset_counter(3),
      I3 => s_offset_counter(2),
      O => \n_0_s_offset_counter[6]_i_2__0\
    );
\s_offset_counter[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_offset_counter[6]_i_3__0\
    );
\s_offset_counter[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => \n_0_s_offset_counter[7]_i_2__0\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I7,
      O => \n_0_s_offset_counter[7]_i_1__0\
    );
\s_offset_counter[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(3),
      I4 => s_offset_counter(2),
      I5 => s_offset_counter(5),
      O => \n_0_s_offset_counter[7]_i_2__0\
    );
\s_offset_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[0]_i_1__0\,
      Q => s_offset_counter(0),
      R => \<const0>\
    );
\s_offset_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[1]_i_1__0\,
      Q => s_offset_counter(1),
      R => \<const0>\
    );
\s_offset_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[2]_i_1__0\,
      Q => s_offset_counter(2),
      R => \<const0>\
    );
\s_offset_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[3]_i_1__0\,
      Q => s_offset_counter(3),
      R => \<const0>\
    );
\s_offset_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[4]_i_1__0\,
      Q => s_offset_counter(4),
      R => \<const0>\
    );
\s_offset_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[5]_i_1__0\,
      Q => s_offset_counter(5),
      R => \<const0>\
    );
\s_offset_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[6]_i_1__0\,
      Q => s_offset_counter(6),
      R => \<const0>\
    );
\s_offset_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[7]_i_1__0\,
      Q => s_offset_counter(7),
      R => \<const0>\
    );
\s_p_shifter[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[9]\,
      I1 => \^q\(0),
      I2 => O13(9),
      O => \n_0_s_p_shifter[10]_i_1__0\
    );
\s_p_shifter[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[10]\,
      I1 => \^q\(0),
      I2 => O13(10),
      O => \n_0_s_p_shifter[11]_i_1__0\
    );
\s_p_shifter[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[11]\,
      I1 => \^q\(0),
      I2 => O13(11),
      O => \n_0_s_p_shifter[12]_i_1__0\
    );
\s_p_shifter[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[12]\,
      I1 => \^q\(0),
      I2 => O13(12),
      O => \n_0_s_p_shifter[13]_i_1__0\
    );
\s_p_shifter[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[13]\,
      I1 => \^q\(0),
      I2 => O13(13),
      O => \n_0_s_p_shifter[14]_i_1__0\
    );
\s_p_shifter[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[14]\,
      I1 => \^q\(0),
      I2 => O13(14),
      O => \n_0_s_p_shifter[15]_i_1__0\
    );
\s_p_shifter[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[15]\,
      I1 => \^q\(0),
      I2 => O13(15),
      O => \n_0_s_p_shifter[16]_i_1__0\
    );
\s_p_shifter[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[16]\,
      I1 => \^q\(0),
      I2 => O13(16),
      O => \n_0_s_p_shifter[17]_i_1__0\
    );
\s_p_shifter[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[17]\,
      I1 => \^q\(0),
      I2 => O13(17),
      O => \n_0_s_p_shifter[18]_i_1__0\
    );
\s_p_shifter[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[18]\,
      I1 => \^q\(0),
      I2 => O13(18),
      O => \n_0_s_p_shifter[19]_i_1__0\
    );
\s_p_shifter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[0]\,
      I1 => \^q\(0),
      I2 => O13(0),
      O => \n_0_s_p_shifter[1]_i_1__0\
    );
\s_p_shifter[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[19]\,
      I1 => \^q\(0),
      I2 => O13(19),
      O => \n_0_s_p_shifter[20]_i_1__0\
    );
\s_p_shifter[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[20]\,
      I1 => \^q\(0),
      I2 => O13(20),
      O => \n_0_s_p_shifter[21]_i_1__0\
    );
\s_p_shifter[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[21]\,
      I1 => \^q\(0),
      I2 => O13(21),
      O => \n_0_s_p_shifter[22]_i_1__0\
    );
\s_p_shifter[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[22]\,
      I1 => \^q\(0),
      I2 => O13(22),
      O => \n_0_s_p_shifter[23]_i_1__0\
    );
\s_p_shifter[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[23]\,
      I1 => \^q\(0),
      I2 => O13(23),
      O => \n_0_s_p_shifter[24]_i_1__0\
    );
\s_p_shifter[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[24]\,
      I1 => \^q\(0),
      I2 => O13(24),
      O => \n_0_s_p_shifter[25]_i_1__0\
    );
\s_p_shifter[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[25]\,
      I1 => \^q\(0),
      I2 => O13(25),
      O => \n_0_s_p_shifter[26]_i_1__0\
    );
\s_p_shifter[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[26]\,
      I1 => \^q\(0),
      I2 => O13(26),
      O => \n_0_s_p_shifter[27]_i_1__0\
    );
\s_p_shifter[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[27]\,
      I1 => \^q\(0),
      I2 => O13(27),
      O => \n_0_s_p_shifter[28]_i_1__0\
    );
\s_p_shifter[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[28]\,
      I1 => \^q\(0),
      I2 => O13(28),
      O => \n_0_s_p_shifter[29]_i_1__0\
    );
\s_p_shifter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[1]\,
      I1 => \^q\(0),
      I2 => O13(1),
      O => \n_0_s_p_shifter[2]_i_1__0\
    );
\s_p_shifter[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[29]\,
      I1 => \^q\(0),
      I2 => O13(29),
      O => \n_0_s_p_shifter[30]_i_1__0\
    );
\s_p_shifter[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_p_shifter[31]_i_1__0\
    );
\s_p_shifter[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[30]\,
      I1 => \^q\(0),
      I2 => O13(30),
      O => \n_0_s_p_shifter[31]_i_2__0\
    );
\s_p_shifter[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[2]\,
      I1 => \^q\(0),
      I2 => O13(2),
      O => \n_0_s_p_shifter[3]_i_1__0\
    );
\s_p_shifter[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[3]\,
      I1 => \^q\(0),
      I2 => O13(3),
      O => \n_0_s_p_shifter[4]_i_1__0\
    );
\s_p_shifter[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[4]\,
      I1 => \^q\(0),
      I2 => O13(4),
      O => \n_0_s_p_shifter[5]_i_1__0\
    );
\s_p_shifter[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[5]\,
      I1 => \^q\(0),
      I2 => O13(5),
      O => \n_0_s_p_shifter[6]_i_1__0\
    );
\s_p_shifter[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[6]\,
      I1 => \^q\(0),
      I2 => O13(6),
      O => \n_0_s_p_shifter[7]_i_1__0\
    );
\s_p_shifter[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[7]\,
      I1 => \^q\(0),
      I2 => O13(7),
      O => \n_0_s_p_shifter[8]_i_1__0\
    );
\s_p_shifter[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[8]\,
      I1 => \^q\(0),
      I2 => O13(8),
      O => \n_0_s_p_shifter[9]_i_1__0\
    );
\s_p_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => D(0),
      Q => \n_0_s_p_shifter_reg[0]\,
      R => \<const0>\
    );
\s_p_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[10]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[10]\,
      R => \<const0>\
    );
\s_p_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[11]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[11]\,
      R => \<const0>\
    );
\s_p_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[12]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[12]\,
      R => \<const0>\
    );
\s_p_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[13]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[13]\,
      R => \<const0>\
    );
\s_p_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[14]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[14]\,
      R => \<const0>\
    );
\s_p_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[15]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[15]\,
      R => \<const0>\
    );
\s_p_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[16]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[16]\,
      R => \<const0>\
    );
\s_p_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[17]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[17]\,
      R => \<const0>\
    );
\s_p_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[18]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[18]\,
      R => \<const0>\
    );
\s_p_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[19]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[19]\,
      R => \<const0>\
    );
\s_p_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[1]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[1]\,
      R => \<const0>\
    );
\s_p_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[20]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[20]\,
      R => \<const0>\
    );
\s_p_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[21]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[21]\,
      R => \<const0>\
    );
\s_p_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[22]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[22]\,
      R => \<const0>\
    );
\s_p_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[23]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[23]\,
      R => \<const0>\
    );
\s_p_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[24]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[24]\,
      R => \<const0>\
    );
\s_p_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[25]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[25]\,
      R => \<const0>\
    );
\s_p_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[26]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[26]\,
      R => \<const0>\
    );
\s_p_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[27]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[27]\,
      R => \<const0>\
    );
\s_p_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[28]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[28]\,
      R => \<const0>\
    );
\s_p_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[29]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[29]\,
      R => \<const0>\
    );
\s_p_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[2]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[2]\,
      R => \<const0>\
    );
\s_p_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[30]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[30]\,
      R => \<const0>\
    );
\s_p_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[31]_i_2__0\,
      Q => p_0_in,
      R => \<const0>\
    );
\s_p_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[3]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[3]\,
      R => \<const0>\
    );
\s_p_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[4]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[4]\,
      R => \<const0>\
    );
\s_p_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[5]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[5]\,
      R => \<const0>\
    );
\s_p_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[6]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[6]\,
      R => \<const0>\
    );
\s_p_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[7]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[7]\,
      R => \<const0>\
    );
\s_p_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[8]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[8]\,
      R => \<const0>\
    );
\s_p_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__0\,
      D => \n_0_s_p_shifter[9]_i_1__0\,
      Q => \n_0_s_p_shifter_reg[9]\,
      R => \<const0>\
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => div_counter(2),
      I1 => div_counter(0),
      I2 => div_counter(1),
      I3 => \^q\(0),
      I4 => I9,
      O => \n_0_state[0]_i_2__0\
    );
\state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
    port map (
      I0 => \n_0_s_offset_counter[6]_i_2__0\,
      I1 => s_offset_counter(5),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(6),
      I4 => s_offset_counter(7),
      I5 => \^q\(0),
      O => \n_0_state[0]_i_3__0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F07FF0"
    )
    port map (
      I0 => \n_0_state[1]_i_2__1\,
      I1 => \n_0_step_counter_reg[4]\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => \n_0_state[1]_i_3__0\,
      O => \n_0_state[1]_i_1__1\
    );
\state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      O => \n_0_state[1]_i_2__1\
    );
\state[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(5),
      I4 => \n_0_s_offset_counter[6]_i_2__0\,
      O => \n_0_state[1]_i_3__0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_state_reg[0]_i_1__0\,
      Q => state(0),
      R => \<const0>\
    );
\state_reg[0]_i_1__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_state[0]_i_2__0\,
      I1 => \n_0_state[0]_i_3__0\,
      O => \n_0_state_reg[0]_i_1__0\,
      S => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_state[1]_i_1__1\,
      Q => \^q\(0),
      R => \<const0>\
    );
\step_counter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      O => \n_0_step_counter[0]_i_1__0\
    );
\step_counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_step_counter_reg[1]\,
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \^q\(0),
      O => \n_0_step_counter[1]_i_1__0\
    );
\step_counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \n_0_step_counter_reg[1]\,
      I3 => \n_0_step_counter_reg[2]\,
      O => \n_0_step_counter[2]_i_1__0\
    );
\step_counter[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[1]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[2]\,
      I4 => \n_0_step_counter_reg[3]\,
      O => \n_0_step_counter[3]_i_1__0\
    );
\step_counter[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      I4 => \n_0_step_counter_reg[4]\,
      I5 => \^q\(0),
      O => \n_0_step_counter[4]_i_1__0\
    );
\step_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[0]_i_1__0\,
      Q => \n_0_step_counter_reg[0]\,
      R => \<const0>\
    );
\step_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[1]_i_1__0\,
      Q => \n_0_step_counter_reg[1]\,
      R => \<const0>\
    );
\step_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[2]_i_1__0\,
      Q => \n_0_step_counter_reg[2]\,
      R => \<const0>\
    );
\step_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[3]_i_1__0\,
      Q => \n_0_step_counter_reg[3]\,
      R => \<const0>\
    );
\step_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[4]_i_1__0\,
      Q => \n_0_step_counter_reg[4]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity pulser_1ch_v2_5 is
  port (
    pulse_out_en2_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    pulser_clk_IBUF_BUFG : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O80 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pulser_1ch_v2_5 : entity is "pulser_1ch_v2";
end pulser_1ch_v2_5;

architecture STRUCTURE of pulser_1ch_v2_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal div_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_div_counter[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_div_counter[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_div_counter[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_pulse_out_clamp_i_1__2\ : STD_LOGIC;
  signal \n_0_pulse_out_n_i_1__2\ : STD_LOGIC;
  signal \n_0_pulse_out_p_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[18]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[19]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[20]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[21]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[22]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[23]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[24]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[25]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[26]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[27]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[28]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[29]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[30]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[31]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_freq_divider[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_freq_divider[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_freq_divider[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[18]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[19]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[20]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[21]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[22]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[23]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[24]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[25]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[26]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[27]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[28]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[29]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[30]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[31]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_n_shifter_reg[31]\ : STD_LOGIC;
  signal \n_0_s_offset_counter[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[18]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[19]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[20]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[21]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[22]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[23]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[24]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[25]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[26]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[27]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[28]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[29]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[30]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_2__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[0]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[10]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[11]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[12]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[13]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[14]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[15]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[16]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[17]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[18]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[19]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[1]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[20]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[21]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[22]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[23]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[24]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[25]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[26]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[27]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[28]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[29]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[2]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[30]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[3]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[4]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[5]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[6]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[7]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[8]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[9]\ : STD_LOGIC;
  signal \n_0_state[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_state[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_state[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_state[1]_i_2__3\ : STD_LOGIC;
  signal \n_0_state[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_state_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_step_counter[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_step_counter[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_step_counter[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_step_counter[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_step_counter[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_step_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_clamp_shifter : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \s_clamp_shifter__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_freq_divider : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_n_shifter : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_offset_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_counter[0]_i_1__2\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \pulse_out_clamp_i_1__2\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \pulse_out_n_i_1__2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \pulse_out_p_i_1__2\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \s_clamp_shifter[10]_i_1__2\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \s_clamp_shifter[11]_i_1__2\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \s_clamp_shifter[12]_i_1__2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \s_clamp_shifter[13]_i_1__2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \s_clamp_shifter[14]_i_1__2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \s_clamp_shifter[15]_i_1__2\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \s_clamp_shifter[16]_i_1__2\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \s_clamp_shifter[17]_i_1__2\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \s_clamp_shifter[18]_i_1__2\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \s_clamp_shifter[19]_i_1__2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \s_clamp_shifter[1]_i_1__2\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \s_clamp_shifter[20]_i_1__2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \s_clamp_shifter[21]_i_1__2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \s_clamp_shifter[22]_i_1__2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \s_clamp_shifter[23]_i_1__2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \s_clamp_shifter[24]_i_1__2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \s_clamp_shifter[25]_i_1__2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \s_clamp_shifter[26]_i_1__2\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \s_clamp_shifter[27]_i_1__2\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \s_clamp_shifter[28]_i_1__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \s_clamp_shifter[29]_i_1__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \s_clamp_shifter[2]_i_1__2\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \s_clamp_shifter[30]_i_1__2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \s_clamp_shifter[31]_i_1__2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \s_clamp_shifter[3]_i_1__2\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \s_clamp_shifter[4]_i_1__2\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \s_clamp_shifter[5]_i_1__2\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \s_clamp_shifter[6]_i_1__2\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \s_clamp_shifter[7]_i_1__2\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \s_clamp_shifter[8]_i_1__2\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \s_clamp_shifter[9]_i_1__2\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \s_freq_divider[0]_i_1__2\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \s_freq_divider[1]_i_1__2\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \s_freq_divider[2]_i_1__2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \s_n_shifter[10]_i_1__2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \s_n_shifter[11]_i_1__2\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \s_n_shifter[12]_i_1__2\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \s_n_shifter[13]_i_1__2\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \s_n_shifter[14]_i_1__2\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \s_n_shifter[15]_i_1__2\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \s_n_shifter[16]_i_1__2\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \s_n_shifter[17]_i_1__2\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \s_n_shifter[18]_i_1__2\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \s_n_shifter[19]_i_1__2\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \s_n_shifter[1]_i_1__2\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \s_n_shifter[20]_i_1__2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \s_n_shifter[21]_i_1__2\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \s_n_shifter[22]_i_1__2\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \s_n_shifter[23]_i_1__2\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \s_n_shifter[24]_i_1__2\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \s_n_shifter[25]_i_1__2\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \s_n_shifter[26]_i_1__2\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \s_n_shifter[27]_i_1__2\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \s_n_shifter[28]_i_1__2\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \s_n_shifter[29]_i_1__2\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \s_n_shifter[2]_i_1__2\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \s_n_shifter[30]_i_1__2\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \s_n_shifter[31]_i_1__2\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \s_n_shifter[4]_i_1__2\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \s_n_shifter[5]_i_1__2\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \s_n_shifter[6]_i_1__2\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \s_n_shifter[7]_i_1__2\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \s_n_shifter[8]_i_1__2\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \s_n_shifter[9]_i_1__2\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \s_offset_counter[0]_i_1__2\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \s_offset_counter[4]_i_1__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \s_offset_counter[6]_i_3__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \s_p_shifter[10]_i_1__2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \s_p_shifter[11]_i_1__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \s_p_shifter[12]_i_1__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \s_p_shifter[13]_i_1__2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \s_p_shifter[14]_i_1__2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \s_p_shifter[15]_i_1__2\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \s_p_shifter[16]_i_1__2\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \s_p_shifter[17]_i_1__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \s_p_shifter[18]_i_1__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \s_p_shifter[19]_i_1__2\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \s_p_shifter[1]_i_1__2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \s_p_shifter[20]_i_1__2\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \s_p_shifter[21]_i_1__2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \s_p_shifter[22]_i_1__2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \s_p_shifter[23]_i_1__2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \s_p_shifter[24]_i_1__2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \s_p_shifter[25]_i_1__2\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \s_p_shifter[26]_i_1__2\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \s_p_shifter[27]_i_1__2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \s_p_shifter[28]_i_1__2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \s_p_shifter[29]_i_1__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \s_p_shifter[2]_i_1__2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \s_p_shifter[30]_i_1__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \s_p_shifter[31]_i_2__2\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \s_p_shifter[3]_i_1__2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \s_p_shifter[4]_i_1__2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \s_p_shifter[5]_i_1__2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \s_p_shifter[6]_i_1__2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \s_p_shifter[7]_i_1__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \s_p_shifter[8]_i_1__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \s_p_shifter[9]_i_1__2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \state[1]_i_2__3\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \step_counter[1]_i_1__2\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \step_counter[2]_i_1__2\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \step_counter[3]_i_1__2\ : label is "soft_lutpair530";
begin
  Q(0) <= \^q\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\div_counter[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => s_freq_divider(0),
      I1 => state(0),
      I2 => div_counter(0),
      O => \n_0_div_counter[0]_i_1__2\
    );
\div_counter[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => s_freq_divider(1),
      I1 => state(0),
      I2 => div_counter(1),
      I3 => div_counter(0),
      O => \n_0_div_counter[1]_i_1__2\
    );
\div_counter[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => s_freq_divider(2),
      I1 => state(0),
      I2 => div_counter(2),
      I3 => div_counter(0),
      I4 => div_counter(1),
      O => \n_0_div_counter[2]_i_1__2\
    );
\div_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[0]_i_1__2\,
      Q => div_counter(0),
      R => \<const0>\
    );
\div_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[1]_i_1__2\,
      Q => div_counter(1),
      R => \<const0>\
    );
\div_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[2]_i_1__2\,
      Q => div_counter(2),
      R => \<const0>\
    );
\pulse_out_clamp_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_clamp_shifter(31),
      O => \n_0_pulse_out_clamp_i_1__2\
    );
pulse_out_clamp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_clamp_i_1__2\,
      Q => O2,
      R => \<const0>\
    );
pulse_out_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \^q\(0),
      Q => pulse_out_en2_in,
      R => \<const0>\
    );
\pulse_out_n_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_s_n_shifter_reg[31]\,
      O => \n_0_pulse_out_n_i_1__2\
    );
pulse_out_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_n_i_1__2\,
      Q => O3,
      R => \<const0>\
    );
\pulse_out_p_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      O => \n_0_pulse_out_p_i_1__2\
    );
pulse_out_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_p_i_1__2\,
      Q => O1,
      R => \<const0>\
    );
\s_clamp_shifter[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(9),
      I1 => \^q\(0),
      I2 => O15(9),
      O => \n_0_s_clamp_shifter[10]_i_1__2\
    );
\s_clamp_shifter[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(10),
      I1 => \^q\(0),
      I2 => O15(10),
      O => \n_0_s_clamp_shifter[11]_i_1__2\
    );
\s_clamp_shifter[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(11),
      I1 => \^q\(0),
      I2 => O15(11),
      O => \n_0_s_clamp_shifter[12]_i_1__2\
    );
\s_clamp_shifter[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(12),
      I1 => \^q\(0),
      I2 => O15(12),
      O => \n_0_s_clamp_shifter[13]_i_1__2\
    );
\s_clamp_shifter[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(13),
      I1 => \^q\(0),
      I2 => O15(13),
      O => \n_0_s_clamp_shifter[14]_i_1__2\
    );
\s_clamp_shifter[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(14),
      I1 => \^q\(0),
      I2 => O15(14),
      O => \n_0_s_clamp_shifter[15]_i_1__2\
    );
\s_clamp_shifter[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(15),
      I1 => \^q\(0),
      I2 => O15(15),
      O => \n_0_s_clamp_shifter[16]_i_1__2\
    );
\s_clamp_shifter[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(16),
      I1 => \^q\(0),
      I2 => O15(16),
      O => \n_0_s_clamp_shifter[17]_i_1__2\
    );
\s_clamp_shifter[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(17),
      I1 => \^q\(0),
      I2 => O15(17),
      O => \n_0_s_clamp_shifter[18]_i_1__2\
    );
\s_clamp_shifter[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(18),
      I1 => \^q\(0),
      I2 => O15(18),
      O => \n_0_s_clamp_shifter[19]_i_1__2\
    );
\s_clamp_shifter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(0),
      I1 => \^q\(0),
      I2 => O15(0),
      O => \n_0_s_clamp_shifter[1]_i_1__2\
    );
\s_clamp_shifter[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(19),
      I1 => \^q\(0),
      I2 => O15(19),
      O => \n_0_s_clamp_shifter[20]_i_1__2\
    );
\s_clamp_shifter[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(20),
      I1 => \^q\(0),
      I2 => O15(20),
      O => \n_0_s_clamp_shifter[21]_i_1__2\
    );
\s_clamp_shifter[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(21),
      I1 => \^q\(0),
      I2 => O15(21),
      O => \n_0_s_clamp_shifter[22]_i_1__2\
    );
\s_clamp_shifter[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(22),
      I1 => \^q\(0),
      I2 => O15(22),
      O => \n_0_s_clamp_shifter[23]_i_1__2\
    );
\s_clamp_shifter[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(23),
      I1 => \^q\(0),
      I2 => O15(23),
      O => \n_0_s_clamp_shifter[24]_i_1__2\
    );
\s_clamp_shifter[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(24),
      I1 => \^q\(0),
      I2 => O15(24),
      O => \n_0_s_clamp_shifter[25]_i_1__2\
    );
\s_clamp_shifter[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(25),
      I1 => \^q\(0),
      I2 => O15(25),
      O => \n_0_s_clamp_shifter[26]_i_1__2\
    );
\s_clamp_shifter[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(26),
      I1 => \^q\(0),
      I2 => O15(26),
      O => \n_0_s_clamp_shifter[27]_i_1__2\
    );
\s_clamp_shifter[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(27),
      I1 => \^q\(0),
      I2 => O15(27),
      O => \n_0_s_clamp_shifter[28]_i_1__2\
    );
\s_clamp_shifter[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(28),
      I1 => \^q\(0),
      I2 => O15(28),
      O => \n_0_s_clamp_shifter[29]_i_1__2\
    );
\s_clamp_shifter[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(1),
      I1 => \^q\(0),
      I2 => O15(1),
      O => \n_0_s_clamp_shifter[2]_i_1__2\
    );
\s_clamp_shifter[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(29),
      I1 => \^q\(0),
      I2 => O15(29),
      O => \n_0_s_clamp_shifter[30]_i_1__2\
    );
\s_clamp_shifter[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(30),
      I1 => \^q\(0),
      I2 => O15(30),
      O => \n_0_s_clamp_shifter[31]_i_1__2\
    );
\s_clamp_shifter[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(2),
      I1 => \^q\(0),
      I2 => O15(2),
      O => \n_0_s_clamp_shifter[3]_i_1__2\
    );
\s_clamp_shifter[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(3),
      I1 => \^q\(0),
      I2 => O15(3),
      O => \n_0_s_clamp_shifter[4]_i_1__2\
    );
\s_clamp_shifter[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(4),
      I1 => \^q\(0),
      I2 => O15(4),
      O => \n_0_s_clamp_shifter[5]_i_1__2\
    );
\s_clamp_shifter[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(5),
      I1 => \^q\(0),
      I2 => O15(5),
      O => \n_0_s_clamp_shifter[6]_i_1__2\
    );
\s_clamp_shifter[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(6),
      I1 => \^q\(0),
      I2 => O15(6),
      O => \n_0_s_clamp_shifter[7]_i_1__2\
    );
\s_clamp_shifter[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(7),
      I1 => \^q\(0),
      I2 => O15(7),
      O => \n_0_s_clamp_shifter[8]_i_1__2\
    );
\s_clamp_shifter[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(8),
      I1 => \^q\(0),
      I2 => O15(8),
      O => \n_0_s_clamp_shifter[9]_i_1__2\
    );
\s_clamp_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => I10(0),
      Q => \s_clamp_shifter__0\(0),
      R => \<const0>\
    );
\s_clamp_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[10]_i_1__2\,
      Q => \s_clamp_shifter__0\(10),
      R => \<const0>\
    );
\s_clamp_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[11]_i_1__2\,
      Q => \s_clamp_shifter__0\(11),
      R => \<const0>\
    );
\s_clamp_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[12]_i_1__2\,
      Q => \s_clamp_shifter__0\(12),
      R => \<const0>\
    );
\s_clamp_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[13]_i_1__2\,
      Q => \s_clamp_shifter__0\(13),
      R => \<const0>\
    );
\s_clamp_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[14]_i_1__2\,
      Q => \s_clamp_shifter__0\(14),
      R => \<const0>\
    );
\s_clamp_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[15]_i_1__2\,
      Q => \s_clamp_shifter__0\(15),
      R => \<const0>\
    );
\s_clamp_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[16]_i_1__2\,
      Q => \s_clamp_shifter__0\(16),
      R => \<const0>\
    );
\s_clamp_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[17]_i_1__2\,
      Q => \s_clamp_shifter__0\(17),
      R => \<const0>\
    );
\s_clamp_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[18]_i_1__2\,
      Q => \s_clamp_shifter__0\(18),
      R => \<const0>\
    );
\s_clamp_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[19]_i_1__2\,
      Q => \s_clamp_shifter__0\(19),
      R => \<const0>\
    );
\s_clamp_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[1]_i_1__2\,
      Q => \s_clamp_shifter__0\(1),
      R => \<const0>\
    );
\s_clamp_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[20]_i_1__2\,
      Q => \s_clamp_shifter__0\(20),
      R => \<const0>\
    );
\s_clamp_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[21]_i_1__2\,
      Q => \s_clamp_shifter__0\(21),
      R => \<const0>\
    );
\s_clamp_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[22]_i_1__2\,
      Q => \s_clamp_shifter__0\(22),
      R => \<const0>\
    );
\s_clamp_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[23]_i_1__2\,
      Q => \s_clamp_shifter__0\(23),
      R => \<const0>\
    );
\s_clamp_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[24]_i_1__2\,
      Q => \s_clamp_shifter__0\(24),
      R => \<const0>\
    );
\s_clamp_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[25]_i_1__2\,
      Q => \s_clamp_shifter__0\(25),
      R => \<const0>\
    );
\s_clamp_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[26]_i_1__2\,
      Q => \s_clamp_shifter__0\(26),
      R => \<const0>\
    );
\s_clamp_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[27]_i_1__2\,
      Q => \s_clamp_shifter__0\(27),
      R => \<const0>\
    );
\s_clamp_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[28]_i_1__2\,
      Q => \s_clamp_shifter__0\(28),
      R => \<const0>\
    );
\s_clamp_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[29]_i_1__2\,
      Q => \s_clamp_shifter__0\(29),
      R => \<const0>\
    );
\s_clamp_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[2]_i_1__2\,
      Q => \s_clamp_shifter__0\(2),
      R => \<const0>\
    );
\s_clamp_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[30]_i_1__2\,
      Q => \s_clamp_shifter__0\(30),
      R => \<const0>\
    );
\s_clamp_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[31]_i_1__2\,
      Q => s_clamp_shifter(31),
      R => \<const0>\
    );
\s_clamp_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[3]_i_1__2\,
      Q => \s_clamp_shifter__0\(3),
      R => \<const0>\
    );
\s_clamp_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[4]_i_1__2\,
      Q => \s_clamp_shifter__0\(4),
      R => \<const0>\
    );
\s_clamp_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[5]_i_1__2\,
      Q => \s_clamp_shifter__0\(5),
      R => \<const0>\
    );
\s_clamp_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[6]_i_1__2\,
      Q => \s_clamp_shifter__0\(6),
      R => \<const0>\
    );
\s_clamp_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[7]_i_1__2\,
      Q => \s_clamp_shifter__0\(7),
      R => \<const0>\
    );
\s_clamp_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[8]_i_1__2\,
      Q => \s_clamp_shifter__0\(8),
      R => \<const0>\
    );
\s_clamp_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_clamp_shifter[9]_i_1__2\,
      Q => \s_clamp_shifter__0\(9),
      R => \<const0>\
    );
\s_freq_divider[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(0),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(0),
      O => \n_0_s_freq_divider[0]_i_1__2\
    );
\s_freq_divider[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(1),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(1),
      O => \n_0_s_freq_divider[1]_i_1__2\
    );
\s_freq_divider[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(2),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(2),
      O => \n_0_s_freq_divider[2]_i_1__2\
    );
\s_freq_divider_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[0]_i_1__2\,
      Q => s_freq_divider(0),
      R => \<const0>\
    );
\s_freq_divider_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[1]_i_1__2\,
      Q => s_freq_divider(1),
      R => \<const0>\
    );
\s_freq_divider_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[2]_i_1__2\,
      Q => s_freq_divider(2),
      R => \<const0>\
    );
\s_n_shifter[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(9),
      I1 => \^q\(0),
      I2 => O17(9),
      O => \n_0_s_n_shifter[10]_i_1__2\
    );
\s_n_shifter[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(10),
      I1 => \^q\(0),
      I2 => O17(10),
      O => \n_0_s_n_shifter[11]_i_1__2\
    );
\s_n_shifter[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(11),
      I1 => \^q\(0),
      I2 => O17(11),
      O => \n_0_s_n_shifter[12]_i_1__2\
    );
\s_n_shifter[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(12),
      I1 => \^q\(0),
      I2 => O17(12),
      O => \n_0_s_n_shifter[13]_i_1__2\
    );
\s_n_shifter[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(13),
      I1 => \^q\(0),
      I2 => O17(13),
      O => \n_0_s_n_shifter[14]_i_1__2\
    );
\s_n_shifter[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(14),
      I1 => \^q\(0),
      I2 => O17(14),
      O => \n_0_s_n_shifter[15]_i_1__2\
    );
\s_n_shifter[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(15),
      I1 => \^q\(0),
      I2 => O17(15),
      O => \n_0_s_n_shifter[16]_i_1__2\
    );
\s_n_shifter[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(16),
      I1 => \^q\(0),
      I2 => O17(16),
      O => \n_0_s_n_shifter[17]_i_1__2\
    );
\s_n_shifter[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(17),
      I1 => \^q\(0),
      I2 => O17(17),
      O => \n_0_s_n_shifter[18]_i_1__2\
    );
\s_n_shifter[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(18),
      I1 => \^q\(0),
      I2 => O17(18),
      O => \n_0_s_n_shifter[19]_i_1__2\
    );
\s_n_shifter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(0),
      I1 => \^q\(0),
      I2 => O17(0),
      O => \n_0_s_n_shifter[1]_i_1__2\
    );
\s_n_shifter[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(19),
      I1 => \^q\(0),
      I2 => O17(19),
      O => \n_0_s_n_shifter[20]_i_1__2\
    );
\s_n_shifter[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(20),
      I1 => \^q\(0),
      I2 => O17(20),
      O => \n_0_s_n_shifter[21]_i_1__2\
    );
\s_n_shifter[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(21),
      I1 => \^q\(0),
      I2 => O17(21),
      O => \n_0_s_n_shifter[22]_i_1__2\
    );
\s_n_shifter[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(22),
      I1 => \^q\(0),
      I2 => O17(22),
      O => \n_0_s_n_shifter[23]_i_1__2\
    );
\s_n_shifter[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(23),
      I1 => \^q\(0),
      I2 => O17(23),
      O => \n_0_s_n_shifter[24]_i_1__2\
    );
\s_n_shifter[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(24),
      I1 => \^q\(0),
      I2 => O17(24),
      O => \n_0_s_n_shifter[25]_i_1__2\
    );
\s_n_shifter[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(25),
      I1 => \^q\(0),
      I2 => O17(25),
      O => \n_0_s_n_shifter[26]_i_1__2\
    );
\s_n_shifter[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(26),
      I1 => \^q\(0),
      I2 => O17(26),
      O => \n_0_s_n_shifter[27]_i_1__2\
    );
\s_n_shifter[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(27),
      I1 => \^q\(0),
      I2 => O17(27),
      O => \n_0_s_n_shifter[28]_i_1__2\
    );
\s_n_shifter[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(28),
      I1 => \^q\(0),
      I2 => O17(28),
      O => \n_0_s_n_shifter[29]_i_1__2\
    );
\s_n_shifter[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(1),
      I1 => \^q\(0),
      I2 => O17(1),
      O => \n_0_s_n_shifter[2]_i_1__2\
    );
\s_n_shifter[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(29),
      I1 => \^q\(0),
      I2 => O17(29),
      O => \n_0_s_n_shifter[30]_i_1__2\
    );
\s_n_shifter[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(30),
      I1 => \^q\(0),
      I2 => O17(30),
      O => \n_0_s_n_shifter[31]_i_1__2\
    );
\s_n_shifter[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(2),
      I1 => \^q\(0),
      I2 => O17(2),
      O => \n_0_s_n_shifter[3]_i_1__2\
    );
\s_n_shifter[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(3),
      I1 => \^q\(0),
      I2 => O17(3),
      O => \n_0_s_n_shifter[4]_i_1__2\
    );
\s_n_shifter[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(4),
      I1 => \^q\(0),
      I2 => O17(4),
      O => \n_0_s_n_shifter[5]_i_1__2\
    );
\s_n_shifter[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(5),
      I1 => \^q\(0),
      I2 => O17(5),
      O => \n_0_s_n_shifter[6]_i_1__2\
    );
\s_n_shifter[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(6),
      I1 => \^q\(0),
      I2 => O17(6),
      O => \n_0_s_n_shifter[7]_i_1__2\
    );
\s_n_shifter[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(7),
      I1 => \^q\(0),
      I2 => O17(7),
      O => \n_0_s_n_shifter[8]_i_1__2\
    );
\s_n_shifter[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(8),
      I1 => \^q\(0),
      I2 => O17(8),
      O => \n_0_s_n_shifter[9]_i_1__2\
    );
\s_n_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => I11(0),
      Q => s_n_shifter(0),
      R => \<const0>\
    );
\s_n_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[10]_i_1__2\,
      Q => s_n_shifter(10),
      R => \<const0>\
    );
\s_n_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[11]_i_1__2\,
      Q => s_n_shifter(11),
      R => \<const0>\
    );
\s_n_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[12]_i_1__2\,
      Q => s_n_shifter(12),
      R => \<const0>\
    );
\s_n_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[13]_i_1__2\,
      Q => s_n_shifter(13),
      R => \<const0>\
    );
\s_n_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[14]_i_1__2\,
      Q => s_n_shifter(14),
      R => \<const0>\
    );
\s_n_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[15]_i_1__2\,
      Q => s_n_shifter(15),
      R => \<const0>\
    );
\s_n_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[16]_i_1__2\,
      Q => s_n_shifter(16),
      R => \<const0>\
    );
\s_n_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[17]_i_1__2\,
      Q => s_n_shifter(17),
      R => \<const0>\
    );
\s_n_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[18]_i_1__2\,
      Q => s_n_shifter(18),
      R => \<const0>\
    );
\s_n_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[19]_i_1__2\,
      Q => s_n_shifter(19),
      R => \<const0>\
    );
\s_n_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[1]_i_1__2\,
      Q => s_n_shifter(1),
      R => \<const0>\
    );
\s_n_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[20]_i_1__2\,
      Q => s_n_shifter(20),
      R => \<const0>\
    );
\s_n_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[21]_i_1__2\,
      Q => s_n_shifter(21),
      R => \<const0>\
    );
\s_n_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[22]_i_1__2\,
      Q => s_n_shifter(22),
      R => \<const0>\
    );
\s_n_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[23]_i_1__2\,
      Q => s_n_shifter(23),
      R => \<const0>\
    );
\s_n_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[24]_i_1__2\,
      Q => s_n_shifter(24),
      R => \<const0>\
    );
\s_n_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[25]_i_1__2\,
      Q => s_n_shifter(25),
      R => \<const0>\
    );
\s_n_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[26]_i_1__2\,
      Q => s_n_shifter(26),
      R => \<const0>\
    );
\s_n_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[27]_i_1__2\,
      Q => s_n_shifter(27),
      R => \<const0>\
    );
\s_n_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[28]_i_1__2\,
      Q => s_n_shifter(28),
      R => \<const0>\
    );
\s_n_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[29]_i_1__2\,
      Q => s_n_shifter(29),
      R => \<const0>\
    );
\s_n_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[2]_i_1__2\,
      Q => s_n_shifter(2),
      R => \<const0>\
    );
\s_n_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[30]_i_1__2\,
      Q => s_n_shifter(30),
      R => \<const0>\
    );
\s_n_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[31]_i_1__2\,
      Q => \n_0_s_n_shifter_reg[31]\,
      R => \<const0>\
    );
\s_n_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[3]_i_1__2\,
      Q => s_n_shifter(3),
      R => \<const0>\
    );
\s_n_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[4]_i_1__2\,
      Q => s_n_shifter(4),
      R => \<const0>\
    );
\s_n_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[5]_i_1__2\,
      Q => s_n_shifter(5),
      R => \<const0>\
    );
\s_n_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[6]_i_1__2\,
      Q => s_n_shifter(6),
      R => \<const0>\
    );
\s_n_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[7]_i_1__2\,
      Q => s_n_shifter(7),
      R => \<const0>\
    );
\s_n_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[8]_i_1__2\,
      Q => s_n_shifter(8),
      R => \<const0>\
    );
\s_n_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_n_shifter[9]_i_1__2\,
      Q => s_n_shifter(9),
      R => \<const0>\
    );
\s_offset_counter[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => \^q\(0),
      I2 => state(0),
      I3 => I8,
      O => \n_0_s_offset_counter[0]_i_1__2\
    );
\s_offset_counter[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999F9990"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => s_offset_counter(1),
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I1,
      O => \n_0_s_offset_counter[1]_i_1__2\
    );
\s_offset_counter[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9FFA9A9A900"
    )
    port map (
      I0 => s_offset_counter(2),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I2,
      O => \n_0_s_offset_counter[2]_i_1__2\
    );
\s_offset_counter[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => s_offset_counter(3),
      I1 => s_offset_counter(2),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(1),
      I4 => \n_0_s_offset_counter[6]_i_3__2\,
      I5 => I3,
      O => \n_0_s_offset_counter[3]_i_1__2\
    );
\s_offset_counter[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666F6660"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => \n_0_s_offset_counter[6]_i_2__2\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I4,
      O => \n_0_s_offset_counter[4]_i_1__2\
    );
\s_offset_counter[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(5),
      I1 => s_offset_counter(4),
      I2 => \n_0_s_offset_counter[6]_i_2__2\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I5,
      O => \n_0_s_offset_counter[5]_i_1__2\
    );
\s_offset_counter[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
    port map (
      I0 => s_offset_counter(6),
      I1 => s_offset_counter(5),
      I2 => \n_0_s_offset_counter[6]_i_2__2\,
      I3 => s_offset_counter(4),
      I4 => \n_0_s_offset_counter[6]_i_3__2\,
      I5 => I6,
      O => \n_0_s_offset_counter[6]_i_1__2\
    );
\s_offset_counter[6]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_offset_counter(1),
      I1 => s_offset_counter(0),
      I2 => s_offset_counter(3),
      I3 => s_offset_counter(2),
      O => \n_0_s_offset_counter[6]_i_2__2\
    );
\s_offset_counter[6]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_offset_counter[6]_i_3__2\
    );
\s_offset_counter[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => \n_0_s_offset_counter[7]_i_2__2\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I7,
      O => \n_0_s_offset_counter[7]_i_1__2\
    );
\s_offset_counter[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(3),
      I4 => s_offset_counter(2),
      I5 => s_offset_counter(5),
      O => \n_0_s_offset_counter[7]_i_2__2\
    );
\s_offset_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[0]_i_1__2\,
      Q => s_offset_counter(0),
      R => \<const0>\
    );
\s_offset_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[1]_i_1__2\,
      Q => s_offset_counter(1),
      R => \<const0>\
    );
\s_offset_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[2]_i_1__2\,
      Q => s_offset_counter(2),
      R => \<const0>\
    );
\s_offset_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[3]_i_1__2\,
      Q => s_offset_counter(3),
      R => \<const0>\
    );
\s_offset_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[4]_i_1__2\,
      Q => s_offset_counter(4),
      R => \<const0>\
    );
\s_offset_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[5]_i_1__2\,
      Q => s_offset_counter(5),
      R => \<const0>\
    );
\s_offset_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[6]_i_1__2\,
      Q => s_offset_counter(6),
      R => \<const0>\
    );
\s_offset_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[7]_i_1__2\,
      Q => s_offset_counter(7),
      R => \<const0>\
    );
\s_p_shifter[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[9]\,
      I1 => \^q\(0),
      I2 => O13(9),
      O => \n_0_s_p_shifter[10]_i_1__2\
    );
\s_p_shifter[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[10]\,
      I1 => \^q\(0),
      I2 => O13(10),
      O => \n_0_s_p_shifter[11]_i_1__2\
    );
\s_p_shifter[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[11]\,
      I1 => \^q\(0),
      I2 => O13(11),
      O => \n_0_s_p_shifter[12]_i_1__2\
    );
\s_p_shifter[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[12]\,
      I1 => \^q\(0),
      I2 => O13(12),
      O => \n_0_s_p_shifter[13]_i_1__2\
    );
\s_p_shifter[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[13]\,
      I1 => \^q\(0),
      I2 => O13(13),
      O => \n_0_s_p_shifter[14]_i_1__2\
    );
\s_p_shifter[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[14]\,
      I1 => \^q\(0),
      I2 => O13(14),
      O => \n_0_s_p_shifter[15]_i_1__2\
    );
\s_p_shifter[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[15]\,
      I1 => \^q\(0),
      I2 => O13(15),
      O => \n_0_s_p_shifter[16]_i_1__2\
    );
\s_p_shifter[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[16]\,
      I1 => \^q\(0),
      I2 => O13(16),
      O => \n_0_s_p_shifter[17]_i_1__2\
    );
\s_p_shifter[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[17]\,
      I1 => \^q\(0),
      I2 => O13(17),
      O => \n_0_s_p_shifter[18]_i_1__2\
    );
\s_p_shifter[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[18]\,
      I1 => \^q\(0),
      I2 => O13(18),
      O => \n_0_s_p_shifter[19]_i_1__2\
    );
\s_p_shifter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[0]\,
      I1 => \^q\(0),
      I2 => O13(0),
      O => \n_0_s_p_shifter[1]_i_1__2\
    );
\s_p_shifter[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[19]\,
      I1 => \^q\(0),
      I2 => O13(19),
      O => \n_0_s_p_shifter[20]_i_1__2\
    );
\s_p_shifter[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[20]\,
      I1 => \^q\(0),
      I2 => O13(20),
      O => \n_0_s_p_shifter[21]_i_1__2\
    );
\s_p_shifter[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[21]\,
      I1 => \^q\(0),
      I2 => O13(21),
      O => \n_0_s_p_shifter[22]_i_1__2\
    );
\s_p_shifter[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[22]\,
      I1 => \^q\(0),
      I2 => O13(22),
      O => \n_0_s_p_shifter[23]_i_1__2\
    );
\s_p_shifter[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[23]\,
      I1 => \^q\(0),
      I2 => O13(23),
      O => \n_0_s_p_shifter[24]_i_1__2\
    );
\s_p_shifter[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[24]\,
      I1 => \^q\(0),
      I2 => O13(24),
      O => \n_0_s_p_shifter[25]_i_1__2\
    );
\s_p_shifter[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[25]\,
      I1 => \^q\(0),
      I2 => O13(25),
      O => \n_0_s_p_shifter[26]_i_1__2\
    );
\s_p_shifter[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[26]\,
      I1 => \^q\(0),
      I2 => O13(26),
      O => \n_0_s_p_shifter[27]_i_1__2\
    );
\s_p_shifter[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[27]\,
      I1 => \^q\(0),
      I2 => O13(27),
      O => \n_0_s_p_shifter[28]_i_1__2\
    );
\s_p_shifter[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[28]\,
      I1 => \^q\(0),
      I2 => O13(28),
      O => \n_0_s_p_shifter[29]_i_1__2\
    );
\s_p_shifter[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[1]\,
      I1 => \^q\(0),
      I2 => O13(1),
      O => \n_0_s_p_shifter[2]_i_1__2\
    );
\s_p_shifter[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[29]\,
      I1 => \^q\(0),
      I2 => O13(29),
      O => \n_0_s_p_shifter[30]_i_1__2\
    );
\s_p_shifter[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_p_shifter[31]_i_1__2\
    );
\s_p_shifter[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[30]\,
      I1 => \^q\(0),
      I2 => O13(30),
      O => \n_0_s_p_shifter[31]_i_2__2\
    );
\s_p_shifter[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[2]\,
      I1 => \^q\(0),
      I2 => O13(2),
      O => \n_0_s_p_shifter[3]_i_1__2\
    );
\s_p_shifter[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[3]\,
      I1 => \^q\(0),
      I2 => O13(3),
      O => \n_0_s_p_shifter[4]_i_1__2\
    );
\s_p_shifter[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[4]\,
      I1 => \^q\(0),
      I2 => O13(4),
      O => \n_0_s_p_shifter[5]_i_1__2\
    );
\s_p_shifter[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[5]\,
      I1 => \^q\(0),
      I2 => O13(5),
      O => \n_0_s_p_shifter[6]_i_1__2\
    );
\s_p_shifter[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[6]\,
      I1 => \^q\(0),
      I2 => O13(6),
      O => \n_0_s_p_shifter[7]_i_1__2\
    );
\s_p_shifter[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[7]\,
      I1 => \^q\(0),
      I2 => O13(7),
      O => \n_0_s_p_shifter[8]_i_1__2\
    );
\s_p_shifter[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[8]\,
      I1 => \^q\(0),
      I2 => O13(8),
      O => \n_0_s_p_shifter[9]_i_1__2\
    );
\s_p_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => D(0),
      Q => \n_0_s_p_shifter_reg[0]\,
      R => \<const0>\
    );
\s_p_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[10]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[10]\,
      R => \<const0>\
    );
\s_p_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[11]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[11]\,
      R => \<const0>\
    );
\s_p_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[12]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[12]\,
      R => \<const0>\
    );
\s_p_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[13]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[13]\,
      R => \<const0>\
    );
\s_p_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[14]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[14]\,
      R => \<const0>\
    );
\s_p_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[15]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[15]\,
      R => \<const0>\
    );
\s_p_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[16]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[16]\,
      R => \<const0>\
    );
\s_p_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[17]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[17]\,
      R => \<const0>\
    );
\s_p_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[18]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[18]\,
      R => \<const0>\
    );
\s_p_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[19]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[19]\,
      R => \<const0>\
    );
\s_p_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[1]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[1]\,
      R => \<const0>\
    );
\s_p_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[20]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[20]\,
      R => \<const0>\
    );
\s_p_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[21]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[21]\,
      R => \<const0>\
    );
\s_p_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[22]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[22]\,
      R => \<const0>\
    );
\s_p_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[23]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[23]\,
      R => \<const0>\
    );
\s_p_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[24]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[24]\,
      R => \<const0>\
    );
\s_p_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[25]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[25]\,
      R => \<const0>\
    );
\s_p_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[26]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[26]\,
      R => \<const0>\
    );
\s_p_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[27]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[27]\,
      R => \<const0>\
    );
\s_p_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[28]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[28]\,
      R => \<const0>\
    );
\s_p_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[29]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[29]\,
      R => \<const0>\
    );
\s_p_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[2]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[2]\,
      R => \<const0>\
    );
\s_p_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[30]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[30]\,
      R => \<const0>\
    );
\s_p_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[31]_i_2__2\,
      Q => p_0_in,
      R => \<const0>\
    );
\s_p_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[3]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[3]\,
      R => \<const0>\
    );
\s_p_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[4]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[4]\,
      R => \<const0>\
    );
\s_p_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[5]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[5]\,
      R => \<const0>\
    );
\s_p_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[6]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[6]\,
      R => \<const0>\
    );
\s_p_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[7]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[7]\,
      R => \<const0>\
    );
\s_p_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[8]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[8]\,
      R => \<const0>\
    );
\s_p_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__2\,
      D => \n_0_s_p_shifter[9]_i_1__2\,
      Q => \n_0_s_p_shifter_reg[9]\,
      R => \<const0>\
    );
\state[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => div_counter(2),
      I1 => div_counter(0),
      I2 => div_counter(1),
      I3 => \^q\(0),
      I4 => I9,
      O => \n_0_state[0]_i_2__2\
    );
\state[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
    port map (
      I0 => \n_0_s_offset_counter[6]_i_2__2\,
      I1 => s_offset_counter(5),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(6),
      I4 => s_offset_counter(7),
      I5 => \^q\(0),
      O => \n_0_state[0]_i_3__2\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F07FF0"
    )
    port map (
      I0 => \n_0_state[1]_i_2__3\,
      I1 => \n_0_step_counter_reg[4]\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => \n_0_state[1]_i_3__2\,
      O => \n_0_state[1]_i_1__3\
    );
\state[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      O => \n_0_state[1]_i_2__3\
    );
\state[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(5),
      I4 => \n_0_s_offset_counter[6]_i_2__2\,
      O => \n_0_state[1]_i_3__2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_state_reg[0]_i_1__2\,
      Q => state(0),
      R => \<const0>\
    );
\state_reg[0]_i_1__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_state[0]_i_2__2\,
      I1 => \n_0_state[0]_i_3__2\,
      O => \n_0_state_reg[0]_i_1__2\,
      S => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_state[1]_i_1__3\,
      Q => \^q\(0),
      R => \<const0>\
    );
\step_counter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      O => \n_0_step_counter[0]_i_1__2\
    );
\step_counter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_step_counter_reg[1]\,
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \^q\(0),
      O => \n_0_step_counter[1]_i_1__2\
    );
\step_counter[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \n_0_step_counter_reg[1]\,
      I3 => \n_0_step_counter_reg[2]\,
      O => \n_0_step_counter[2]_i_1__2\
    );
\step_counter[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[1]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[2]\,
      I4 => \n_0_step_counter_reg[3]\,
      O => \n_0_step_counter[3]_i_1__2\
    );
\step_counter[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      I4 => \n_0_step_counter_reg[4]\,
      I5 => \^q\(0),
      O => \n_0_step_counter[4]_i_1__2\
    );
\step_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[0]_i_1__2\,
      Q => \n_0_step_counter_reg[0]\,
      R => \<const0>\
    );
\step_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[1]_i_1__2\,
      Q => \n_0_step_counter_reg[1]\,
      R => \<const0>\
    );
\step_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[2]_i_1__2\,
      Q => \n_0_step_counter_reg[2]\,
      R => \<const0>\
    );
\step_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[3]_i_1__2\,
      Q => \n_0_step_counter_reg[3]\,
      R => \<const0>\
    );
\step_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[4]_i_1__2\,
      Q => \n_0_step_counter_reg[4]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity pulser_1ch_v2_6 is
  port (
    pulse_out_en3_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    pulser_clk_IBUF_BUFG : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O80 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pulser_1ch_v2_6 : entity is "pulser_1ch_v2";
end pulser_1ch_v2_6;

architecture STRUCTURE of pulser_1ch_v2_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal div_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_div_counter[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_div_counter[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_div_counter[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_pulse_out_clamp_i_1__3\ : STD_LOGIC;
  signal \n_0_pulse_out_n_i_1__3\ : STD_LOGIC;
  signal \n_0_pulse_out_p_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[10]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[11]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[12]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[13]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[14]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[15]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[16]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[17]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[18]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[19]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[20]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[21]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[22]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[23]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[24]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[25]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[26]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[27]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[28]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[29]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[30]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[31]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[5]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[6]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[7]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[8]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_clamp_shifter[9]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_freq_divider[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_freq_divider[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_freq_divider[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[10]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[11]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[12]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[13]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[14]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[15]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[16]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[17]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[18]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[19]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[20]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[21]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[22]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[23]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[24]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[25]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[26]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[27]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[28]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[29]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[30]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[31]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[5]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[6]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[7]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[8]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter[9]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_n_shifter_reg[31]\ : STD_LOGIC;
  signal \n_0_s_offset_counter[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[5]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_2__3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[6]_i_3__3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_offset_counter[7]_i_2__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[10]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[11]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[12]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[13]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[14]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[15]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[16]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[17]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[18]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[19]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[20]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[21]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[22]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[23]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[24]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[25]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[26]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[27]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[28]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[29]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[30]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[31]_i_2__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[5]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[6]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[7]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[8]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter[9]_i_1__3\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[0]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[10]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[11]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[12]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[13]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[14]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[15]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[16]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[17]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[18]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[19]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[1]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[20]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[21]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[22]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[23]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[24]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[25]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[26]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[27]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[28]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[29]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[2]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[30]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[3]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[4]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[5]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[6]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[7]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[8]\ : STD_LOGIC;
  signal \n_0_s_p_shifter_reg[9]\ : STD_LOGIC;
  signal \n_0_state[0]_i_2__3\ : STD_LOGIC;
  signal \n_0_state[0]_i_3__3\ : STD_LOGIC;
  signal \n_0_state[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_state[1]_i_2__4\ : STD_LOGIC;
  signal \n_0_state[1]_i_3__3\ : STD_LOGIC;
  signal \n_0_state_reg[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_step_counter[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_step_counter[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_step_counter[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_step_counter[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_step_counter[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_step_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_step_counter_reg[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_clamp_shifter : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \s_clamp_shifter__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_freq_divider : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_n_shifter : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_offset_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_counter[0]_i_1__3\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \pulse_out_clamp_i_1__3\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \pulse_out_n_i_1__3\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \pulse_out_p_i_1__3\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \s_clamp_shifter[10]_i_1__3\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \s_clamp_shifter[11]_i_1__3\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \s_clamp_shifter[12]_i_1__3\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \s_clamp_shifter[13]_i_1__3\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \s_clamp_shifter[14]_i_1__3\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \s_clamp_shifter[15]_i_1__3\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \s_clamp_shifter[16]_i_1__3\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \s_clamp_shifter[17]_i_1__3\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \s_clamp_shifter[18]_i_1__3\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \s_clamp_shifter[19]_i_1__3\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \s_clamp_shifter[1]_i_1__3\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \s_clamp_shifter[20]_i_1__3\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \s_clamp_shifter[21]_i_1__3\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \s_clamp_shifter[22]_i_1__3\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \s_clamp_shifter[23]_i_1__3\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \s_clamp_shifter[24]_i_1__3\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \s_clamp_shifter[25]_i_1__3\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \s_clamp_shifter[26]_i_1__3\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \s_clamp_shifter[27]_i_1__3\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \s_clamp_shifter[28]_i_1__3\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \s_clamp_shifter[29]_i_1__3\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \s_clamp_shifter[2]_i_1__3\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \s_clamp_shifter[30]_i_1__3\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \s_clamp_shifter[31]_i_1__3\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \s_clamp_shifter[3]_i_1__3\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \s_clamp_shifter[4]_i_1__3\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \s_clamp_shifter[5]_i_1__3\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \s_clamp_shifter[6]_i_1__3\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \s_clamp_shifter[7]_i_1__3\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \s_clamp_shifter[8]_i_1__3\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \s_clamp_shifter[9]_i_1__3\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \s_freq_divider[0]_i_1__3\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \s_freq_divider[1]_i_1__3\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \s_freq_divider[2]_i_1__3\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \s_n_shifter[10]_i_1__3\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \s_n_shifter[11]_i_1__3\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \s_n_shifter[12]_i_1__3\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \s_n_shifter[13]_i_1__3\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \s_n_shifter[14]_i_1__3\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \s_n_shifter[15]_i_1__3\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \s_n_shifter[16]_i_1__3\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \s_n_shifter[17]_i_1__3\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \s_n_shifter[18]_i_1__3\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \s_n_shifter[19]_i_1__3\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \s_n_shifter[1]_i_1__3\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \s_n_shifter[20]_i_1__3\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \s_n_shifter[21]_i_1__3\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \s_n_shifter[22]_i_1__3\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \s_n_shifter[23]_i_1__3\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \s_n_shifter[24]_i_1__3\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \s_n_shifter[25]_i_1__3\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \s_n_shifter[26]_i_1__3\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \s_n_shifter[27]_i_1__3\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \s_n_shifter[28]_i_1__3\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \s_n_shifter[29]_i_1__3\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \s_n_shifter[2]_i_1__3\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \s_n_shifter[30]_i_1__3\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \s_n_shifter[31]_i_1__3\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \s_n_shifter[4]_i_1__3\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \s_n_shifter[5]_i_1__3\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \s_n_shifter[6]_i_1__3\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \s_n_shifter[7]_i_1__3\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \s_n_shifter[8]_i_1__3\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \s_n_shifter[9]_i_1__3\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \s_offset_counter[0]_i_1__3\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \s_offset_counter[4]_i_1__3\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \s_offset_counter[6]_i_3__3\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \s_p_shifter[10]_i_1__3\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \s_p_shifter[11]_i_1__3\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \s_p_shifter[12]_i_1__3\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \s_p_shifter[13]_i_1__3\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \s_p_shifter[14]_i_1__3\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \s_p_shifter[15]_i_1__3\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \s_p_shifter[16]_i_1__3\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \s_p_shifter[17]_i_1__3\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \s_p_shifter[18]_i_1__3\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \s_p_shifter[19]_i_1__3\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \s_p_shifter[1]_i_1__3\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \s_p_shifter[20]_i_1__3\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \s_p_shifter[21]_i_1__3\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \s_p_shifter[22]_i_1__3\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \s_p_shifter[23]_i_1__3\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \s_p_shifter[24]_i_1__3\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \s_p_shifter[25]_i_1__3\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \s_p_shifter[26]_i_1__3\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \s_p_shifter[27]_i_1__3\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \s_p_shifter[28]_i_1__3\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \s_p_shifter[29]_i_1__3\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \s_p_shifter[2]_i_1__3\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \s_p_shifter[30]_i_1__3\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \s_p_shifter[31]_i_2__3\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \s_p_shifter[3]_i_1__3\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \s_p_shifter[4]_i_1__3\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \s_p_shifter[5]_i_1__3\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \s_p_shifter[6]_i_1__3\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \s_p_shifter[7]_i_1__3\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \s_p_shifter[8]_i_1__3\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \s_p_shifter[9]_i_1__3\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \state[1]_i_2__4\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \step_counter[1]_i_1__3\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \step_counter[2]_i_1__3\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \step_counter[3]_i_1__3\ : label is "soft_lutpair636";
begin
  Q(0) <= \^q\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\div_counter[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => s_freq_divider(0),
      I1 => state(0),
      I2 => div_counter(0),
      O => \n_0_div_counter[0]_i_1__3\
    );
\div_counter[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => s_freq_divider(1),
      I1 => state(0),
      I2 => div_counter(1),
      I3 => div_counter(0),
      O => \n_0_div_counter[1]_i_1__3\
    );
\div_counter[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => s_freq_divider(2),
      I1 => state(0),
      I2 => div_counter(2),
      I3 => div_counter(0),
      I4 => div_counter(1),
      O => \n_0_div_counter[2]_i_1__3\
    );
\div_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[0]_i_1__3\,
      Q => div_counter(0),
      R => \<const0>\
    );
\div_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[1]_i_1__3\,
      Q => div_counter(1),
      R => \<const0>\
    );
\div_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_div_counter[2]_i_1__3\,
      Q => div_counter(2),
      R => \<const0>\
    );
\pulse_out_clamp_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_clamp_shifter(31),
      O => \n_0_pulse_out_clamp_i_1__3\
    );
pulse_out_clamp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_clamp_i_1__3\,
      Q => O2,
      R => \<const0>\
    );
pulse_out_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \^q\(0),
      Q => pulse_out_en3_in,
      R => \<const0>\
    );
\pulse_out_n_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_s_n_shifter_reg[31]\,
      O => \n_0_pulse_out_n_i_1__3\
    );
pulse_out_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_n_i_1__3\,
      Q => O3,
      R => \<const0>\
    );
\pulse_out_p_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      O => \n_0_pulse_out_p_i_1__3\
    );
pulse_out_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_pulse_out_p_i_1__3\,
      Q => O1,
      R => \<const0>\
    );
\s_clamp_shifter[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(9),
      I1 => \^q\(0),
      I2 => O15(9),
      O => \n_0_s_clamp_shifter[10]_i_1__3\
    );
\s_clamp_shifter[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(10),
      I1 => \^q\(0),
      I2 => O15(10),
      O => \n_0_s_clamp_shifter[11]_i_1__3\
    );
\s_clamp_shifter[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(11),
      I1 => \^q\(0),
      I2 => O15(11),
      O => \n_0_s_clamp_shifter[12]_i_1__3\
    );
\s_clamp_shifter[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(12),
      I1 => \^q\(0),
      I2 => O15(12),
      O => \n_0_s_clamp_shifter[13]_i_1__3\
    );
\s_clamp_shifter[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(13),
      I1 => \^q\(0),
      I2 => O15(13),
      O => \n_0_s_clamp_shifter[14]_i_1__3\
    );
\s_clamp_shifter[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(14),
      I1 => \^q\(0),
      I2 => O15(14),
      O => \n_0_s_clamp_shifter[15]_i_1__3\
    );
\s_clamp_shifter[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(15),
      I1 => \^q\(0),
      I2 => O15(15),
      O => \n_0_s_clamp_shifter[16]_i_1__3\
    );
\s_clamp_shifter[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(16),
      I1 => \^q\(0),
      I2 => O15(16),
      O => \n_0_s_clamp_shifter[17]_i_1__3\
    );
\s_clamp_shifter[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(17),
      I1 => \^q\(0),
      I2 => O15(17),
      O => \n_0_s_clamp_shifter[18]_i_1__3\
    );
\s_clamp_shifter[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(18),
      I1 => \^q\(0),
      I2 => O15(18),
      O => \n_0_s_clamp_shifter[19]_i_1__3\
    );
\s_clamp_shifter[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(0),
      I1 => \^q\(0),
      I2 => O15(0),
      O => \n_0_s_clamp_shifter[1]_i_1__3\
    );
\s_clamp_shifter[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(19),
      I1 => \^q\(0),
      I2 => O15(19),
      O => \n_0_s_clamp_shifter[20]_i_1__3\
    );
\s_clamp_shifter[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(20),
      I1 => \^q\(0),
      I2 => O15(20),
      O => \n_0_s_clamp_shifter[21]_i_1__3\
    );
\s_clamp_shifter[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(21),
      I1 => \^q\(0),
      I2 => O15(21),
      O => \n_0_s_clamp_shifter[22]_i_1__3\
    );
\s_clamp_shifter[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(22),
      I1 => \^q\(0),
      I2 => O15(22),
      O => \n_0_s_clamp_shifter[23]_i_1__3\
    );
\s_clamp_shifter[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(23),
      I1 => \^q\(0),
      I2 => O15(23),
      O => \n_0_s_clamp_shifter[24]_i_1__3\
    );
\s_clamp_shifter[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(24),
      I1 => \^q\(0),
      I2 => O15(24),
      O => \n_0_s_clamp_shifter[25]_i_1__3\
    );
\s_clamp_shifter[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(25),
      I1 => \^q\(0),
      I2 => O15(25),
      O => \n_0_s_clamp_shifter[26]_i_1__3\
    );
\s_clamp_shifter[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(26),
      I1 => \^q\(0),
      I2 => O15(26),
      O => \n_0_s_clamp_shifter[27]_i_1__3\
    );
\s_clamp_shifter[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(27),
      I1 => \^q\(0),
      I2 => O15(27),
      O => \n_0_s_clamp_shifter[28]_i_1__3\
    );
\s_clamp_shifter[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(28),
      I1 => \^q\(0),
      I2 => O15(28),
      O => \n_0_s_clamp_shifter[29]_i_1__3\
    );
\s_clamp_shifter[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(1),
      I1 => \^q\(0),
      I2 => O15(1),
      O => \n_0_s_clamp_shifter[2]_i_1__3\
    );
\s_clamp_shifter[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(29),
      I1 => \^q\(0),
      I2 => O15(29),
      O => \n_0_s_clamp_shifter[30]_i_1__3\
    );
\s_clamp_shifter[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(30),
      I1 => \^q\(0),
      I2 => O15(30),
      O => \n_0_s_clamp_shifter[31]_i_1__3\
    );
\s_clamp_shifter[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(2),
      I1 => \^q\(0),
      I2 => O15(2),
      O => \n_0_s_clamp_shifter[3]_i_1__3\
    );
\s_clamp_shifter[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(3),
      I1 => \^q\(0),
      I2 => O15(3),
      O => \n_0_s_clamp_shifter[4]_i_1__3\
    );
\s_clamp_shifter[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(4),
      I1 => \^q\(0),
      I2 => O15(4),
      O => \n_0_s_clamp_shifter[5]_i_1__3\
    );
\s_clamp_shifter[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(5),
      I1 => \^q\(0),
      I2 => O15(5),
      O => \n_0_s_clamp_shifter[6]_i_1__3\
    );
\s_clamp_shifter[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(6),
      I1 => \^q\(0),
      I2 => O15(6),
      O => \n_0_s_clamp_shifter[7]_i_1__3\
    );
\s_clamp_shifter[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(7),
      I1 => \^q\(0),
      I2 => O15(7),
      O => \n_0_s_clamp_shifter[8]_i_1__3\
    );
\s_clamp_shifter[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \s_clamp_shifter__0\(8),
      I1 => \^q\(0),
      I2 => O15(8),
      O => \n_0_s_clamp_shifter[9]_i_1__3\
    );
\s_clamp_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => I10(0),
      Q => \s_clamp_shifter__0\(0),
      R => \<const0>\
    );
\s_clamp_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[10]_i_1__3\,
      Q => \s_clamp_shifter__0\(10),
      R => \<const0>\
    );
\s_clamp_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[11]_i_1__3\,
      Q => \s_clamp_shifter__0\(11),
      R => \<const0>\
    );
\s_clamp_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[12]_i_1__3\,
      Q => \s_clamp_shifter__0\(12),
      R => \<const0>\
    );
\s_clamp_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[13]_i_1__3\,
      Q => \s_clamp_shifter__0\(13),
      R => \<const0>\
    );
\s_clamp_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[14]_i_1__3\,
      Q => \s_clamp_shifter__0\(14),
      R => \<const0>\
    );
\s_clamp_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[15]_i_1__3\,
      Q => \s_clamp_shifter__0\(15),
      R => \<const0>\
    );
\s_clamp_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[16]_i_1__3\,
      Q => \s_clamp_shifter__0\(16),
      R => \<const0>\
    );
\s_clamp_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[17]_i_1__3\,
      Q => \s_clamp_shifter__0\(17),
      R => \<const0>\
    );
\s_clamp_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[18]_i_1__3\,
      Q => \s_clamp_shifter__0\(18),
      R => \<const0>\
    );
\s_clamp_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[19]_i_1__3\,
      Q => \s_clamp_shifter__0\(19),
      R => \<const0>\
    );
\s_clamp_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[1]_i_1__3\,
      Q => \s_clamp_shifter__0\(1),
      R => \<const0>\
    );
\s_clamp_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[20]_i_1__3\,
      Q => \s_clamp_shifter__0\(20),
      R => \<const0>\
    );
\s_clamp_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[21]_i_1__3\,
      Q => \s_clamp_shifter__0\(21),
      R => \<const0>\
    );
\s_clamp_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[22]_i_1__3\,
      Q => \s_clamp_shifter__0\(22),
      R => \<const0>\
    );
\s_clamp_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[23]_i_1__3\,
      Q => \s_clamp_shifter__0\(23),
      R => \<const0>\
    );
\s_clamp_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[24]_i_1__3\,
      Q => \s_clamp_shifter__0\(24),
      R => \<const0>\
    );
\s_clamp_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[25]_i_1__3\,
      Q => \s_clamp_shifter__0\(25),
      R => \<const0>\
    );
\s_clamp_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[26]_i_1__3\,
      Q => \s_clamp_shifter__0\(26),
      R => \<const0>\
    );
\s_clamp_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[27]_i_1__3\,
      Q => \s_clamp_shifter__0\(27),
      R => \<const0>\
    );
\s_clamp_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[28]_i_1__3\,
      Q => \s_clamp_shifter__0\(28),
      R => \<const0>\
    );
\s_clamp_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[29]_i_1__3\,
      Q => \s_clamp_shifter__0\(29),
      R => \<const0>\
    );
\s_clamp_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[2]_i_1__3\,
      Q => \s_clamp_shifter__0\(2),
      R => \<const0>\
    );
\s_clamp_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[30]_i_1__3\,
      Q => \s_clamp_shifter__0\(30),
      R => \<const0>\
    );
\s_clamp_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[31]_i_1__3\,
      Q => s_clamp_shifter(31),
      R => \<const0>\
    );
\s_clamp_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[3]_i_1__3\,
      Q => \s_clamp_shifter__0\(3),
      R => \<const0>\
    );
\s_clamp_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[4]_i_1__3\,
      Q => \s_clamp_shifter__0\(4),
      R => \<const0>\
    );
\s_clamp_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[5]_i_1__3\,
      Q => \s_clamp_shifter__0\(5),
      R => \<const0>\
    );
\s_clamp_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[6]_i_1__3\,
      Q => \s_clamp_shifter__0\(6),
      R => \<const0>\
    );
\s_clamp_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[7]_i_1__3\,
      Q => \s_clamp_shifter__0\(7),
      R => \<const0>\
    );
\s_clamp_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[8]_i_1__3\,
      Q => \s_clamp_shifter__0\(8),
      R => \<const0>\
    );
\s_clamp_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_clamp_shifter[9]_i_1__3\,
      Q => \s_clamp_shifter__0\(9),
      R => \<const0>\
    );
\s_freq_divider[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(0),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(0),
      O => \n_0_s_freq_divider[0]_i_1__3\
    );
\s_freq_divider[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(1),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(1),
      O => \n_0_s_freq_divider[1]_i_1__3\
    );
\s_freq_divider[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => O80(2),
      I1 => state(0),
      I2 => \^q\(0),
      I3 => s_freq_divider(2),
      O => \n_0_s_freq_divider[2]_i_1__3\
    );
\s_freq_divider_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[0]_i_1__3\,
      Q => s_freq_divider(0),
      R => \<const0>\
    );
\s_freq_divider_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[1]_i_1__3\,
      Q => s_freq_divider(1),
      R => \<const0>\
    );
\s_freq_divider_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_freq_divider[2]_i_1__3\,
      Q => s_freq_divider(2),
      R => \<const0>\
    );
\s_n_shifter[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(9),
      I1 => \^q\(0),
      I2 => O17(9),
      O => \n_0_s_n_shifter[10]_i_1__3\
    );
\s_n_shifter[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(10),
      I1 => \^q\(0),
      I2 => O17(10),
      O => \n_0_s_n_shifter[11]_i_1__3\
    );
\s_n_shifter[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(11),
      I1 => \^q\(0),
      I2 => O17(11),
      O => \n_0_s_n_shifter[12]_i_1__3\
    );
\s_n_shifter[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(12),
      I1 => \^q\(0),
      I2 => O17(12),
      O => \n_0_s_n_shifter[13]_i_1__3\
    );
\s_n_shifter[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(13),
      I1 => \^q\(0),
      I2 => O17(13),
      O => \n_0_s_n_shifter[14]_i_1__3\
    );
\s_n_shifter[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(14),
      I1 => \^q\(0),
      I2 => O17(14),
      O => \n_0_s_n_shifter[15]_i_1__3\
    );
\s_n_shifter[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(15),
      I1 => \^q\(0),
      I2 => O17(15),
      O => \n_0_s_n_shifter[16]_i_1__3\
    );
\s_n_shifter[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(16),
      I1 => \^q\(0),
      I2 => O17(16),
      O => \n_0_s_n_shifter[17]_i_1__3\
    );
\s_n_shifter[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(17),
      I1 => \^q\(0),
      I2 => O17(17),
      O => \n_0_s_n_shifter[18]_i_1__3\
    );
\s_n_shifter[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(18),
      I1 => \^q\(0),
      I2 => O17(18),
      O => \n_0_s_n_shifter[19]_i_1__3\
    );
\s_n_shifter[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(0),
      I1 => \^q\(0),
      I2 => O17(0),
      O => \n_0_s_n_shifter[1]_i_1__3\
    );
\s_n_shifter[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(19),
      I1 => \^q\(0),
      I2 => O17(19),
      O => \n_0_s_n_shifter[20]_i_1__3\
    );
\s_n_shifter[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(20),
      I1 => \^q\(0),
      I2 => O17(20),
      O => \n_0_s_n_shifter[21]_i_1__3\
    );
\s_n_shifter[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(21),
      I1 => \^q\(0),
      I2 => O17(21),
      O => \n_0_s_n_shifter[22]_i_1__3\
    );
\s_n_shifter[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(22),
      I1 => \^q\(0),
      I2 => O17(22),
      O => \n_0_s_n_shifter[23]_i_1__3\
    );
\s_n_shifter[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(23),
      I1 => \^q\(0),
      I2 => O17(23),
      O => \n_0_s_n_shifter[24]_i_1__3\
    );
\s_n_shifter[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(24),
      I1 => \^q\(0),
      I2 => O17(24),
      O => \n_0_s_n_shifter[25]_i_1__3\
    );
\s_n_shifter[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(25),
      I1 => \^q\(0),
      I2 => O17(25),
      O => \n_0_s_n_shifter[26]_i_1__3\
    );
\s_n_shifter[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(26),
      I1 => \^q\(0),
      I2 => O17(26),
      O => \n_0_s_n_shifter[27]_i_1__3\
    );
\s_n_shifter[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(27),
      I1 => \^q\(0),
      I2 => O17(27),
      O => \n_0_s_n_shifter[28]_i_1__3\
    );
\s_n_shifter[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(28),
      I1 => \^q\(0),
      I2 => O17(28),
      O => \n_0_s_n_shifter[29]_i_1__3\
    );
\s_n_shifter[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(1),
      I1 => \^q\(0),
      I2 => O17(1),
      O => \n_0_s_n_shifter[2]_i_1__3\
    );
\s_n_shifter[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(29),
      I1 => \^q\(0),
      I2 => O17(29),
      O => \n_0_s_n_shifter[30]_i_1__3\
    );
\s_n_shifter[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(30),
      I1 => \^q\(0),
      I2 => O17(30),
      O => \n_0_s_n_shifter[31]_i_1__3\
    );
\s_n_shifter[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(2),
      I1 => \^q\(0),
      I2 => O17(2),
      O => \n_0_s_n_shifter[3]_i_1__3\
    );
\s_n_shifter[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(3),
      I1 => \^q\(0),
      I2 => O17(3),
      O => \n_0_s_n_shifter[4]_i_1__3\
    );
\s_n_shifter[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(4),
      I1 => \^q\(0),
      I2 => O17(4),
      O => \n_0_s_n_shifter[5]_i_1__3\
    );
\s_n_shifter[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(5),
      I1 => \^q\(0),
      I2 => O17(5),
      O => \n_0_s_n_shifter[6]_i_1__3\
    );
\s_n_shifter[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(6),
      I1 => \^q\(0),
      I2 => O17(6),
      O => \n_0_s_n_shifter[7]_i_1__3\
    );
\s_n_shifter[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(7),
      I1 => \^q\(0),
      I2 => O17(7),
      O => \n_0_s_n_shifter[8]_i_1__3\
    );
\s_n_shifter[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_n_shifter(8),
      I1 => \^q\(0),
      I2 => O17(8),
      O => \n_0_s_n_shifter[9]_i_1__3\
    );
\s_n_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => I11(0),
      Q => s_n_shifter(0),
      R => \<const0>\
    );
\s_n_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[10]_i_1__3\,
      Q => s_n_shifter(10),
      R => \<const0>\
    );
\s_n_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[11]_i_1__3\,
      Q => s_n_shifter(11),
      R => \<const0>\
    );
\s_n_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[12]_i_1__3\,
      Q => s_n_shifter(12),
      R => \<const0>\
    );
\s_n_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[13]_i_1__3\,
      Q => s_n_shifter(13),
      R => \<const0>\
    );
\s_n_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[14]_i_1__3\,
      Q => s_n_shifter(14),
      R => \<const0>\
    );
\s_n_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[15]_i_1__3\,
      Q => s_n_shifter(15),
      R => \<const0>\
    );
\s_n_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[16]_i_1__3\,
      Q => s_n_shifter(16),
      R => \<const0>\
    );
\s_n_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[17]_i_1__3\,
      Q => s_n_shifter(17),
      R => \<const0>\
    );
\s_n_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[18]_i_1__3\,
      Q => s_n_shifter(18),
      R => \<const0>\
    );
\s_n_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[19]_i_1__3\,
      Q => s_n_shifter(19),
      R => \<const0>\
    );
\s_n_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[1]_i_1__3\,
      Q => s_n_shifter(1),
      R => \<const0>\
    );
\s_n_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[20]_i_1__3\,
      Q => s_n_shifter(20),
      R => \<const0>\
    );
\s_n_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[21]_i_1__3\,
      Q => s_n_shifter(21),
      R => \<const0>\
    );
\s_n_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[22]_i_1__3\,
      Q => s_n_shifter(22),
      R => \<const0>\
    );
\s_n_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[23]_i_1__3\,
      Q => s_n_shifter(23),
      R => \<const0>\
    );
\s_n_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[24]_i_1__3\,
      Q => s_n_shifter(24),
      R => \<const0>\
    );
\s_n_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[25]_i_1__3\,
      Q => s_n_shifter(25),
      R => \<const0>\
    );
\s_n_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[26]_i_1__3\,
      Q => s_n_shifter(26),
      R => \<const0>\
    );
\s_n_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[27]_i_1__3\,
      Q => s_n_shifter(27),
      R => \<const0>\
    );
\s_n_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[28]_i_1__3\,
      Q => s_n_shifter(28),
      R => \<const0>\
    );
\s_n_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[29]_i_1__3\,
      Q => s_n_shifter(29),
      R => \<const0>\
    );
\s_n_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[2]_i_1__3\,
      Q => s_n_shifter(2),
      R => \<const0>\
    );
\s_n_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[30]_i_1__3\,
      Q => s_n_shifter(30),
      R => \<const0>\
    );
\s_n_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[31]_i_1__3\,
      Q => \n_0_s_n_shifter_reg[31]\,
      R => \<const0>\
    );
\s_n_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[3]_i_1__3\,
      Q => s_n_shifter(3),
      R => \<const0>\
    );
\s_n_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[4]_i_1__3\,
      Q => s_n_shifter(4),
      R => \<const0>\
    );
\s_n_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[5]_i_1__3\,
      Q => s_n_shifter(5),
      R => \<const0>\
    );
\s_n_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[6]_i_1__3\,
      Q => s_n_shifter(6),
      R => \<const0>\
    );
\s_n_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[7]_i_1__3\,
      Q => s_n_shifter(7),
      R => \<const0>\
    );
\s_n_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[8]_i_1__3\,
      Q => s_n_shifter(8),
      R => \<const0>\
    );
\s_n_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_n_shifter[9]_i_1__3\,
      Q => s_n_shifter(9),
      R => \<const0>\
    );
\s_offset_counter[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => \^q\(0),
      I2 => state(0),
      I3 => I8,
      O => \n_0_s_offset_counter[0]_i_1__3\
    );
\s_offset_counter[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999F9990"
    )
    port map (
      I0 => s_offset_counter(0),
      I1 => s_offset_counter(1),
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I1,
      O => \n_0_s_offset_counter[1]_i_1__3\
    );
\s_offset_counter[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9FFA9A9A900"
    )
    port map (
      I0 => s_offset_counter(2),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I2,
      O => \n_0_s_offset_counter[2]_i_1__3\
    );
\s_offset_counter[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => s_offset_counter(3),
      I1 => s_offset_counter(2),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(1),
      I4 => \n_0_s_offset_counter[6]_i_3__3\,
      I5 => I3,
      O => \n_0_s_offset_counter[3]_i_1__3\
    );
\s_offset_counter[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666F6660"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => \n_0_s_offset_counter[6]_i_2__3\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => I4,
      O => \n_0_s_offset_counter[4]_i_1__3\
    );
\s_offset_counter[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(5),
      I1 => s_offset_counter(4),
      I2 => \n_0_s_offset_counter[6]_i_2__3\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I5,
      O => \n_0_s_offset_counter[5]_i_1__3\
    );
\s_offset_counter[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
    port map (
      I0 => s_offset_counter(6),
      I1 => s_offset_counter(5),
      I2 => \n_0_s_offset_counter[6]_i_2__3\,
      I3 => s_offset_counter(4),
      I4 => \n_0_s_offset_counter[6]_i_3__3\,
      I5 => I6,
      O => \n_0_s_offset_counter[6]_i_1__3\
    );
\s_offset_counter[6]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_offset_counter(1),
      I1 => s_offset_counter(0),
      I2 => s_offset_counter(3),
      I3 => s_offset_counter(2),
      O => \n_0_s_offset_counter[6]_i_2__3\
    );
\s_offset_counter[6]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_offset_counter[6]_i_3__3\
    );
\s_offset_counter[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9AFF9A9A9A00"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => \n_0_s_offset_counter[7]_i_2__3\,
      I3 => \^q\(0),
      I4 => state(0),
      I5 => I7,
      O => \n_0_s_offset_counter[7]_i_1__3\
    );
\s_offset_counter[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_offset_counter(4),
      I1 => s_offset_counter(1),
      I2 => s_offset_counter(0),
      I3 => s_offset_counter(3),
      I4 => s_offset_counter(2),
      I5 => s_offset_counter(5),
      O => \n_0_s_offset_counter[7]_i_2__3\
    );
\s_offset_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[0]_i_1__3\,
      Q => s_offset_counter(0),
      R => \<const0>\
    );
\s_offset_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[1]_i_1__3\,
      Q => s_offset_counter(1),
      R => \<const0>\
    );
\s_offset_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[2]_i_1__3\,
      Q => s_offset_counter(2),
      R => \<const0>\
    );
\s_offset_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[3]_i_1__3\,
      Q => s_offset_counter(3),
      R => \<const0>\
    );
\s_offset_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[4]_i_1__3\,
      Q => s_offset_counter(4),
      R => \<const0>\
    );
\s_offset_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[5]_i_1__3\,
      Q => s_offset_counter(5),
      R => \<const0>\
    );
\s_offset_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[6]_i_1__3\,
      Q => s_offset_counter(6),
      R => \<const0>\
    );
\s_offset_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_s_offset_counter[7]_i_1__3\,
      Q => s_offset_counter(7),
      R => \<const0>\
    );
\s_p_shifter[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[9]\,
      I1 => \^q\(0),
      I2 => O13(9),
      O => \n_0_s_p_shifter[10]_i_1__3\
    );
\s_p_shifter[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[10]\,
      I1 => \^q\(0),
      I2 => O13(10),
      O => \n_0_s_p_shifter[11]_i_1__3\
    );
\s_p_shifter[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[11]\,
      I1 => \^q\(0),
      I2 => O13(11),
      O => \n_0_s_p_shifter[12]_i_1__3\
    );
\s_p_shifter[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[12]\,
      I1 => \^q\(0),
      I2 => O13(12),
      O => \n_0_s_p_shifter[13]_i_1__3\
    );
\s_p_shifter[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[13]\,
      I1 => \^q\(0),
      I2 => O13(13),
      O => \n_0_s_p_shifter[14]_i_1__3\
    );
\s_p_shifter[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[14]\,
      I1 => \^q\(0),
      I2 => O13(14),
      O => \n_0_s_p_shifter[15]_i_1__3\
    );
\s_p_shifter[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[15]\,
      I1 => \^q\(0),
      I2 => O13(15),
      O => \n_0_s_p_shifter[16]_i_1__3\
    );
\s_p_shifter[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[16]\,
      I1 => \^q\(0),
      I2 => O13(16),
      O => \n_0_s_p_shifter[17]_i_1__3\
    );
\s_p_shifter[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[17]\,
      I1 => \^q\(0),
      I2 => O13(17),
      O => \n_0_s_p_shifter[18]_i_1__3\
    );
\s_p_shifter[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[18]\,
      I1 => \^q\(0),
      I2 => O13(18),
      O => \n_0_s_p_shifter[19]_i_1__3\
    );
\s_p_shifter[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[0]\,
      I1 => \^q\(0),
      I2 => O13(0),
      O => \n_0_s_p_shifter[1]_i_1__3\
    );
\s_p_shifter[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[19]\,
      I1 => \^q\(0),
      I2 => O13(19),
      O => \n_0_s_p_shifter[20]_i_1__3\
    );
\s_p_shifter[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[20]\,
      I1 => \^q\(0),
      I2 => O13(20),
      O => \n_0_s_p_shifter[21]_i_1__3\
    );
\s_p_shifter[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[21]\,
      I1 => \^q\(0),
      I2 => O13(21),
      O => \n_0_s_p_shifter[22]_i_1__3\
    );
\s_p_shifter[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[22]\,
      I1 => \^q\(0),
      I2 => O13(22),
      O => \n_0_s_p_shifter[23]_i_1__3\
    );
\s_p_shifter[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[23]\,
      I1 => \^q\(0),
      I2 => O13(23),
      O => \n_0_s_p_shifter[24]_i_1__3\
    );
\s_p_shifter[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[24]\,
      I1 => \^q\(0),
      I2 => O13(24),
      O => \n_0_s_p_shifter[25]_i_1__3\
    );
\s_p_shifter[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[25]\,
      I1 => \^q\(0),
      I2 => O13(25),
      O => \n_0_s_p_shifter[26]_i_1__3\
    );
\s_p_shifter[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[26]\,
      I1 => \^q\(0),
      I2 => O13(26),
      O => \n_0_s_p_shifter[27]_i_1__3\
    );
\s_p_shifter[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[27]\,
      I1 => \^q\(0),
      I2 => O13(27),
      O => \n_0_s_p_shifter[28]_i_1__3\
    );
\s_p_shifter[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[28]\,
      I1 => \^q\(0),
      I2 => O13(28),
      O => \n_0_s_p_shifter[29]_i_1__3\
    );
\s_p_shifter[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[1]\,
      I1 => \^q\(0),
      I2 => O13(1),
      O => \n_0_s_p_shifter[2]_i_1__3\
    );
\s_p_shifter[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[29]\,
      I1 => \^q\(0),
      I2 => O13(29),
      O => \n_0_s_p_shifter[30]_i_1__3\
    );
\s_p_shifter[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => state(0),
      O => \n_0_s_p_shifter[31]_i_1__3\
    );
\s_p_shifter[31]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[30]\,
      I1 => \^q\(0),
      I2 => O13(30),
      O => \n_0_s_p_shifter[31]_i_2__3\
    );
\s_p_shifter[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[2]\,
      I1 => \^q\(0),
      I2 => O13(2),
      O => \n_0_s_p_shifter[3]_i_1__3\
    );
\s_p_shifter[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[3]\,
      I1 => \^q\(0),
      I2 => O13(3),
      O => \n_0_s_p_shifter[4]_i_1__3\
    );
\s_p_shifter[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[4]\,
      I1 => \^q\(0),
      I2 => O13(4),
      O => \n_0_s_p_shifter[5]_i_1__3\
    );
\s_p_shifter[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[5]\,
      I1 => \^q\(0),
      I2 => O13(5),
      O => \n_0_s_p_shifter[6]_i_1__3\
    );
\s_p_shifter[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[6]\,
      I1 => \^q\(0),
      I2 => O13(6),
      O => \n_0_s_p_shifter[7]_i_1__3\
    );
\s_p_shifter[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[7]\,
      I1 => \^q\(0),
      I2 => O13(7),
      O => \n_0_s_p_shifter[8]_i_1__3\
    );
\s_p_shifter[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_s_p_shifter_reg[8]\,
      I1 => \^q\(0),
      I2 => O13(8),
      O => \n_0_s_p_shifter[9]_i_1__3\
    );
\s_p_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => D(0),
      Q => \n_0_s_p_shifter_reg[0]\,
      R => \<const0>\
    );
\s_p_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[10]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[10]\,
      R => \<const0>\
    );
\s_p_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[11]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[11]\,
      R => \<const0>\
    );
\s_p_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[12]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[12]\,
      R => \<const0>\
    );
\s_p_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[13]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[13]\,
      R => \<const0>\
    );
\s_p_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[14]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[14]\,
      R => \<const0>\
    );
\s_p_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[15]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[15]\,
      R => \<const0>\
    );
\s_p_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[16]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[16]\,
      R => \<const0>\
    );
\s_p_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[17]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[17]\,
      R => \<const0>\
    );
\s_p_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[18]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[18]\,
      R => \<const0>\
    );
\s_p_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[19]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[19]\,
      R => \<const0>\
    );
\s_p_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[1]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[1]\,
      R => \<const0>\
    );
\s_p_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[20]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[20]\,
      R => \<const0>\
    );
\s_p_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[21]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[21]\,
      R => \<const0>\
    );
\s_p_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[22]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[22]\,
      R => \<const0>\
    );
\s_p_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[23]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[23]\,
      R => \<const0>\
    );
\s_p_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[24]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[24]\,
      R => \<const0>\
    );
\s_p_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[25]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[25]\,
      R => \<const0>\
    );
\s_p_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[26]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[26]\,
      R => \<const0>\
    );
\s_p_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[27]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[27]\,
      R => \<const0>\
    );
\s_p_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[28]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[28]\,
      R => \<const0>\
    );
\s_p_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[29]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[29]\,
      R => \<const0>\
    );
\s_p_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[2]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[2]\,
      R => \<const0>\
    );
\s_p_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[30]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[30]\,
      R => \<const0>\
    );
\s_p_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[31]_i_2__3\,
      Q => p_0_in,
      R => \<const0>\
    );
\s_p_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[3]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[3]\,
      R => \<const0>\
    );
\s_p_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[4]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[4]\,
      R => \<const0>\
    );
\s_p_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[5]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[5]\,
      R => \<const0>\
    );
\s_p_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[6]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[6]\,
      R => \<const0>\
    );
\s_p_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[7]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[7]\,
      R => \<const0>\
    );
\s_p_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[8]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[8]\,
      R => \<const0>\
    );
\s_p_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \n_0_s_p_shifter[31]_i_1__3\,
      D => \n_0_s_p_shifter[9]_i_1__3\,
      Q => \n_0_s_p_shifter_reg[9]\,
      R => \<const0>\
    );
\state[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => div_counter(2),
      I1 => div_counter(0),
      I2 => div_counter(1),
      I3 => \^q\(0),
      I4 => I9,
      O => \n_0_state[0]_i_2__3\
    );
\state[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
    port map (
      I0 => \n_0_s_offset_counter[6]_i_2__3\,
      I1 => s_offset_counter(5),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(6),
      I4 => s_offset_counter(7),
      I5 => \^q\(0),
      O => \n_0_state[0]_i_3__3\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F07FF0"
    )
    port map (
      I0 => \n_0_state[1]_i_2__4\,
      I1 => \n_0_step_counter_reg[4]\,
      I2 => \^q\(0),
      I3 => state(0),
      I4 => \n_0_state[1]_i_3__3\,
      O => \n_0_state[1]_i_1__4\
    );
\state[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      O => \n_0_state[1]_i_2__4\
    );
\state[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => s_offset_counter(7),
      I1 => s_offset_counter(6),
      I2 => s_offset_counter(4),
      I3 => s_offset_counter(5),
      I4 => \n_0_s_offset_counter[6]_i_2__3\,
      O => \n_0_state[1]_i_3__3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_state_reg[0]_i_1__3\,
      Q => state(0),
      R => \<const0>\
    );
\state_reg[0]_i_1__3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_state[0]_i_2__3\,
      I1 => \n_0_state[0]_i_3__3\,
      O => \n_0_state_reg[0]_i_1__3\,
      S => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => \<const1>\,
      D => \n_0_state[1]_i_1__4\,
      Q => \^q\(0),
      R => \<const0>\
    );
\step_counter[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      O => \n_0_step_counter[0]_i_1__3\
    );
\step_counter[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_step_counter_reg[1]\,
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \^q\(0),
      O => \n_0_step_counter[1]_i_1__3\
    );
\step_counter[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[0]\,
      I2 => \n_0_step_counter_reg[1]\,
      I3 => \n_0_step_counter_reg[2]\,
      O => \n_0_step_counter[2]_i_1__3\
    );
\step_counter[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_step_counter_reg[1]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[2]\,
      I4 => \n_0_step_counter_reg[3]\,
      O => \n_0_step_counter[3]_i_1__3\
    );
\step_counter[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
    port map (
      I0 => \n_0_step_counter_reg[3]\,
      I1 => \n_0_step_counter_reg[2]\,
      I2 => \n_0_step_counter_reg[0]\,
      I3 => \n_0_step_counter_reg[1]\,
      I4 => \n_0_step_counter_reg[4]\,
      I5 => \^q\(0),
      O => \n_0_step_counter[4]_i_1__3\
    );
\step_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[0]_i_1__3\,
      Q => \n_0_step_counter_reg[0]\,
      R => \<const0>\
    );
\step_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[1]_i_1__3\,
      Q => \n_0_step_counter_reg[1]\,
      R => \<const0>\
    );
\step_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[2]_i_1__3\,
      Q => \n_0_step_counter_reg[2]\,
      R => \<const0>\
    );
\step_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[3]_i_1__3\,
      Q => \n_0_step_counter_reg[3]\,
      R => \<const0>\
    );
\step_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => pulser_clk_IBUF_BUFG,
      CE => state(0),
      D => \n_0_step_counter[4]_i_1__3\,
      Q => \n_0_step_counter_reg[4]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity receiver is
  port (
    CLK : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    adc_sel : out STD_LOGIC;
    adc_data_valid_in : out STD_LOGIC;
    receiver_ready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    adc_clk_in_p : in STD_LOGIC;
    adc_clk_in_n : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    rst_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    test_patt_en : in STD_LOGIC;
    prefix_en_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I34 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 100 downto 0 );
    din_p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_n : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end receiver;

architecture STRUCTURE of receiver is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^clk\ : STD_LOGIC;
  signal D : STD_LOGIC;
  signal I : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 100 downto 0 );
  signal Q1 : STD_LOGIC;
  signal Q111_out : STD_LOGIC;
  signal Q117_out : STD_LOGIC;
  signal Q123_out : STD_LOGIC;
  signal Q129_out : STD_LOGIC;
  signal Q135_out : STD_LOGIC;
  signal Q141_out : STD_LOGIC;
  signal Q15_out : STD_LOGIC;
  signal Q2 : STD_LOGIC;
  signal Q210_out : STD_LOGIC;
  signal Q216_out : STD_LOGIC;
  signal Q222_out : STD_LOGIC;
  signal Q228_out : STD_LOGIC;
  signal Q234_out : STD_LOGIC;
  signal Q240_out : STD_LOGIC;
  signal Q24_out : STD_LOGIC;
  signal Q3 : STD_LOGIC;
  signal Q315_out : STD_LOGIC;
  signal Q321_out : STD_LOGIC;
  signal Q327_out : STD_LOGIC;
  signal Q333_out : STD_LOGIC;
  signal Q339_out : STD_LOGIC;
  signal Q33_out : STD_LOGIC;
  signal Q39_out : STD_LOGIC;
  signal Q4 : STD_LOGIC;
  signal Q414_out : STD_LOGIC;
  signal Q420_out : STD_LOGIC;
  signal Q426_out : STD_LOGIC;
  signal Q42_out : STD_LOGIC;
  signal Q432_out : STD_LOGIC;
  signal Q438_out : STD_LOGIC;
  signal Q48_out : STD_LOGIC;
  signal Q5 : STD_LOGIC;
  signal Q513_out : STD_LOGIC;
  signal Q519_out : STD_LOGIC;
  signal Q51_out : STD_LOGIC;
  signal Q525_out : STD_LOGIC;
  signal Q531_out : STD_LOGIC;
  signal Q537_out : STD_LOGIC;
  signal Q57_out : STD_LOGIC;
  signal Q6 : STD_LOGIC;
  signal Q60_out : STD_LOGIC;
  signal Q612_out : STD_LOGIC;
  signal Q618_out : STD_LOGIC;
  signal Q624_out : STD_LOGIC;
  signal Q630_out : STD_LOGIC;
  signal Q636_out : STD_LOGIC;
  signal Q66_out : STD_LOGIC;
  signal \adc_data_d_reg[0]_27\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal adc_data_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \adc_data_reg[0]_28\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \adc_data_reg[1]_26\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc_data_reg[2]_25\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc_data_reg[3]_24\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc_data_reg[4]_32\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc_data_reg[5]_31\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc_data_reg[6]_30\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc_data_reg[7]_29\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc_data_serdes[0]_6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes[1]_4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes[2]_2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes[3]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes[4]_14\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes[5]_12\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes[6]_10\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes[7]_8\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes_d[0]_7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes_d[1]_5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes_d[2]_3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes_d[3]_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes_d[4]_15\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes_d[5]_13\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes_d[6]_11\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \adc_data_serdes_d[7]_9\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^adc_data_valid_in\ : STD_LOGIC;
  signal \^adc_sel\ : STD_LOGIC;
  signal data10 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data11 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data12 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data13 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data14 : STD_LOGIC_VECTOR ( 123 downto 112 );
  signal data17 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data18 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data19 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data20 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data21 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data22 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data23 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data24 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data25 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data26 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data27 : STD_LOGIC_VECTOR ( 107 to 107 );
  signal data28 : STD_LOGIC_VECTOR ( 107 downto 96 );
  signal data3 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data30 : STD_LOGIC_VECTOR ( 91 downto 80 );
  signal data31 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data32 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data33 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data34 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data35 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data36 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data37 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data38 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data39 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data4 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data40 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data41 : STD_LOGIC_VECTOR ( 91 to 91 );
  signal data42 : STD_LOGIC_VECTOR ( 91 downto 80 );
  signal data45 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data46 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data47 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data48 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data49 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data5 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data50 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data51 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data52 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data53 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data54 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data55 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal data56 : STD_LOGIC_VECTOR ( 75 downto 64 );
  signal data58 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data59 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data6 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data60 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data61 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data62 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data63 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data64 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data65 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data66 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data67 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data68 : STD_LOGIC_VECTOR ( 59 to 59 );
  signal data69 : STD_LOGIC_VECTOR ( 59 downto 48 );
  signal data7 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data71 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data72 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data73 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data74 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data75 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data76 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data77 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data78 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data79 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data8 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data80 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data81 : STD_LOGIC_VECTOR ( 43 to 43 );
  signal data82 : STD_LOGIC_VECTOR ( 43 downto 32 );
  signal data84 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data85 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data86 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data87 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data88 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data89 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data9 : STD_LOGIC_VECTOR ( 123 to 123 );
  signal data90 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data91 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data92 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data93 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data94 : STD_LOGIC_VECTOR ( 27 to 27 );
  signal data95 : STD_LOGIC_VECTOR ( 27 downto 16 );
  signal \frame[0]_16\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \frame[1]_17\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \frame[2]_18\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \frame[3]_19\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \frame[4]_20\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \frame[5]_21\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \frame[6]_22\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \frame[7]_23\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal n_0_adc_sel_i_1 : STD_LOGIC;
  signal \n_0_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_counter[0]_i_3\ : STD_LOGIC;
  signal \n_0_counter[0]_i_4\ : STD_LOGIC;
  signal \n_0_counter[0]_i_5\ : STD_LOGIC;
  signal \n_0_counter[0]_i_6\ : STD_LOGIC;
  signal \n_0_counter[4]_i_2\ : STD_LOGIC;
  signal \n_0_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[0]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[0]_i_3\ : STD_LOGIC;
  signal \n_0_data_out[0]_i_4\ : STD_LOGIC;
  signal \n_0_data_out[11]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[11]_i_3\ : STD_LOGIC;
  signal \n_0_data_out[11]_i_4\ : STD_LOGIC;
  signal \n_0_data_out[2]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[2]_i_3\ : STD_LOGIC;
  signal \n_0_data_out[2]_i_4\ : STD_LOGIC;
  signal \n_0_data_out[3]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[3]_i_3\ : STD_LOGIC;
  signal \n_0_data_out[3]_i_4\ : STD_LOGIC;
  signal \n_0_data_out[6]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[6]_i_3\ : STD_LOGIC;
  signal \n_0_data_out[6]_i_4\ : STD_LOGIC;
  signal \n_0_data_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[7]_i_3\ : STD_LOGIC;
  signal \n_0_data_out[7]_i_4\ : STD_LOGIC;
  signal \n_0_data_out[8]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[8]_i_3\ : STD_LOGIC;
  signal \n_0_data_out[8]_i_4\ : STD_LOGIC;
  signal \n_0_data_out[9]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[9]_i_3\ : STD_LOGIC;
  signal \n_0_data_out[9]_i_4\ : STD_LOGIC;
  signal \n_0_dout[0]_i_1\ : STD_LOGIC;
  signal \n_0_dout[0]_i_2\ : STD_LOGIC;
  signal \n_0_dout[0]_i_3\ : STD_LOGIC;
  signal \n_0_dout[100]_i_1\ : STD_LOGIC;
  signal \n_0_dout[100]_i_2\ : STD_LOGIC;
  signal \n_0_dout[100]_i_3\ : STD_LOGIC;
  signal \n_0_dout[101]_i_1\ : STD_LOGIC;
  signal \n_0_dout[101]_i_2\ : STD_LOGIC;
  signal \n_0_dout[101]_i_3\ : STD_LOGIC;
  signal \n_0_dout[102]_i_1\ : STD_LOGIC;
  signal \n_0_dout[102]_i_2\ : STD_LOGIC;
  signal \n_0_dout[102]_i_3\ : STD_LOGIC;
  signal \n_0_dout[103]_i_1\ : STD_LOGIC;
  signal \n_0_dout[103]_i_2\ : STD_LOGIC;
  signal \n_0_dout[103]_i_3\ : STD_LOGIC;
  signal \n_0_dout[104]_i_1\ : STD_LOGIC;
  signal \n_0_dout[104]_i_2\ : STD_LOGIC;
  signal \n_0_dout[104]_i_3\ : STD_LOGIC;
  signal \n_0_dout[104]_i_4\ : STD_LOGIC;
  signal \n_0_dout[104]_i_5\ : STD_LOGIC;
  signal \n_0_dout[105]_i_1\ : STD_LOGIC;
  signal \n_0_dout[105]_i_2\ : STD_LOGIC;
  signal \n_0_dout[105]_i_3\ : STD_LOGIC;
  signal \n_0_dout[105]_i_4\ : STD_LOGIC;
  signal \n_0_dout[105]_i_5\ : STD_LOGIC;
  signal \n_0_dout[106]_i_1\ : STD_LOGIC;
  signal \n_0_dout[106]_i_2\ : STD_LOGIC;
  signal \n_0_dout[106]_i_3\ : STD_LOGIC;
  signal \n_0_dout[106]_i_4\ : STD_LOGIC;
  signal \n_0_dout[106]_i_5\ : STD_LOGIC;
  signal \n_0_dout[107]_i_1\ : STD_LOGIC;
  signal \n_0_dout[107]_i_2\ : STD_LOGIC;
  signal \n_0_dout[107]_i_3\ : STD_LOGIC;
  signal \n_0_dout[107]_i_4\ : STD_LOGIC;
  signal \n_0_dout[107]_i_5\ : STD_LOGIC;
  signal \n_0_dout[10]_i_1\ : STD_LOGIC;
  signal \n_0_dout[10]_i_2\ : STD_LOGIC;
  signal \n_0_dout[10]_i_3\ : STD_LOGIC;
  signal \n_0_dout[10]_i_4\ : STD_LOGIC;
  signal \n_0_dout[10]_i_5\ : STD_LOGIC;
  signal \n_0_dout[110]_i_1\ : STD_LOGIC;
  signal \n_0_dout[112]_i_1\ : STD_LOGIC;
  signal \n_0_dout[112]_i_2\ : STD_LOGIC;
  signal \n_0_dout[112]_i_3\ : STD_LOGIC;
  signal \n_0_dout[113]_i_1\ : STD_LOGIC;
  signal \n_0_dout[113]_i_2\ : STD_LOGIC;
  signal \n_0_dout[113]_i_3\ : STD_LOGIC;
  signal \n_0_dout[114]_i_1\ : STD_LOGIC;
  signal \n_0_dout[114]_i_2\ : STD_LOGIC;
  signal \n_0_dout[114]_i_3\ : STD_LOGIC;
  signal \n_0_dout[115]_i_1\ : STD_LOGIC;
  signal \n_0_dout[115]_i_2\ : STD_LOGIC;
  signal \n_0_dout[115]_i_3\ : STD_LOGIC;
  signal \n_0_dout[116]_i_1\ : STD_LOGIC;
  signal \n_0_dout[116]_i_2\ : STD_LOGIC;
  signal \n_0_dout[116]_i_3\ : STD_LOGIC;
  signal \n_0_dout[117]_i_1\ : STD_LOGIC;
  signal \n_0_dout[117]_i_2\ : STD_LOGIC;
  signal \n_0_dout[117]_i_3\ : STD_LOGIC;
  signal \n_0_dout[118]_i_1\ : STD_LOGIC;
  signal \n_0_dout[118]_i_2\ : STD_LOGIC;
  signal \n_0_dout[118]_i_3\ : STD_LOGIC;
  signal \n_0_dout[119]_i_1\ : STD_LOGIC;
  signal \n_0_dout[119]_i_2\ : STD_LOGIC;
  signal \n_0_dout[119]_i_3\ : STD_LOGIC;
  signal \n_0_dout[11]_i_1\ : STD_LOGIC;
  signal \n_0_dout[11]_i_2\ : STD_LOGIC;
  signal \n_0_dout[11]_i_3\ : STD_LOGIC;
  signal \n_0_dout[11]_i_4\ : STD_LOGIC;
  signal \n_0_dout[11]_i_5\ : STD_LOGIC;
  signal \n_0_dout[120]_i_1\ : STD_LOGIC;
  signal \n_0_dout[120]_i_2\ : STD_LOGIC;
  signal \n_0_dout[120]_i_3\ : STD_LOGIC;
  signal \n_0_dout[120]_i_4\ : STD_LOGIC;
  signal \n_0_dout[120]_i_5\ : STD_LOGIC;
  signal \n_0_dout[121]_i_1\ : STD_LOGIC;
  signal \n_0_dout[121]_i_2\ : STD_LOGIC;
  signal \n_0_dout[121]_i_3\ : STD_LOGIC;
  signal \n_0_dout[121]_i_4\ : STD_LOGIC;
  signal \n_0_dout[121]_i_5\ : STD_LOGIC;
  signal \n_0_dout[122]_i_1\ : STD_LOGIC;
  signal \n_0_dout[122]_i_2\ : STD_LOGIC;
  signal \n_0_dout[122]_i_3\ : STD_LOGIC;
  signal \n_0_dout[122]_i_4\ : STD_LOGIC;
  signal \n_0_dout[122]_i_5\ : STD_LOGIC;
  signal \n_0_dout[123]_i_1\ : STD_LOGIC;
  signal \n_0_dout[123]_i_2\ : STD_LOGIC;
  signal \n_0_dout[123]_i_3\ : STD_LOGIC;
  signal \n_0_dout[123]_i_4\ : STD_LOGIC;
  signal \n_0_dout[123]_i_5\ : STD_LOGIC;
  signal \n_0_dout[126]_i_1\ : STD_LOGIC;
  signal \n_0_dout[12]_i_1\ : STD_LOGIC;
  signal \n_0_dout[16]_i_1\ : STD_LOGIC;
  signal \n_0_dout[16]_i_2\ : STD_LOGIC;
  signal \n_0_dout[16]_i_3\ : STD_LOGIC;
  signal \n_0_dout[17]_i_1\ : STD_LOGIC;
  signal \n_0_dout[17]_i_2\ : STD_LOGIC;
  signal \n_0_dout[17]_i_3\ : STD_LOGIC;
  signal \n_0_dout[18]_i_1\ : STD_LOGIC;
  signal \n_0_dout[18]_i_2\ : STD_LOGIC;
  signal \n_0_dout[18]_i_3\ : STD_LOGIC;
  signal \n_0_dout[19]_i_1\ : STD_LOGIC;
  signal \n_0_dout[19]_i_2\ : STD_LOGIC;
  signal \n_0_dout[19]_i_3\ : STD_LOGIC;
  signal \n_0_dout[1]_i_1\ : STD_LOGIC;
  signal \n_0_dout[1]_i_2\ : STD_LOGIC;
  signal \n_0_dout[1]_i_3\ : STD_LOGIC;
  signal \n_0_dout[20]_i_1\ : STD_LOGIC;
  signal \n_0_dout[20]_i_2\ : STD_LOGIC;
  signal \n_0_dout[20]_i_3\ : STD_LOGIC;
  signal \n_0_dout[21]_i_1\ : STD_LOGIC;
  signal \n_0_dout[21]_i_2\ : STD_LOGIC;
  signal \n_0_dout[21]_i_3\ : STD_LOGIC;
  signal \n_0_dout[22]_i_1\ : STD_LOGIC;
  signal \n_0_dout[22]_i_2\ : STD_LOGIC;
  signal \n_0_dout[22]_i_3\ : STD_LOGIC;
  signal \n_0_dout[23]_i_1\ : STD_LOGIC;
  signal \n_0_dout[23]_i_2\ : STD_LOGIC;
  signal \n_0_dout[23]_i_3\ : STD_LOGIC;
  signal \n_0_dout[24]_i_1\ : STD_LOGIC;
  signal \n_0_dout[24]_i_2\ : STD_LOGIC;
  signal \n_0_dout[24]_i_3\ : STD_LOGIC;
  signal \n_0_dout[24]_i_4\ : STD_LOGIC;
  signal \n_0_dout[24]_i_5\ : STD_LOGIC;
  signal \n_0_dout[25]_i_1\ : STD_LOGIC;
  signal \n_0_dout[25]_i_2\ : STD_LOGIC;
  signal \n_0_dout[25]_i_3\ : STD_LOGIC;
  signal \n_0_dout[25]_i_4\ : STD_LOGIC;
  signal \n_0_dout[25]_i_5\ : STD_LOGIC;
  signal \n_0_dout[26]_i_1\ : STD_LOGIC;
  signal \n_0_dout[26]_i_2\ : STD_LOGIC;
  signal \n_0_dout[26]_i_3\ : STD_LOGIC;
  signal \n_0_dout[26]_i_4\ : STD_LOGIC;
  signal \n_0_dout[26]_i_5\ : STD_LOGIC;
  signal \n_0_dout[27]_i_1\ : STD_LOGIC;
  signal \n_0_dout[27]_i_2\ : STD_LOGIC;
  signal \n_0_dout[27]_i_3\ : STD_LOGIC;
  signal \n_0_dout[27]_i_4\ : STD_LOGIC;
  signal \n_0_dout[27]_i_5\ : STD_LOGIC;
  signal \n_0_dout[27]_i_6\ : STD_LOGIC;
  signal \n_0_dout[28]_i_1\ : STD_LOGIC;
  signal \n_0_dout[2]_i_1\ : STD_LOGIC;
  signal \n_0_dout[2]_i_2\ : STD_LOGIC;
  signal \n_0_dout[2]_i_3\ : STD_LOGIC;
  signal \n_0_dout[31]_i_1\ : STD_LOGIC;
  signal \n_0_dout[32]_i_1\ : STD_LOGIC;
  signal \n_0_dout[32]_i_2\ : STD_LOGIC;
  signal \n_0_dout[32]_i_3\ : STD_LOGIC;
  signal \n_0_dout[33]_i_1\ : STD_LOGIC;
  signal \n_0_dout[33]_i_2\ : STD_LOGIC;
  signal \n_0_dout[33]_i_3\ : STD_LOGIC;
  signal \n_0_dout[34]_i_1\ : STD_LOGIC;
  signal \n_0_dout[34]_i_2\ : STD_LOGIC;
  signal \n_0_dout[34]_i_3\ : STD_LOGIC;
  signal \n_0_dout[35]_i_1\ : STD_LOGIC;
  signal \n_0_dout[35]_i_2\ : STD_LOGIC;
  signal \n_0_dout[35]_i_3\ : STD_LOGIC;
  signal \n_0_dout[36]_i_1\ : STD_LOGIC;
  signal \n_0_dout[36]_i_2\ : STD_LOGIC;
  signal \n_0_dout[36]_i_3\ : STD_LOGIC;
  signal \n_0_dout[37]_i_1\ : STD_LOGIC;
  signal \n_0_dout[37]_i_2\ : STD_LOGIC;
  signal \n_0_dout[37]_i_3\ : STD_LOGIC;
  signal \n_0_dout[38]_i_1\ : STD_LOGIC;
  signal \n_0_dout[38]_i_2\ : STD_LOGIC;
  signal \n_0_dout[38]_i_3\ : STD_LOGIC;
  signal \n_0_dout[39]_i_1\ : STD_LOGIC;
  signal \n_0_dout[39]_i_2\ : STD_LOGIC;
  signal \n_0_dout[39]_i_3\ : STD_LOGIC;
  signal \n_0_dout[3]_i_1\ : STD_LOGIC;
  signal \n_0_dout[3]_i_2\ : STD_LOGIC;
  signal \n_0_dout[3]_i_3\ : STD_LOGIC;
  signal \n_0_dout[40]_i_1\ : STD_LOGIC;
  signal \n_0_dout[40]_i_2\ : STD_LOGIC;
  signal \n_0_dout[40]_i_3\ : STD_LOGIC;
  signal \n_0_dout[40]_i_4\ : STD_LOGIC;
  signal \n_0_dout[40]_i_5\ : STD_LOGIC;
  signal \n_0_dout[41]_i_1\ : STD_LOGIC;
  signal \n_0_dout[41]_i_2\ : STD_LOGIC;
  signal \n_0_dout[41]_i_3\ : STD_LOGIC;
  signal \n_0_dout[41]_i_4\ : STD_LOGIC;
  signal \n_0_dout[41]_i_5\ : STD_LOGIC;
  signal \n_0_dout[42]_i_1\ : STD_LOGIC;
  signal \n_0_dout[42]_i_2\ : STD_LOGIC;
  signal \n_0_dout[42]_i_3\ : STD_LOGIC;
  signal \n_0_dout[42]_i_4\ : STD_LOGIC;
  signal \n_0_dout[42]_i_5\ : STD_LOGIC;
  signal \n_0_dout[43]_i_1\ : STD_LOGIC;
  signal \n_0_dout[43]_i_2\ : STD_LOGIC;
  signal \n_0_dout[43]_i_3\ : STD_LOGIC;
  signal \n_0_dout[43]_i_4\ : STD_LOGIC;
  signal \n_0_dout[43]_i_5\ : STD_LOGIC;
  signal \n_0_dout[43]_i_6\ : STD_LOGIC;
  signal \n_0_dout[45]_i_1\ : STD_LOGIC;
  signal \n_0_dout[47]_i_1\ : STD_LOGIC;
  signal \n_0_dout[48]_i_1\ : STD_LOGIC;
  signal \n_0_dout[48]_i_2\ : STD_LOGIC;
  signal \n_0_dout[48]_i_3\ : STD_LOGIC;
  signal \n_0_dout[49]_i_1\ : STD_LOGIC;
  signal \n_0_dout[49]_i_2\ : STD_LOGIC;
  signal \n_0_dout[49]_i_3\ : STD_LOGIC;
  signal \n_0_dout[4]_i_1\ : STD_LOGIC;
  signal \n_0_dout[4]_i_2\ : STD_LOGIC;
  signal \n_0_dout[4]_i_3\ : STD_LOGIC;
  signal \n_0_dout[50]_i_1\ : STD_LOGIC;
  signal \n_0_dout[50]_i_2\ : STD_LOGIC;
  signal \n_0_dout[50]_i_3\ : STD_LOGIC;
  signal \n_0_dout[51]_i_1\ : STD_LOGIC;
  signal \n_0_dout[51]_i_2\ : STD_LOGIC;
  signal \n_0_dout[51]_i_3\ : STD_LOGIC;
  signal \n_0_dout[52]_i_1\ : STD_LOGIC;
  signal \n_0_dout[52]_i_2\ : STD_LOGIC;
  signal \n_0_dout[52]_i_3\ : STD_LOGIC;
  signal \n_0_dout[53]_i_1\ : STD_LOGIC;
  signal \n_0_dout[53]_i_2\ : STD_LOGIC;
  signal \n_0_dout[53]_i_3\ : STD_LOGIC;
  signal \n_0_dout[54]_i_1\ : STD_LOGIC;
  signal \n_0_dout[54]_i_2\ : STD_LOGIC;
  signal \n_0_dout[54]_i_3\ : STD_LOGIC;
  signal \n_0_dout[55]_i_1\ : STD_LOGIC;
  signal \n_0_dout[55]_i_2\ : STD_LOGIC;
  signal \n_0_dout[55]_i_3\ : STD_LOGIC;
  signal \n_0_dout[56]_i_1\ : STD_LOGIC;
  signal \n_0_dout[56]_i_2\ : STD_LOGIC;
  signal \n_0_dout[56]_i_3\ : STD_LOGIC;
  signal \n_0_dout[56]_i_4\ : STD_LOGIC;
  signal \n_0_dout[56]_i_5\ : STD_LOGIC;
  signal \n_0_dout[57]_i_1\ : STD_LOGIC;
  signal \n_0_dout[57]_i_2\ : STD_LOGIC;
  signal \n_0_dout[57]_i_3\ : STD_LOGIC;
  signal \n_0_dout[57]_i_4\ : STD_LOGIC;
  signal \n_0_dout[57]_i_5\ : STD_LOGIC;
  signal \n_0_dout[58]_i_1\ : STD_LOGIC;
  signal \n_0_dout[58]_i_2\ : STD_LOGIC;
  signal \n_0_dout[58]_i_3\ : STD_LOGIC;
  signal \n_0_dout[58]_i_4\ : STD_LOGIC;
  signal \n_0_dout[58]_i_5\ : STD_LOGIC;
  signal \n_0_dout[59]_i_1\ : STD_LOGIC;
  signal \n_0_dout[59]_i_2\ : STD_LOGIC;
  signal \n_0_dout[59]_i_3\ : STD_LOGIC;
  signal \n_0_dout[59]_i_4\ : STD_LOGIC;
  signal \n_0_dout[59]_i_5\ : STD_LOGIC;
  signal \n_0_dout[59]_i_6\ : STD_LOGIC;
  signal \n_0_dout[5]_i_1\ : STD_LOGIC;
  signal \n_0_dout[5]_i_2\ : STD_LOGIC;
  signal \n_0_dout[5]_i_3\ : STD_LOGIC;
  signal \n_0_dout[60]_i_1\ : STD_LOGIC;
  signal \n_0_dout[61]_i_1\ : STD_LOGIC;
  signal \n_0_dout[64]_i_1\ : STD_LOGIC;
  signal \n_0_dout[64]_i_2\ : STD_LOGIC;
  signal \n_0_dout[64]_i_3\ : STD_LOGIC;
  signal \n_0_dout[65]_i_1\ : STD_LOGIC;
  signal \n_0_dout[65]_i_2\ : STD_LOGIC;
  signal \n_0_dout[65]_i_3\ : STD_LOGIC;
  signal \n_0_dout[66]_i_1\ : STD_LOGIC;
  signal \n_0_dout[66]_i_2\ : STD_LOGIC;
  signal \n_0_dout[66]_i_3\ : STD_LOGIC;
  signal \n_0_dout[67]_i_1\ : STD_LOGIC;
  signal \n_0_dout[67]_i_2\ : STD_LOGIC;
  signal \n_0_dout[67]_i_3\ : STD_LOGIC;
  signal \n_0_dout[68]_i_1\ : STD_LOGIC;
  signal \n_0_dout[68]_i_2\ : STD_LOGIC;
  signal \n_0_dout[68]_i_3\ : STD_LOGIC;
  signal \n_0_dout[69]_i_1\ : STD_LOGIC;
  signal \n_0_dout[69]_i_2\ : STD_LOGIC;
  signal \n_0_dout[69]_i_3\ : STD_LOGIC;
  signal \n_0_dout[6]_i_1\ : STD_LOGIC;
  signal \n_0_dout[6]_i_2\ : STD_LOGIC;
  signal \n_0_dout[6]_i_3\ : STD_LOGIC;
  signal \n_0_dout[70]_i_1\ : STD_LOGIC;
  signal \n_0_dout[70]_i_2\ : STD_LOGIC;
  signal \n_0_dout[70]_i_3\ : STD_LOGIC;
  signal \n_0_dout[71]_i_1\ : STD_LOGIC;
  signal \n_0_dout[71]_i_2\ : STD_LOGIC;
  signal \n_0_dout[71]_i_3\ : STD_LOGIC;
  signal \n_0_dout[71]_i_4\ : STD_LOGIC;
  signal \n_0_dout[72]_i_1\ : STD_LOGIC;
  signal \n_0_dout[72]_i_2\ : STD_LOGIC;
  signal \n_0_dout[72]_i_3\ : STD_LOGIC;
  signal \n_0_dout[72]_i_4\ : STD_LOGIC;
  signal \n_0_dout[72]_i_5\ : STD_LOGIC;
  signal \n_0_dout[73]_i_1\ : STD_LOGIC;
  signal \n_0_dout[73]_i_2\ : STD_LOGIC;
  signal \n_0_dout[73]_i_3\ : STD_LOGIC;
  signal \n_0_dout[73]_i_4\ : STD_LOGIC;
  signal \n_0_dout[73]_i_5\ : STD_LOGIC;
  signal \n_0_dout[74]_i_1\ : STD_LOGIC;
  signal \n_0_dout[74]_i_2\ : STD_LOGIC;
  signal \n_0_dout[74]_i_3\ : STD_LOGIC;
  signal \n_0_dout[74]_i_4\ : STD_LOGIC;
  signal \n_0_dout[74]_i_5\ : STD_LOGIC;
  signal \n_0_dout[75]_i_1\ : STD_LOGIC;
  signal \n_0_dout[75]_i_2\ : STD_LOGIC;
  signal \n_0_dout[75]_i_3\ : STD_LOGIC;
  signal \n_0_dout[75]_i_4\ : STD_LOGIC;
  signal \n_0_dout[75]_i_5\ : STD_LOGIC;
  signal \n_0_dout[78]_i_1\ : STD_LOGIC;
  signal \n_0_dout[79]_i_1\ : STD_LOGIC;
  signal \n_0_dout[7]_i_1\ : STD_LOGIC;
  signal \n_0_dout[7]_i_2\ : STD_LOGIC;
  signal \n_0_dout[7]_i_3\ : STD_LOGIC;
  signal \n_0_dout[80]_i_1\ : STD_LOGIC;
  signal \n_0_dout[80]_i_2\ : STD_LOGIC;
  signal \n_0_dout[80]_i_3\ : STD_LOGIC;
  signal \n_0_dout[81]_i_1\ : STD_LOGIC;
  signal \n_0_dout[81]_i_2\ : STD_LOGIC;
  signal \n_0_dout[81]_i_3\ : STD_LOGIC;
  signal \n_0_dout[82]_i_1\ : STD_LOGIC;
  signal \n_0_dout[82]_i_2\ : STD_LOGIC;
  signal \n_0_dout[82]_i_3\ : STD_LOGIC;
  signal \n_0_dout[83]_i_1\ : STD_LOGIC;
  signal \n_0_dout[83]_i_2\ : STD_LOGIC;
  signal \n_0_dout[83]_i_3\ : STD_LOGIC;
  signal \n_0_dout[83]_i_4\ : STD_LOGIC;
  signal \n_0_dout[84]_i_1\ : STD_LOGIC;
  signal \n_0_dout[84]_i_2\ : STD_LOGIC;
  signal \n_0_dout[84]_i_3\ : STD_LOGIC;
  signal \n_0_dout[85]_i_1\ : STD_LOGIC;
  signal \n_0_dout[85]_i_2\ : STD_LOGIC;
  signal \n_0_dout[85]_i_3\ : STD_LOGIC;
  signal \n_0_dout[86]_i_1\ : STD_LOGIC;
  signal \n_0_dout[86]_i_2\ : STD_LOGIC;
  signal \n_0_dout[86]_i_3\ : STD_LOGIC;
  signal \n_0_dout[87]_i_1\ : STD_LOGIC;
  signal \n_0_dout[87]_i_2\ : STD_LOGIC;
  signal \n_0_dout[87]_i_3\ : STD_LOGIC;
  signal \n_0_dout[88]_i_1\ : STD_LOGIC;
  signal \n_0_dout[88]_i_2\ : STD_LOGIC;
  signal \n_0_dout[88]_i_3\ : STD_LOGIC;
  signal \n_0_dout[88]_i_4\ : STD_LOGIC;
  signal \n_0_dout[88]_i_5\ : STD_LOGIC;
  signal \n_0_dout[89]_i_1\ : STD_LOGIC;
  signal \n_0_dout[89]_i_2\ : STD_LOGIC;
  signal \n_0_dout[89]_i_3\ : STD_LOGIC;
  signal \n_0_dout[89]_i_4\ : STD_LOGIC;
  signal \n_0_dout[89]_i_5\ : STD_LOGIC;
  signal \n_0_dout[8]_i_1\ : STD_LOGIC;
  signal \n_0_dout[8]_i_2\ : STD_LOGIC;
  signal \n_0_dout[8]_i_3\ : STD_LOGIC;
  signal \n_0_dout[8]_i_4\ : STD_LOGIC;
  signal \n_0_dout[8]_i_5\ : STD_LOGIC;
  signal \n_0_dout[90]_i_1\ : STD_LOGIC;
  signal \n_0_dout[90]_i_2\ : STD_LOGIC;
  signal \n_0_dout[90]_i_3\ : STD_LOGIC;
  signal \n_0_dout[90]_i_4\ : STD_LOGIC;
  signal \n_0_dout[90]_i_5\ : STD_LOGIC;
  signal \n_0_dout[91]_i_1\ : STD_LOGIC;
  signal \n_0_dout[91]_i_2\ : STD_LOGIC;
  signal \n_0_dout[91]_i_3\ : STD_LOGIC;
  signal \n_0_dout[91]_i_4\ : STD_LOGIC;
  signal \n_0_dout[91]_i_5\ : STD_LOGIC;
  signal \n_0_dout[91]_i_6\ : STD_LOGIC;
  signal \n_0_dout[94]_i_1\ : STD_LOGIC;
  signal \n_0_dout[95]_i_1\ : STD_LOGIC;
  signal \n_0_dout[96]_i_1\ : STD_LOGIC;
  signal \n_0_dout[96]_i_2\ : STD_LOGIC;
  signal \n_0_dout[96]_i_3\ : STD_LOGIC;
  signal \n_0_dout[97]_i_1\ : STD_LOGIC;
  signal \n_0_dout[97]_i_2\ : STD_LOGIC;
  signal \n_0_dout[97]_i_3\ : STD_LOGIC;
  signal \n_0_dout[98]_i_1\ : STD_LOGIC;
  signal \n_0_dout[98]_i_2\ : STD_LOGIC;
  signal \n_0_dout[98]_i_3\ : STD_LOGIC;
  signal \n_0_dout[99]_i_1\ : STD_LOGIC;
  signal \n_0_dout[99]_i_2\ : STD_LOGIC;
  signal \n_0_dout[99]_i_3\ : STD_LOGIC;
  signal \n_0_dout[9]_i_1\ : STD_LOGIC;
  signal \n_0_dout[9]_i_2\ : STD_LOGIC;
  signal \n_0_dout[9]_i_3\ : STD_LOGIC;
  signal \n_0_dout[9]_i_4\ : STD_LOGIC;
  signal \n_0_dout[9]_i_5\ : STD_LOGIC;
  signal \n_0_frame[0][0]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][10]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][11]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][1]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][2]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][3]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][4]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][5]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][6]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][7]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][8]_i_1\ : STD_LOGIC;
  signal \n_0_frame[0][9]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][0]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][10]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][11]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][1]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][2]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][3]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][4]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][5]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][6]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][7]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][8]_i_1\ : STD_LOGIC;
  signal \n_0_frame[1][9]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][0]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][10]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][11]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][1]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][2]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][3]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][4]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][5]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][6]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][7]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][8]_i_1\ : STD_LOGIC;
  signal \n_0_frame[2][9]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][0]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][10]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][11]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][1]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][2]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][3]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][4]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][5]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][6]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][7]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][8]_i_1\ : STD_LOGIC;
  signal \n_0_frame[3][9]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][0]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][10]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][11]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][1]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][2]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][3]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][4]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][5]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][6]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][7]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][8]_i_1\ : STD_LOGIC;
  signal \n_0_frame[4][9]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][0]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][10]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][11]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][1]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][2]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][3]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][4]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][5]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][6]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][7]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][8]_i_1\ : STD_LOGIC;
  signal \n_0_frame[5][9]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][0]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][10]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][11]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][1]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][2]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][3]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][4]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][5]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][6]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][7]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][8]_i_1\ : STD_LOGIC;
  signal \n_0_frame[6][9]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][0]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][10]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][11]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][1]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][2]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][3]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][4]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][5]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][6]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][7]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][8]_i_1\ : STD_LOGIC;
  signal \n_0_frame[7][9]_i_1\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[0]_i_1\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[0]_i_2\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[0]_i_3\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[0]_i_4\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[0]_i_5\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[0]_i_6\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[0]_i_7\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[1]_i_1\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[1]_i_2\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[1]_i_3\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[1]_i_4\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[1]_i_5\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[1]_i_6\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[1]_i_7\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[2]_i_1\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[2]_i_2\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[2]_i_3\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[2]_i_4\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[2]_i_5\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[2]_i_6\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[2]_i_7\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[3]_i_1\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[3]_i_2\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[3]_i_3\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[3]_i_4\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[3]_i_5\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[3]_i_6\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[3]_i_7\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[4]_i_1\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[4]_i_2\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[4]_i_3\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[4]_i_4\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[4]_i_5\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[4]_i_6\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[4]_i_7\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[5]_i_1\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[5]_i_2\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[5]_i_3\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[5]_i_4\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[5]_i_5\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[5]_i_6\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[5]_i_7\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[6]_i_1\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[6]_i_2\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[6]_i_3\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[6]_i_4\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[6]_i_5\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[6]_i_6\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[6]_i_7\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[7]_i_1\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[7]_i_2\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[7]_i_3\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[7]_i_4\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[7]_i_5\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[7]_i_6\ : STD_LOGIC;
  signal \n_0_s_channel_is_framed[7]_i_7\ : STD_LOGIC;
  signal \n_0_s_frame_position[0]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[0]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[10]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[10]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[10]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[11]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[11]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[11]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[12]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[12]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[13]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[13]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[13]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[13]_i_5\ : STD_LOGIC;
  signal \n_0_s_frame_position[14]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[14]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[14]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[15]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[15]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[15]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[16]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[16]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[17]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[17]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[17]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[17]_i_5\ : STD_LOGIC;
  signal \n_0_s_frame_position[18]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[18]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[18]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[19]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[19]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[19]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[1]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[1]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[1]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[1]_i_5\ : STD_LOGIC;
  signal \n_0_s_frame_position[20]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[20]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[21]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[21]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[21]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[21]_i_5\ : STD_LOGIC;
  signal \n_0_s_frame_position[22]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[22]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[22]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[23]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[23]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[23]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[24]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[24]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[25]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[25]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[25]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[25]_i_5\ : STD_LOGIC;
  signal \n_0_s_frame_position[26]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[26]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[26]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[27]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[27]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[27]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[28]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[28]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[29]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[29]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[29]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[29]_i_5\ : STD_LOGIC;
  signal \n_0_s_frame_position[2]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[2]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[2]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[30]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[30]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[30]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[31]_i_1\ : STD_LOGIC;
  signal \n_0_s_frame_position[31]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[31]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[31]_i_5\ : STD_LOGIC;
  signal \n_0_s_frame_position[3]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[3]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[3]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[4]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[4]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[5]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[5]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[5]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[5]_i_5\ : STD_LOGIC;
  signal \n_0_s_frame_position[6]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[6]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[6]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[7]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[7]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[7]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[8]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[8]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[9]_i_2\ : STD_LOGIC;
  signal \n_0_s_frame_position[9]_i_3\ : STD_LOGIC;
  signal \n_0_s_frame_position[9]_i_4\ : STD_LOGIC;
  signal \n_0_s_frame_position[9]_i_5\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[0]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[10]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[11]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[12]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[13]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[14]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[15]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[16]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[17]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[18]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[19]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[1]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[20]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[21]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[22]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[23]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[24]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[25]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[26]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[27]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[28]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[29]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[2]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[30]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[31]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[3]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[4]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[5]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[6]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[7]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[8]\ : STD_LOGIC;
  signal \n_0_s_frame_position_reg[9]\ : STD_LOGIC;
  signal n_0_s_receiver_ready_i_1 : STD_LOGIC;
  signal n_0_s_receiver_ready_i_2 : STD_LOGIC;
  signal \n_0_serd_loop[1].i_data_ibuf\ : STD_LOGIC;
  signal \n_0_serd_loop[2].i_data_ibuf\ : STD_LOGIC;
  signal \n_0_serd_loop[3].i_data_ibuf\ : STD_LOGIC;
  signal \n_0_serd_loop[4].i_data_ibuf\ : STD_LOGIC;
  signal \n_0_serd_loop[5].i_data_ibuf\ : STD_LOGIC;
  signal \n_0_serd_loop[6].i_data_ibuf\ : STD_LOGIC;
  signal \n_0_serd_loop[7].i_data_ibuf\ : STD_LOGIC;
  signal \n_1_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_counter_reg[8]_i_1\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_channel_is_framed : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_receiver_ready : STD_LOGIC;
  signal state : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "true";
  signal \NLW_counter_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_serd_loop[0].ISERDESE2_data_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[0].ISERDESE2_data_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[0].ISERDESE2_data_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[0].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[0].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[1].ISERDESE2_data_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[1].ISERDESE2_data_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[1].ISERDESE2_data_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[1].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[1].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[2].ISERDESE2_data_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[2].ISERDESE2_data_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[2].ISERDESE2_data_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[2].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[2].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[3].ISERDESE2_data_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[3].ISERDESE2_data_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[3].ISERDESE2_data_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[3].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[3].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[4].ISERDESE2_data_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[4].ISERDESE2_data_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[4].ISERDESE2_data_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[4].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[4].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[5].ISERDESE2_data_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[5].ISERDESE2_data_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[5].ISERDESE2_data_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[5].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[5].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[6].ISERDESE2_data_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[6].ISERDESE2_data_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[6].ISERDESE2_data_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[6].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[6].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[7].ISERDESE2_data_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[7].ISERDESE2_data_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[7].ISERDESE2_data_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[7].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_serd_loop[7].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of BUFIO_inst : label is "PRIMITIVE";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[0][0]\ : label is "no";
  attribute keep : string;
  attribute keep of \adc_data_serdes_d_reg[0][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[0][1]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[0][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[0][2]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[0][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[0][3]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[0][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[0][4]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[0][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[0][5]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[0][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[1][0]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[1][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[1][1]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[1][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[1][2]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[1][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[1][3]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[1][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[1][4]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[1][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[1][5]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[1][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[2][0]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[2][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[2][1]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[2][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[2][2]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[2][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[2][3]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[2][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[2][4]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[2][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[2][5]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[2][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[3][0]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[3][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[3][1]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[3][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[3][2]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[3][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[3][3]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[3][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[3][4]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[3][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[3][5]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[3][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[4][0]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[4][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[4][1]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[4][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[4][2]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[4][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[4][3]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[4][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[4][4]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[4][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[4][5]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[4][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[5][0]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[5][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[5][1]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[5][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[5][2]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[5][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[5][3]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[5][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[5][4]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[5][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[5][5]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[5][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[6][0]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[6][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[6][1]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[6][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[6][2]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[6][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[6][3]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[6][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[6][4]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[6][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[6][5]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[6][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[7][0]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[7][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[7][1]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[7][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[7][2]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[7][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[7][3]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[7][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[7][4]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[7][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_d_reg[7][5]\ : label is "no";
  attribute keep of \adc_data_serdes_d_reg[7][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[0][0]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[0][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[0][1]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[0][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[0][2]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[0][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[0][3]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[0][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[0][4]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[0][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[0][5]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[0][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[1][0]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[1][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[1][1]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[1][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[1][2]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[1][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[1][3]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[1][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[1][4]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[1][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[1][5]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[1][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[2][0]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[2][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[2][1]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[2][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[2][2]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[2][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[2][3]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[2][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[2][4]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[2][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[2][5]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[2][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[3][0]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[3][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[3][1]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[3][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[3][2]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[3][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[3][3]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[3][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[3][4]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[3][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[3][5]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[3][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[4][0]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[4][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[4][1]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[4][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[4][2]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[4][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[4][3]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[4][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[4][4]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[4][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[4][5]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[4][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[5][0]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[5][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[5][1]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[5][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[5][2]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[5][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[5][3]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[5][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[5][4]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[5][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[5][5]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[5][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[6][0]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[6][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[6][1]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[6][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[6][2]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[6][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[6][3]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[6][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[6][4]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[6][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[6][5]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[6][5]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[7][0]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[7][0]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[7][1]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[7][1]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[7][2]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[7][2]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[7][3]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[7][3]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[7][4]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[7][4]\ : label is "yes";
  attribute equivalent_register_removal of \adc_data_serdes_reg[7][5]\ : label is "no";
  attribute keep of \adc_data_serdes_reg[7][5]\ : label is "yes";
  attribute counter : integer;
  attribute counter of \counter_reg[0]\ : label is 1;
  attribute counter of \counter_reg[10]\ : label is 1;
  attribute counter of \counter_reg[11]\ : label is 1;
  attribute counter of \counter_reg[1]\ : label is 1;
  attribute counter of \counter_reg[2]\ : label is 1;
  attribute counter of \counter_reg[3]\ : label is 1;
  attribute counter of \counter_reg[4]\ : label is 1;
  attribute counter of \counter_reg[5]\ : label is 1;
  attribute counter of \counter_reg[6]\ : label is 1;
  attribute counter of \counter_reg[7]\ : label is 1;
  attribute counter of \counter_reg[8]\ : label is 1;
  attribute counter of \counter_reg[9]\ : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_out[0]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \data_out[11]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \data_out[2]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \data_out[3]_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \data_out[6]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \data_out[7]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \data_out[8]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \data_out[9]_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \dout[107]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dout[121]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \dout[27]_i_6\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dout[35]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dout[59]_i_6\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \dout[64]_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \dout[71]_i_3\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dout[80]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dout[83]_i_3\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dout[91]_i_3\ : label is "soft_lutpair361";
  attribute equivalent_register_removal of \frame_reg[0][0]\ : label is "no";
  attribute keep of \frame_reg[0][0]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][10]\ : label is "no";
  attribute keep of \frame_reg[0][10]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][11]\ : label is "no";
  attribute keep of \frame_reg[0][11]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][1]\ : label is "no";
  attribute keep of \frame_reg[0][1]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][2]\ : label is "no";
  attribute keep of \frame_reg[0][2]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][3]\ : label is "no";
  attribute keep of \frame_reg[0][3]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][4]\ : label is "no";
  attribute keep of \frame_reg[0][4]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][5]\ : label is "no";
  attribute keep of \frame_reg[0][5]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][6]\ : label is "no";
  attribute keep of \frame_reg[0][6]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][7]\ : label is "no";
  attribute keep of \frame_reg[0][7]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][8]\ : label is "no";
  attribute keep of \frame_reg[0][8]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[0][9]\ : label is "no";
  attribute keep of \frame_reg[0][9]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][0]\ : label is "no";
  attribute keep of \frame_reg[1][0]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][10]\ : label is "no";
  attribute keep of \frame_reg[1][10]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][11]\ : label is "no";
  attribute keep of \frame_reg[1][11]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][1]\ : label is "no";
  attribute keep of \frame_reg[1][1]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][2]\ : label is "no";
  attribute keep of \frame_reg[1][2]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][3]\ : label is "no";
  attribute keep of \frame_reg[1][3]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][4]\ : label is "no";
  attribute keep of \frame_reg[1][4]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][5]\ : label is "no";
  attribute keep of \frame_reg[1][5]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][6]\ : label is "no";
  attribute keep of \frame_reg[1][6]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][7]\ : label is "no";
  attribute keep of \frame_reg[1][7]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][8]\ : label is "no";
  attribute keep of \frame_reg[1][8]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[1][9]\ : label is "no";
  attribute keep of \frame_reg[1][9]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][0]\ : label is "no";
  attribute keep of \frame_reg[2][0]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][10]\ : label is "no";
  attribute keep of \frame_reg[2][10]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][11]\ : label is "no";
  attribute keep of \frame_reg[2][11]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][1]\ : label is "no";
  attribute keep of \frame_reg[2][1]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][2]\ : label is "no";
  attribute keep of \frame_reg[2][2]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][3]\ : label is "no";
  attribute keep of \frame_reg[2][3]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][4]\ : label is "no";
  attribute keep of \frame_reg[2][4]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][5]\ : label is "no";
  attribute keep of \frame_reg[2][5]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][6]\ : label is "no";
  attribute keep of \frame_reg[2][6]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][7]\ : label is "no";
  attribute keep of \frame_reg[2][7]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][8]\ : label is "no";
  attribute keep of \frame_reg[2][8]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[2][9]\ : label is "no";
  attribute keep of \frame_reg[2][9]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][0]\ : label is "no";
  attribute keep of \frame_reg[3][0]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][10]\ : label is "no";
  attribute keep of \frame_reg[3][10]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][11]\ : label is "no";
  attribute keep of \frame_reg[3][11]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][1]\ : label is "no";
  attribute keep of \frame_reg[3][1]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][2]\ : label is "no";
  attribute keep of \frame_reg[3][2]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][3]\ : label is "no";
  attribute keep of \frame_reg[3][3]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][4]\ : label is "no";
  attribute keep of \frame_reg[3][4]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][5]\ : label is "no";
  attribute keep of \frame_reg[3][5]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][6]\ : label is "no";
  attribute keep of \frame_reg[3][6]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][7]\ : label is "no";
  attribute keep of \frame_reg[3][7]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][8]\ : label is "no";
  attribute keep of \frame_reg[3][8]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[3][9]\ : label is "no";
  attribute keep of \frame_reg[3][9]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][0]\ : label is "no";
  attribute keep of \frame_reg[4][0]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][10]\ : label is "no";
  attribute keep of \frame_reg[4][10]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][11]\ : label is "no";
  attribute keep of \frame_reg[4][11]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][1]\ : label is "no";
  attribute keep of \frame_reg[4][1]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][2]\ : label is "no";
  attribute keep of \frame_reg[4][2]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][3]\ : label is "no";
  attribute keep of \frame_reg[4][3]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][4]\ : label is "no";
  attribute keep of \frame_reg[4][4]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][5]\ : label is "no";
  attribute keep of \frame_reg[4][5]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][6]\ : label is "no";
  attribute keep of \frame_reg[4][6]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][7]\ : label is "no";
  attribute keep of \frame_reg[4][7]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][8]\ : label is "no";
  attribute keep of \frame_reg[4][8]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[4][9]\ : label is "no";
  attribute keep of \frame_reg[4][9]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][0]\ : label is "no";
  attribute keep of \frame_reg[5][0]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][10]\ : label is "no";
  attribute keep of \frame_reg[5][10]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][11]\ : label is "no";
  attribute keep of \frame_reg[5][11]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][1]\ : label is "no";
  attribute keep of \frame_reg[5][1]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][2]\ : label is "no";
  attribute keep of \frame_reg[5][2]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][3]\ : label is "no";
  attribute keep of \frame_reg[5][3]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][4]\ : label is "no";
  attribute keep of \frame_reg[5][4]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][5]\ : label is "no";
  attribute keep of \frame_reg[5][5]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][6]\ : label is "no";
  attribute keep of \frame_reg[5][6]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][7]\ : label is "no";
  attribute keep of \frame_reg[5][7]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][8]\ : label is "no";
  attribute keep of \frame_reg[5][8]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[5][9]\ : label is "no";
  attribute keep of \frame_reg[5][9]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][0]\ : label is "no";
  attribute keep of \frame_reg[6][0]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][10]\ : label is "no";
  attribute keep of \frame_reg[6][10]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][11]\ : label is "no";
  attribute keep of \frame_reg[6][11]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][1]\ : label is "no";
  attribute keep of \frame_reg[6][1]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][2]\ : label is "no";
  attribute keep of \frame_reg[6][2]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][3]\ : label is "no";
  attribute keep of \frame_reg[6][3]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][4]\ : label is "no";
  attribute keep of \frame_reg[6][4]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][5]\ : label is "no";
  attribute keep of \frame_reg[6][5]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][6]\ : label is "no";
  attribute keep of \frame_reg[6][6]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][7]\ : label is "no";
  attribute keep of \frame_reg[6][7]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][8]\ : label is "no";
  attribute keep of \frame_reg[6][8]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[6][9]\ : label is "no";
  attribute keep of \frame_reg[6][9]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][0]\ : label is "no";
  attribute keep of \frame_reg[7][0]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][10]\ : label is "no";
  attribute keep of \frame_reg[7][10]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][11]\ : label is "no";
  attribute keep of \frame_reg[7][11]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][1]\ : label is "no";
  attribute keep of \frame_reg[7][1]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][2]\ : label is "no";
  attribute keep of \frame_reg[7][2]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][3]\ : label is "no";
  attribute keep of \frame_reg[7][3]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][4]\ : label is "no";
  attribute keep of \frame_reg[7][4]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][5]\ : label is "no";
  attribute keep of \frame_reg[7][5]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][6]\ : label is "no";
  attribute keep of \frame_reg[7][6]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][7]\ : label is "no";
  attribute keep of \frame_reg[7][7]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][8]\ : label is "no";
  attribute keep of \frame_reg[7][8]\ : label is "yes";
  attribute equivalent_register_removal of \frame_reg[7][9]\ : label is "no";
  attribute keep of \frame_reg[7][9]\ : label is "yes";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_clk_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_clk_ibuf : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of i_clk_ibuf : label is "IBUFGDS";
  attribute box_type of i_clk_ibuf : label is "PRIMITIVE";
  attribute equivalent_register_removal of \s_channel_is_framed_reg[0]\ : label is "no";
  attribute keep of \s_channel_is_framed_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \s_channel_is_framed_reg[1]\ : label is "no";
  attribute keep of \s_channel_is_framed_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \s_channel_is_framed_reg[2]\ : label is "no";
  attribute keep of \s_channel_is_framed_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \s_channel_is_framed_reg[3]\ : label is "no";
  attribute keep of \s_channel_is_framed_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \s_channel_is_framed_reg[4]\ : label is "no";
  attribute keep of \s_channel_is_framed_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \s_channel_is_framed_reg[5]\ : label is "no";
  attribute keep of \s_channel_is_framed_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \s_channel_is_framed_reg[6]\ : label is "no";
  attribute keep of \s_channel_is_framed_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \s_channel_is_framed_reg[7]\ : label is "no";
  attribute keep of \s_channel_is_framed_reg[7]\ : label is "yes";
  attribute box_type of \serd_loop[0].ISERDESE2_data\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \serd_loop[0].i_data_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \serd_loop[0].i_data_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \serd_loop[0].i_data_ibuf\ : label is "AUTO";
  attribute box_type of \serd_loop[0].i_data_ibuf\ : label is "PRIMITIVE";
  attribute box_type of \serd_loop[1].ISERDESE2_data\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \serd_loop[1].i_data_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \serd_loop[1].i_data_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \serd_loop[1].i_data_ibuf\ : label is "AUTO";
  attribute box_type of \serd_loop[1].i_data_ibuf\ : label is "PRIMITIVE";
  attribute box_type of \serd_loop[2].ISERDESE2_data\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \serd_loop[2].i_data_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \serd_loop[2].i_data_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \serd_loop[2].i_data_ibuf\ : label is "AUTO";
  attribute box_type of \serd_loop[2].i_data_ibuf\ : label is "PRIMITIVE";
  attribute box_type of \serd_loop[3].ISERDESE2_data\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \serd_loop[3].i_data_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \serd_loop[3].i_data_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \serd_loop[3].i_data_ibuf\ : label is "AUTO";
  attribute box_type of \serd_loop[3].i_data_ibuf\ : label is "PRIMITIVE";
  attribute box_type of \serd_loop[4].ISERDESE2_data\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \serd_loop[4].i_data_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \serd_loop[4].i_data_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \serd_loop[4].i_data_ibuf\ : label is "AUTO";
  attribute box_type of \serd_loop[4].i_data_ibuf\ : label is "PRIMITIVE";
  attribute box_type of \serd_loop[5].ISERDESE2_data\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \serd_loop[5].i_data_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \serd_loop[5].i_data_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \serd_loop[5].i_data_ibuf\ : label is "AUTO";
  attribute box_type of \serd_loop[5].i_data_ibuf\ : label is "PRIMITIVE";
  attribute box_type of \serd_loop[6].ISERDESE2_data\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \serd_loop[6].i_data_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \serd_loop[6].i_data_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \serd_loop[6].i_data_ibuf\ : label is "AUTO";
  attribute box_type of \serd_loop[6].i_data_ibuf\ : label is "PRIMITIVE";
  attribute box_type of \serd_loop[7].ISERDESE2_data\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \serd_loop[7].i_data_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \serd_loop[7].i_data_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \serd_loop[7].i_data_ibuf\ : label is "AUTO";
  attribute box_type of \serd_loop[7].i_data_ibuf\ : label is "PRIMITIVE";
  attribute box_type of serdes_clk_div_bufr : label is "PRIMITIVE";
  attribute equivalent_register_removal of state_reg : label is "no";
  attribute keep of state_reg : label is "yes";
begin
  CLK <= \^clk\;
  O1 <= \^o1\;
  O3(100 downto 0) <= \^o3\(100 downto 0);
  adc_data_valid_in <= \^adc_data_valid_in\;
  adc_sel <= \^adc_sel\;
BUFIO_inst: unisim.vcomponents.BUFIO
    port map (
      I => I,
      O => \^clk\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\adc_data_d_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(0),
      Q => \adc_data_d_reg[0]_27\(0),
      R => \<const0>\
    );
\adc_data_d_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(10),
      Q => \adc_data_d_reg[0]_27\(10),
      R => \<const0>\
    );
\adc_data_d_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(11),
      Q => \adc_data_d_reg[0]_27\(11),
      R => \<const0>\
    );
\adc_data_d_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(1),
      Q => \adc_data_d_reg[0]_27\(1),
      R => \<const0>\
    );
\adc_data_d_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(2),
      Q => \adc_data_d_reg[0]_27\(2),
      R => \<const0>\
    );
\adc_data_d_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(3),
      Q => \adc_data_d_reg[0]_27\(3),
      R => \<const0>\
    );
\adc_data_d_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(4),
      Q => \adc_data_d_reg[0]_27\(4),
      R => \<const0>\
    );
\adc_data_d_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(5),
      Q => \adc_data_d_reg[0]_27\(5),
      R => \<const0>\
    );
\adc_data_d_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(6),
      Q => \adc_data_d_reg[0]_27\(6),
      R => \<const0>\
    );
\adc_data_d_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(7),
      Q => \adc_data_d_reg[0]_27\(7),
      R => \<const0>\
    );
\adc_data_d_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(8),
      Q => \adc_data_d_reg[0]_27\(8),
      R => \<const0>\
    );
\adc_data_d_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[0]_28\(9),
      Q => \adc_data_d_reg[0]_27\(9),
      R => \<const0>\
    );
\adc_data_d_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[1]_26\(0),
      Q => data95(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(25),
      Q => data85(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(26),
      Q => data84(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(16),
      Q => data94(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(17),
      Q => data93(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(18),
      Q => data92(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(19),
      Q => data91(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(20),
      Q => data90(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(21),
      Q => data89(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(22),
      Q => data88(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(23),
      Q => data87(27),
      R => \<const0>\
    );
\adc_data_d_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data95(24),
      Q => data86(27),
      R => \<const0>\
    );
\adc_data_d_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[2]_25\(0),
      Q => data82(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(41),
      Q => data72(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(42),
      Q => data71(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(32),
      Q => data81(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(33),
      Q => data80(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(34),
      Q => data79(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(35),
      Q => data78(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(36),
      Q => data77(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(37),
      Q => data76(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(38),
      Q => data75(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(39),
      Q => data74(43),
      R => \<const0>\
    );
\adc_data_d_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data82(40),
      Q => data73(43),
      R => \<const0>\
    );
\adc_data_d_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[3]_24\(0),
      Q => data69(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(57),
      Q => data59(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(58),
      Q => data58(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(48),
      Q => data68(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(49),
      Q => data67(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(50),
      Q => data66(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(51),
      Q => data65(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(52),
      Q => data64(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(53),
      Q => data63(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(54),
      Q => data62(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(55),
      Q => data61(59),
      R => \<const0>\
    );
\adc_data_d_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data69(56),
      Q => data60(59),
      R => \<const0>\
    );
\adc_data_d_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[4]_32\(0),
      Q => data56(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(73),
      Q => data46(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(74),
      Q => data45(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(64),
      Q => data55(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(65),
      Q => data54(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(66),
      Q => data53(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(67),
      Q => data52(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(68),
      Q => data51(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(69),
      Q => data50(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(70),
      Q => data49(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(71),
      Q => data48(75),
      R => \<const0>\
    );
\adc_data_d_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data56(72),
      Q => data47(75),
      R => \<const0>\
    );
\adc_data_d_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[5]_31\(0),
      Q => data42(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(89),
      Q => data32(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(90),
      Q => data31(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(80),
      Q => data41(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(81),
      Q => data40(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(82),
      Q => data39(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(83),
      Q => data38(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(84),
      Q => data37(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(85),
      Q => data36(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(86),
      Q => data35(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(87),
      Q => data34(91),
      R => \<const0>\
    );
\adc_data_d_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data42(88),
      Q => data33(91),
      R => \<const0>\
    );
\adc_data_d_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[6]_30\(0),
      Q => data28(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(105),
      Q => data18(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(106),
      Q => data17(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(96),
      Q => data27(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(97),
      Q => data26(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(98),
      Q => data25(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(99),
      Q => data24(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(100),
      Q => data23(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(101),
      Q => data22(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(102),
      Q => data21(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(103),
      Q => data20(107),
      R => \<const0>\
    );
\adc_data_d_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data28(104),
      Q => data19(107),
      R => \<const0>\
    );
\adc_data_d_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_reg[7]_29\(0),
      Q => data14(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(121),
      Q => data4(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(122),
      Q => data3(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(112),
      Q => data13(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(113),
      Q => data12(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(114),
      Q => data11(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(115),
      Q => data10(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(116),
      Q => data9(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(117),
      Q => data8(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(118),
      Q => data7(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(119),
      Q => data6(123),
      R => \<const0>\
    );
\adc_data_d_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => data14(120),
      Q => data5(123),
      R => \<const0>\
    );
\adc_data_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[0]_6\(0),
      Q => \adc_data_reg[0]_28\(0),
      R => \<const0>\
    );
\adc_data_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[0]_7\(4),
      Q => \adc_data_reg[0]_28\(10),
      R => \<const0>\
    );
\adc_data_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[0]_7\(5),
      Q => \adc_data_reg[0]_28\(11),
      R => \<const0>\
    );
\adc_data_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[0]_6\(1),
      Q => \adc_data_reg[0]_28\(1),
      R => \<const0>\
    );
\adc_data_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[0]_6\(2),
      Q => \adc_data_reg[0]_28\(2),
      R => \<const0>\
    );
\adc_data_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[0]_6\(3),
      Q => \adc_data_reg[0]_28\(3),
      R => \<const0>\
    );
\adc_data_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[0]_6\(4),
      Q => \adc_data_reg[0]_28\(4),
      R => \<const0>\
    );
\adc_data_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[0]_6\(5),
      Q => \adc_data_reg[0]_28\(5),
      R => \<const0>\
    );
\adc_data_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[0]_7\(0),
      Q => \adc_data_reg[0]_28\(6),
      R => \<const0>\
    );
\adc_data_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[0]_7\(1),
      Q => \adc_data_reg[0]_28\(7),
      R => \<const0>\
    );
\adc_data_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[0]_7\(2),
      Q => \adc_data_reg[0]_28\(8),
      R => \<const0>\
    );
\adc_data_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[0]_7\(3),
      Q => \adc_data_reg[0]_28\(9),
      R => \<const0>\
    );
\adc_data_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[1]_4\(0),
      Q => \adc_data_reg[1]_26\(0),
      R => \<const0>\
    );
\adc_data_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[1]_5\(4),
      Q => data95(25),
      R => \<const0>\
    );
\adc_data_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[1]_5\(5),
      Q => data95(26),
      R => \<const0>\
    );
\adc_data_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[1]_4\(1),
      Q => data95(16),
      R => \<const0>\
    );
\adc_data_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[1]_4\(2),
      Q => data95(17),
      R => \<const0>\
    );
\adc_data_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[1]_4\(3),
      Q => data95(18),
      R => \<const0>\
    );
\adc_data_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[1]_4\(4),
      Q => data95(19),
      R => \<const0>\
    );
\adc_data_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[1]_4\(5),
      Q => data95(20),
      R => \<const0>\
    );
\adc_data_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[1]_5\(0),
      Q => data95(21),
      R => \<const0>\
    );
\adc_data_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[1]_5\(1),
      Q => data95(22),
      R => \<const0>\
    );
\adc_data_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[1]_5\(2),
      Q => data95(23),
      R => \<const0>\
    );
\adc_data_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[1]_5\(3),
      Q => data95(24),
      R => \<const0>\
    );
\adc_data_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[2]_2\(0),
      Q => \adc_data_reg[2]_25\(0),
      R => \<const0>\
    );
\adc_data_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[2]_3\(4),
      Q => data82(41),
      R => \<const0>\
    );
\adc_data_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[2]_3\(5),
      Q => data82(42),
      R => \<const0>\
    );
\adc_data_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[2]_2\(1),
      Q => data82(32),
      R => \<const0>\
    );
\adc_data_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[2]_2\(2),
      Q => data82(33),
      R => \<const0>\
    );
\adc_data_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[2]_2\(3),
      Q => data82(34),
      R => \<const0>\
    );
\adc_data_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[2]_2\(4),
      Q => data82(35),
      R => \<const0>\
    );
\adc_data_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[2]_2\(5),
      Q => data82(36),
      R => \<const0>\
    );
\adc_data_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[2]_3\(0),
      Q => data82(37),
      R => \<const0>\
    );
\adc_data_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[2]_3\(1),
      Q => data82(38),
      R => \<const0>\
    );
\adc_data_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[2]_3\(2),
      Q => data82(39),
      R => \<const0>\
    );
\adc_data_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[2]_3\(3),
      Q => data82(40),
      R => \<const0>\
    );
\adc_data_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[3]_0\(0),
      Q => \adc_data_reg[3]_24\(0),
      R => \<const0>\
    );
\adc_data_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[3]_1\(4),
      Q => data69(57),
      R => \<const0>\
    );
\adc_data_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[3]_1\(5),
      Q => data69(58),
      R => \<const0>\
    );
\adc_data_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[3]_0\(1),
      Q => data69(48),
      R => \<const0>\
    );
\adc_data_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[3]_0\(2),
      Q => data69(49),
      R => \<const0>\
    );
\adc_data_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[3]_0\(3),
      Q => data69(50),
      R => \<const0>\
    );
\adc_data_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[3]_0\(4),
      Q => data69(51),
      R => \<const0>\
    );
\adc_data_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[3]_0\(5),
      Q => data69(52),
      R => \<const0>\
    );
\adc_data_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[3]_1\(0),
      Q => data69(53),
      R => \<const0>\
    );
\adc_data_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[3]_1\(1),
      Q => data69(54),
      R => \<const0>\
    );
\adc_data_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[3]_1\(2),
      Q => data69(55),
      R => \<const0>\
    );
\adc_data_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[3]_1\(3),
      Q => data69(56),
      R => \<const0>\
    );
\adc_data_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[4]_14\(0),
      Q => \adc_data_reg[4]_32\(0),
      R => \<const0>\
    );
\adc_data_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[4]_15\(4),
      Q => data56(73),
      R => \<const0>\
    );
\adc_data_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[4]_15\(5),
      Q => data56(74),
      R => \<const0>\
    );
\adc_data_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[4]_14\(1),
      Q => data56(64),
      R => \<const0>\
    );
\adc_data_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[4]_14\(2),
      Q => data56(65),
      R => \<const0>\
    );
\adc_data_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[4]_14\(3),
      Q => data56(66),
      R => \<const0>\
    );
\adc_data_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[4]_14\(4),
      Q => data56(67),
      R => \<const0>\
    );
\adc_data_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[4]_14\(5),
      Q => data56(68),
      R => \<const0>\
    );
\adc_data_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[4]_15\(0),
      Q => data56(69),
      R => \<const0>\
    );
\adc_data_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[4]_15\(1),
      Q => data56(70),
      R => \<const0>\
    );
\adc_data_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[4]_15\(2),
      Q => data56(71),
      R => \<const0>\
    );
\adc_data_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[4]_15\(3),
      Q => data56(72),
      R => \<const0>\
    );
\adc_data_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[5]_12\(0),
      Q => \adc_data_reg[5]_31\(0),
      R => \<const0>\
    );
\adc_data_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[5]_13\(4),
      Q => data42(89),
      R => \<const0>\
    );
\adc_data_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[5]_13\(5),
      Q => data42(90),
      R => \<const0>\
    );
\adc_data_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[5]_12\(1),
      Q => data42(80),
      R => \<const0>\
    );
\adc_data_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[5]_12\(2),
      Q => data42(81),
      R => \<const0>\
    );
\adc_data_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[5]_12\(3),
      Q => data42(82),
      R => \<const0>\
    );
\adc_data_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[5]_12\(4),
      Q => data42(83),
      R => \<const0>\
    );
\adc_data_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[5]_12\(5),
      Q => data42(84),
      R => \<const0>\
    );
\adc_data_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[5]_13\(0),
      Q => data42(85),
      R => \<const0>\
    );
\adc_data_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[5]_13\(1),
      Q => data42(86),
      R => \<const0>\
    );
\adc_data_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[5]_13\(2),
      Q => data42(87),
      R => \<const0>\
    );
\adc_data_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[5]_13\(3),
      Q => data42(88),
      R => \<const0>\
    );
\adc_data_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[6]_10\(0),
      Q => \adc_data_reg[6]_30\(0),
      R => \<const0>\
    );
\adc_data_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[6]_11\(4),
      Q => data28(105),
      R => \<const0>\
    );
\adc_data_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[6]_11\(5),
      Q => data28(106),
      R => \<const0>\
    );
\adc_data_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[6]_10\(1),
      Q => data28(96),
      R => \<const0>\
    );
\adc_data_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[6]_10\(2),
      Q => data28(97),
      R => \<const0>\
    );
\adc_data_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[6]_10\(3),
      Q => data28(98),
      R => \<const0>\
    );
\adc_data_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[6]_10\(4),
      Q => data28(99),
      R => \<const0>\
    );
\adc_data_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[6]_10\(5),
      Q => data28(100),
      R => \<const0>\
    );
\adc_data_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[6]_11\(0),
      Q => data28(101),
      R => \<const0>\
    );
\adc_data_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[6]_11\(1),
      Q => data28(102),
      R => \<const0>\
    );
\adc_data_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[6]_11\(2),
      Q => data28(103),
      R => \<const0>\
    );
\adc_data_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[6]_11\(3),
      Q => data28(104),
      R => \<const0>\
    );
\adc_data_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[7]_8\(0),
      Q => \adc_data_reg[7]_29\(0),
      R => \<const0>\
    );
\adc_data_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[7]_9\(4),
      Q => data14(121),
      R => \<const0>\
    );
\adc_data_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[7]_9\(5),
      Q => data14(122),
      R => \<const0>\
    );
\adc_data_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[7]_8\(1),
      Q => data14(112),
      R => \<const0>\
    );
\adc_data_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[7]_8\(2),
      Q => data14(113),
      R => \<const0>\
    );
\adc_data_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[7]_8\(3),
      Q => data14(114),
      R => \<const0>\
    );
\adc_data_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[7]_8\(4),
      Q => data14(115),
      R => \<const0>\
    );
\adc_data_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes[7]_8\(5),
      Q => data14(116),
      R => \<const0>\
    );
\adc_data_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[7]_9\(0),
      Q => data14(117),
      R => \<const0>\
    );
\adc_data_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[7]_9\(1),
      Q => data14(118),
      R => \<const0>\
    );
\adc_data_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[7]_9\(2),
      Q => data14(119),
      R => \<const0>\
    );
\adc_data_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \^adc_sel\,
      D => \adc_data_serdes_d[7]_9\(3),
      Q => data14(120),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[0]_6\(0),
      Q => \adc_data_serdes_d[0]_7\(0),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[0]_6\(1),
      Q => \adc_data_serdes_d[0]_7\(1),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[0]_6\(2),
      Q => \adc_data_serdes_d[0]_7\(2),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[0]_6\(3),
      Q => \adc_data_serdes_d[0]_7\(3),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[0]_6\(4),
      Q => \adc_data_serdes_d[0]_7\(4),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[0]_6\(5),
      Q => \adc_data_serdes_d[0]_7\(5),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[1]_4\(0),
      Q => \adc_data_serdes_d[1]_5\(0),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[1]_4\(1),
      Q => \adc_data_serdes_d[1]_5\(1),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[1]_4\(2),
      Q => \adc_data_serdes_d[1]_5\(2),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[1]_4\(3),
      Q => \adc_data_serdes_d[1]_5\(3),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[1]_4\(4),
      Q => \adc_data_serdes_d[1]_5\(4),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[1]_4\(5),
      Q => \adc_data_serdes_d[1]_5\(5),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[2]_2\(0),
      Q => \adc_data_serdes_d[2]_3\(0),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[2]_2\(1),
      Q => \adc_data_serdes_d[2]_3\(1),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[2]_2\(2),
      Q => \adc_data_serdes_d[2]_3\(2),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[2]_2\(3),
      Q => \adc_data_serdes_d[2]_3\(3),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[2]_2\(4),
      Q => \adc_data_serdes_d[2]_3\(4),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[2]_2\(5),
      Q => \adc_data_serdes_d[2]_3\(5),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[3]_0\(0),
      Q => \adc_data_serdes_d[3]_1\(0),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[3]_0\(1),
      Q => \adc_data_serdes_d[3]_1\(1),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[3]_0\(2),
      Q => \adc_data_serdes_d[3]_1\(2),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[3]_0\(3),
      Q => \adc_data_serdes_d[3]_1\(3),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[3]_0\(4),
      Q => \adc_data_serdes_d[3]_1\(4),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[3]_0\(5),
      Q => \adc_data_serdes_d[3]_1\(5),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[4]_14\(0),
      Q => \adc_data_serdes_d[4]_15\(0),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[4]_14\(1),
      Q => \adc_data_serdes_d[4]_15\(1),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[4]_14\(2),
      Q => \adc_data_serdes_d[4]_15\(2),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[4]_14\(3),
      Q => \adc_data_serdes_d[4]_15\(3),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[4]_14\(4),
      Q => \adc_data_serdes_d[4]_15\(4),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[4]_14\(5),
      Q => \adc_data_serdes_d[4]_15\(5),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[5]_12\(0),
      Q => \adc_data_serdes_d[5]_13\(0),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[5]_12\(1),
      Q => \adc_data_serdes_d[5]_13\(1),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[5]_12\(2),
      Q => \adc_data_serdes_d[5]_13\(2),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[5]_12\(3),
      Q => \adc_data_serdes_d[5]_13\(3),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[5]_12\(4),
      Q => \adc_data_serdes_d[5]_13\(4),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[5]_12\(5),
      Q => \adc_data_serdes_d[5]_13\(5),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[6]_10\(0),
      Q => \adc_data_serdes_d[6]_11\(0),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[6]_10\(1),
      Q => \adc_data_serdes_d[6]_11\(1),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[6]_10\(2),
      Q => \adc_data_serdes_d[6]_11\(2),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[6]_10\(3),
      Q => \adc_data_serdes_d[6]_11\(3),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[6]_10\(4),
      Q => \adc_data_serdes_d[6]_11\(4),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[6]_10\(5),
      Q => \adc_data_serdes_d[6]_11\(5),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[7]_8\(0),
      Q => \adc_data_serdes_d[7]_9\(0),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[7]_8\(1),
      Q => \adc_data_serdes_d[7]_9\(1),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[7]_8\(2),
      Q => \adc_data_serdes_d[7]_9\(2),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[7]_8\(3),
      Q => \adc_data_serdes_d[7]_9\(3),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[7]_8\(4),
      Q => \adc_data_serdes_d[7]_9\(4),
      R => \<const0>\
    );
\adc_data_serdes_d_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \adc_data_serdes[7]_8\(5),
      Q => \adc_data_serdes_d[7]_9\(5),
      R => \<const0>\
    );
\adc_data_serdes_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q141_out,
      Q => \adc_data_serdes[0]_6\(0),
      R => \<const0>\
    );
\adc_data_serdes_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q240_out,
      Q => \adc_data_serdes[0]_6\(1),
      R => \<const0>\
    );
\adc_data_serdes_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q339_out,
      Q => \adc_data_serdes[0]_6\(2),
      R => \<const0>\
    );
\adc_data_serdes_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q438_out,
      Q => \adc_data_serdes[0]_6\(3),
      R => \<const0>\
    );
\adc_data_serdes_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q537_out,
      Q => \adc_data_serdes[0]_6\(4),
      R => \<const0>\
    );
\adc_data_serdes_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q636_out,
      Q => \adc_data_serdes[0]_6\(5),
      R => \<const0>\
    );
\adc_data_serdes_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q135_out,
      Q => \adc_data_serdes[1]_4\(0),
      R => \<const0>\
    );
\adc_data_serdes_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q234_out,
      Q => \adc_data_serdes[1]_4\(1),
      R => \<const0>\
    );
\adc_data_serdes_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q333_out,
      Q => \adc_data_serdes[1]_4\(2),
      R => \<const0>\
    );
\adc_data_serdes_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q432_out,
      Q => \adc_data_serdes[1]_4\(3),
      R => \<const0>\
    );
\adc_data_serdes_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q531_out,
      Q => \adc_data_serdes[1]_4\(4),
      R => \<const0>\
    );
\adc_data_serdes_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q630_out,
      Q => \adc_data_serdes[1]_4\(5),
      R => \<const0>\
    );
\adc_data_serdes_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q129_out,
      Q => \adc_data_serdes[2]_2\(0),
      R => \<const0>\
    );
\adc_data_serdes_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q228_out,
      Q => \adc_data_serdes[2]_2\(1),
      R => \<const0>\
    );
\adc_data_serdes_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q327_out,
      Q => \adc_data_serdes[2]_2\(2),
      R => \<const0>\
    );
\adc_data_serdes_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q426_out,
      Q => \adc_data_serdes[2]_2\(3),
      R => \<const0>\
    );
\adc_data_serdes_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q525_out,
      Q => \adc_data_serdes[2]_2\(4),
      R => \<const0>\
    );
\adc_data_serdes_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q624_out,
      Q => \adc_data_serdes[2]_2\(5),
      R => \<const0>\
    );
\adc_data_serdes_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q123_out,
      Q => \adc_data_serdes[3]_0\(0),
      R => \<const0>\
    );
\adc_data_serdes_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q222_out,
      Q => \adc_data_serdes[3]_0\(1),
      R => \<const0>\
    );
\adc_data_serdes_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q321_out,
      Q => \adc_data_serdes[3]_0\(2),
      R => \<const0>\
    );
\adc_data_serdes_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q420_out,
      Q => \adc_data_serdes[3]_0\(3),
      R => \<const0>\
    );
\adc_data_serdes_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q519_out,
      Q => \adc_data_serdes[3]_0\(4),
      R => \<const0>\
    );
\adc_data_serdes_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q618_out,
      Q => \adc_data_serdes[3]_0\(5),
      R => \<const0>\
    );
\adc_data_serdes_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q117_out,
      Q => \adc_data_serdes[4]_14\(0),
      R => \<const0>\
    );
\adc_data_serdes_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q216_out,
      Q => \adc_data_serdes[4]_14\(1),
      R => \<const0>\
    );
\adc_data_serdes_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q315_out,
      Q => \adc_data_serdes[4]_14\(2),
      R => \<const0>\
    );
\adc_data_serdes_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q414_out,
      Q => \adc_data_serdes[4]_14\(3),
      R => \<const0>\
    );
\adc_data_serdes_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q513_out,
      Q => \adc_data_serdes[4]_14\(4),
      R => \<const0>\
    );
\adc_data_serdes_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q612_out,
      Q => \adc_data_serdes[4]_14\(5),
      R => \<const0>\
    );
\adc_data_serdes_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q111_out,
      Q => \adc_data_serdes[5]_12\(0),
      R => \<const0>\
    );
\adc_data_serdes_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q210_out,
      Q => \adc_data_serdes[5]_12\(1),
      R => \<const0>\
    );
\adc_data_serdes_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q39_out,
      Q => \adc_data_serdes[5]_12\(2),
      R => \<const0>\
    );
\adc_data_serdes_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q48_out,
      Q => \adc_data_serdes[5]_12\(3),
      R => \<const0>\
    );
\adc_data_serdes_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q57_out,
      Q => \adc_data_serdes[5]_12\(4),
      R => \<const0>\
    );
\adc_data_serdes_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q66_out,
      Q => \adc_data_serdes[5]_12\(5),
      R => \<const0>\
    );
\adc_data_serdes_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q15_out,
      Q => \adc_data_serdes[6]_10\(0),
      R => \<const0>\
    );
\adc_data_serdes_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q24_out,
      Q => \adc_data_serdes[6]_10\(1),
      R => \<const0>\
    );
\adc_data_serdes_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q33_out,
      Q => \adc_data_serdes[6]_10\(2),
      R => \<const0>\
    );
\adc_data_serdes_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q42_out,
      Q => \adc_data_serdes[6]_10\(3),
      R => \<const0>\
    );
\adc_data_serdes_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q51_out,
      Q => \adc_data_serdes[6]_10\(4),
      R => \<const0>\
    );
\adc_data_serdes_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q60_out,
      Q => \adc_data_serdes[6]_10\(5),
      R => \<const0>\
    );
\adc_data_serdes_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q1,
      Q => \adc_data_serdes[7]_8\(0),
      R => \<const0>\
    );
\adc_data_serdes_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q2,
      Q => \adc_data_serdes[7]_8\(1),
      R => \<const0>\
    );
\adc_data_serdes_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q3,
      Q => \adc_data_serdes[7]_8\(2),
      R => \<const0>\
    );
\adc_data_serdes_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q4,
      Q => \adc_data_serdes[7]_8\(3),
      R => \<const0>\
    );
\adc_data_serdes_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q5,
      Q => \adc_data_serdes[7]_8\(4),
      R => \<const0>\
    );
\adc_data_serdes_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => Q6,
      Q => \adc_data_serdes[7]_8\(5),
      R => \<const0>\
    );
adc_sel_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^adc_sel\,
      O => n_0_adc_sel_i_1
    );
adc_sel_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \^adc_sel\,
      Q => \^adc_data_valid_in\,
      R => \<const0>\
    );
adc_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => n_0_adc_sel_i_1,
      Q => \^adc_sel\,
      R => \<const0>\
    );
\counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => test_patt_en,
      O => \n_0_counter[0]_i_1\
    );
\counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(83),
      O => \n_0_counter[0]_i_3\
    );
\counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(82),
      O => \n_0_counter[0]_i_4\
    );
\counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(81),
      O => \n_0_counter[0]_i_5\
    );
\counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => data30(80),
      O => \n_0_counter[0]_i_6\
    );
\counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(87),
      O => \n_0_counter[4]_i_2\
    );
\counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(86),
      O => \n_0_counter[4]_i_3\
    );
\counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(85),
      O => \n_0_counter[4]_i_4\
    );
\counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(84),
      O => \n_0_counter[4]_i_5\
    );
\counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(91),
      O => \n_0_counter[8]_i_2\
    );
\counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(90),
      O => \n_0_counter[8]_i_3\
    );
\counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(89),
      O => \n_0_counter[8]_i_4\
    );
\counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => data30(88),
      O => \n_0_counter[8]_i_5\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_7_counter_reg[0]_i_2\,
      Q => data30(80),
      R => \<const0>\
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_counter_reg[0]_i_2\,
      CO(2) => \n_1_counter_reg[0]_i_2\,
      CO(1) => \n_2_counter_reg[0]_i_2\,
      CO(0) => \n_3_counter_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_counter_reg[0]_i_2\,
      O(2) => \n_5_counter_reg[0]_i_2\,
      O(1) => \n_6_counter_reg[0]_i_2\,
      O(0) => \n_7_counter_reg[0]_i_2\,
      S(3) => \n_0_counter[0]_i_3\,
      S(2) => \n_0_counter[0]_i_4\,
      S(1) => \n_0_counter[0]_i_5\,
      S(0) => \n_0_counter[0]_i_6\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_5_counter_reg[8]_i_1\,
      Q => data30(90),
      R => \<const0>\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_4_counter_reg[8]_i_1\,
      Q => data30(91),
      R => \<const0>\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_6_counter_reg[0]_i_2\,
      Q => data30(81),
      R => \<const0>\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_5_counter_reg[0]_i_2\,
      Q => data30(82),
      R => \<const0>\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_4_counter_reg[0]_i_2\,
      Q => data30(83),
      R => \<const0>\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_7_counter_reg[4]_i_1\,
      Q => data30(84),
      R => \<const0>\
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_counter_reg[0]_i_2\,
      CO(3) => \n_0_counter_reg[4]_i_1\,
      CO(2) => \n_1_counter_reg[4]_i_1\,
      CO(1) => \n_2_counter_reg[4]_i_1\,
      CO(0) => \n_3_counter_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_counter_reg[4]_i_1\,
      O(2) => \n_5_counter_reg[4]_i_1\,
      O(1) => \n_6_counter_reg[4]_i_1\,
      O(0) => \n_7_counter_reg[4]_i_1\,
      S(3) => \n_0_counter[4]_i_2\,
      S(2) => \n_0_counter[4]_i_3\,
      S(1) => \n_0_counter[4]_i_4\,
      S(0) => \n_0_counter[4]_i_5\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_6_counter_reg[4]_i_1\,
      Q => data30(85),
      R => \<const0>\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_5_counter_reg[4]_i_1\,
      Q => data30(86),
      R => \<const0>\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_4_counter_reg[4]_i_1\,
      Q => data30(87),
      R => \<const0>\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_7_counter_reg[8]_i_1\,
      Q => data30(88),
      R => \<const0>\
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_counter_reg[4]_i_1\,
      CO(3) => \NLW_counter_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_counter_reg[8]_i_1\,
      CO(1) => \n_2_counter_reg[8]_i_1\,
      CO(0) => \n_3_counter_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_counter_reg[8]_i_1\,
      O(2) => \n_5_counter_reg[8]_i_1\,
      O(1) => \n_6_counter_reg[8]_i_1\,
      O(0) => \n_7_counter_reg[8]_i_1\,
      S(3) => \n_0_counter[8]_i_2\,
      S(2) => \n_0_counter[8]_i_3\,
      S(1) => \n_0_counter[8]_i_4\,
      S(0) => \n_0_counter[8]_i_5\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_counter[0]_i_1\,
      D => \n_6_counter_reg[8]_i_1\,
      Q => data30(89),
      R => \<const0>\
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[0]_i_2\,
      I1 => I2,
      I2 => \n_0_data_out[0]_i_3\,
      I3 => I3,
      I4 => \n_0_data_out[0]_i_4\,
      I5 => I4,
      O => I34(0)
    );
\data_out[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => adc_data_in(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^adc_data_valid_in\,
      O => \n_0_data_out[0]_i_2\
    );
\data_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(19),
      I1 => \^o3\(33),
      I2 => I5,
      I3 => adc_data_in(0),
      I4 => I6,
      I5 => \^o3\(5),
      O => \n_0_data_out[0]_i_3\
    );
\data_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(75),
      I1 => \^o3\(88),
      I2 => I5,
      I3 => \^o3\(47),
      I4 => I6,
      I5 => \^o3\(61),
      O => \n_0_data_out[0]_i_4\
    );
\data_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
    port map (
      I0 => \^o3\(29),
      I1 => \^o3\(43),
      I2 => I5,
      I3 => \^o3\(3),
      I4 => I6,
      I5 => \^o3\(15),
      O => O10
    );
\data_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
    port map (
      I0 => \^o3\(85),
      I1 => \^o3\(98),
      I2 => I5,
      I3 => \^o3\(57),
      I4 => I6,
      I5 => \^o3\(71),
      O => O4
    );
\data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[11]_i_2\,
      I1 => I2,
      I2 => \n_0_data_out[11]_i_3\,
      I3 => I3,
      I4 => \n_0_data_out[11]_i_4\,
      I5 => I4,
      O => I34(7)
    );
\data_out[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => adc_data_in(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^adc_data_valid_in\,
      O => \n_0_data_out[11]_i_2\
    );
\data_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(30),
      I1 => \^o3\(44),
      I2 => I5,
      I3 => adc_data_in(11),
      I4 => I6,
      I5 => \^o3\(16),
      O => \n_0_data_out[11]_i_3\
    );
\data_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(86),
      I1 => \^o3\(99),
      I2 => I5,
      I3 => \^o3\(58),
      I4 => I6,
      I5 => \^o3\(72),
      O => \n_0_data_out[11]_i_4\
    );
\data_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
    port map (
      I0 => \^o3\(32),
      I1 => \^o3\(45),
      I2 => I5,
      I3 => \^o3\(4),
      I4 => I6,
      I5 => \^o3\(17),
      O => O9
    );
\data_out[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
    port map (
      I0 => \^o3\(87),
      I1 => \^o3\(100),
      I2 => I5,
      I3 => \^o3\(60),
      I4 => I6,
      O => O14
    );
\data_out[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
    port map (
      I0 => \^o3\(87),
      I1 => I5,
      I2 => \^o3\(59),
      O => O8
    );
\data_out[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^o3\(74),
      I1 => I6,
      I2 => \^o3\(60),
      I3 => I5,
      O => O15
    );
\data_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
    port map (
      I0 => \^o3\(20),
      I1 => \^o3\(34),
      I2 => I5,
      I3 => \^o3\(0),
      I4 => I6,
      I5 => \^o3\(6),
      O => O13
    );
\data_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
    port map (
      I0 => \^o3\(76),
      I1 => \^o3\(89),
      I2 => I5,
      I3 => \^o3\(48),
      I4 => I6,
      I5 => \^o3\(62),
      O => O7
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[2]_i_2\,
      I1 => I2,
      I2 => \n_0_data_out[2]_i_3\,
      I3 => I3,
      I4 => \n_0_data_out[2]_i_4\,
      I5 => I4,
      O => I34(1)
    );
\data_out[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => adc_data_in(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^adc_data_valid_in\,
      O => \n_0_data_out[2]_i_2\
    );
\data_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(21),
      I1 => \^o3\(35),
      I2 => I5,
      I3 => adc_data_in(2),
      I4 => I6,
      I5 => \^o3\(7),
      O => \n_0_data_out[2]_i_3\
    );
\data_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(77),
      I1 => \^o3\(90),
      I2 => I5,
      I3 => \^o3\(49),
      I4 => I6,
      I5 => \^o3\(63),
      O => \n_0_data_out[2]_i_4\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[3]_i_2\,
      I1 => I2,
      I2 => \n_0_data_out[3]_i_3\,
      I3 => I3,
      I4 => \n_0_data_out[3]_i_4\,
      I5 => I4,
      O => I34(2)
    );
\data_out[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => adc_data_in(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^adc_data_valid_in\,
      O => \n_0_data_out[3]_i_2\
    );
\data_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(22),
      I1 => \^o3\(36),
      I2 => I5,
      I3 => adc_data_in(3),
      I4 => I6,
      I5 => \^o3\(8),
      O => \n_0_data_out[3]_i_3\
    );
\data_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(78),
      I1 => \^o3\(91),
      I2 => I5,
      I3 => \^o3\(50),
      I4 => I6,
      I5 => \^o3\(64),
      O => \n_0_data_out[3]_i_4\
    );
\data_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
    port map (
      I0 => \^o3\(23),
      I1 => \^o3\(37),
      I2 => I5,
      I3 => \^o3\(1),
      I4 => I6,
      I5 => \^o3\(9),
      O => O12
    );
\data_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
    port map (
      I0 => \^o3\(79),
      I1 => \^o3\(92),
      I2 => I5,
      I3 => \^o3\(51),
      I4 => I6,
      I5 => \^o3\(65),
      O => O6
    );
\data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
    port map (
      I0 => \^o3\(24),
      I1 => \^o3\(38),
      I2 => I5,
      I3 => \^o3\(2),
      I4 => I6,
      I5 => \^o3\(10),
      O => O11
    );
\data_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
    port map (
      I0 => \^o3\(80),
      I1 => \^o3\(93),
      I2 => I5,
      I3 => \^o3\(52),
      I4 => I6,
      I5 => \^o3\(66),
      O => O5
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[6]_i_2\,
      I1 => I2,
      I2 => \n_0_data_out[6]_i_3\,
      I3 => I3,
      I4 => \n_0_data_out[6]_i_4\,
      I5 => I4,
      O => I34(3)
    );
\data_out[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => adc_data_in(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^adc_data_valid_in\,
      O => \n_0_data_out[6]_i_2\
    );
\data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(25),
      I1 => \^o3\(39),
      I2 => I5,
      I3 => adc_data_in(6),
      I4 => I6,
      I5 => \^o3\(11),
      O => \n_0_data_out[6]_i_3\
    );
\data_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(81),
      I1 => \^o3\(94),
      I2 => I5,
      I3 => \^o3\(53),
      I4 => I6,
      I5 => \^o3\(67),
      O => \n_0_data_out[6]_i_4\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[7]_i_2\,
      I1 => I2,
      I2 => \n_0_data_out[7]_i_3\,
      I3 => I3,
      I4 => \n_0_data_out[7]_i_4\,
      I5 => I4,
      O => I34(4)
    );
\data_out[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => adc_data_in(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^adc_data_valid_in\,
      O => \n_0_data_out[7]_i_2\
    );
\data_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(26),
      I1 => \^o3\(40),
      I2 => I5,
      I3 => adc_data_in(7),
      I4 => I6,
      I5 => \^o3\(12),
      O => \n_0_data_out[7]_i_3\
    );
\data_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(82),
      I1 => \^o3\(95),
      I2 => I5,
      I3 => \^o3\(54),
      I4 => I6,
      I5 => \^o3\(68),
      O => \n_0_data_out[7]_i_4\
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[8]_i_2\,
      I1 => I2,
      I2 => \n_0_data_out[8]_i_3\,
      I3 => I3,
      I4 => \n_0_data_out[8]_i_4\,
      I5 => I4,
      O => I34(5)
    );
\data_out[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => adc_data_in(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^adc_data_valid_in\,
      O => \n_0_data_out[8]_i_2\
    );
\data_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(27),
      I1 => \^o3\(41),
      I2 => I5,
      I3 => adc_data_in(8),
      I4 => I6,
      I5 => \^o3\(13),
      O => \n_0_data_out[8]_i_3\
    );
\data_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(83),
      I1 => \^o3\(96),
      I2 => I5,
      I3 => \^o3\(55),
      I4 => I6,
      I5 => \^o3\(69),
      O => \n_0_data_out[8]_i_4\
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[9]_i_2\,
      I1 => I2,
      I2 => \n_0_data_out[9]_i_3\,
      I3 => I3,
      I4 => \n_0_data_out[9]_i_4\,
      I5 => I4,
      O => I34(6)
    );
\data_out[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => adc_data_in(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^adc_data_valid_in\,
      O => \n_0_data_out[9]_i_2\
    );
\data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(28),
      I1 => \^o3\(42),
      I2 => I5,
      I3 => adc_data_in(9),
      I4 => I6,
      I5 => \^o3\(14),
      O => \n_0_data_out[9]_i_3\
    );
\data_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o3\(84),
      I1 => \^o3\(97),
      I2 => I5,
      I3 => \^o3\(56),
      I4 => I6,
      I5 => \^o3\(70),
      O => \n_0_data_out[9]_i_4\
    );
\dout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA222A2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \n_0_dout[0]_i_2\,
      I3 => test_patt_en,
      I4 => data30(80),
      O => \n_0_dout[0]_i_1\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[0]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[4]_i_3\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[8]_i_3\,
      O => \n_0_dout[0]_i_2\
    );
\dout[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(1),
      I1 => \adc_data_reg[0]_28\(2),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_reg[0]_28\(3),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_reg[0]_28\(4),
      O => \n_0_dout[0]_i_3\
    );
\dout[100]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[100]_i_2\,
      I1 => test_patt_en,
      I2 => data30(84),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[100]_i_1\
    );
\dout[100]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[100]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[104]_i_3\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[104]_i_4\,
      O => \n_0_dout[100]_i_2\
    );
\dout[100]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(100),
      I1 => data28(101),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data28(102),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data28(103),
      O => \n_0_dout[100]_i_3\
    );
\dout[101]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[101]_i_2\,
      I1 => test_patt_en,
      I2 => data30(85),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[101]_i_1\
    );
\dout[101]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[101]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[105]_i_3\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[105]_i_4\,
      O => \n_0_dout[101]_i_2\
    );
\dout[101]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(101),
      I1 => data28(102),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data28(103),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data28(104),
      O => \n_0_dout[101]_i_3\
    );
\dout[102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[102]_i_2\,
      I1 => test_patt_en,
      I2 => data30(86),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[102]_i_1\
    );
\dout[102]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[102]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[106]_i_3\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[106]_i_4\,
      O => \n_0_dout[102]_i_2\
    );
\dout[102]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(102),
      I1 => data28(103),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data28(104),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data28(105),
      O => \n_0_dout[102]_i_3\
    );
\dout[103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[103]_i_2\,
      I1 => test_patt_en,
      I2 => data30(87),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[103]_i_1\
    );
\dout[103]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[103]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[107]_i_3\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[107]_i_4\,
      O => \n_0_dout[103]_i_2\
    );
\dout[103]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(103),
      I1 => data28(104),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data28(105),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data28(106),
      O => \n_0_dout[103]_i_3\
    );
\dout[104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[104]_i_2\,
      I1 => test_patt_en,
      I2 => data30(88),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[104]_i_1\
    );
\dout[104]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[104]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[104]_i_4\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[104]_i_5\,
      O => \n_0_dout[104]_i_2\
    );
\dout[104]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(104),
      I1 => data28(105),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data28(106),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data28(107),
      O => \n_0_dout[104]_i_3\
    );
\dout[104]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data27(107),
      I1 => data26(107),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data25(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data24(107),
      O => \n_0_dout[104]_i_4\
    );
\dout[104]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data23(107),
      I1 => data22(107),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data21(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data20(107),
      O => \n_0_dout[104]_i_5\
    );
\dout[105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[105]_i_2\,
      I1 => test_patt_en,
      I2 => data30(89),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[105]_i_1\
    );
\dout[105]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[105]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[105]_i_4\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[105]_i_5\,
      O => \n_0_dout[105]_i_2\
    );
\dout[105]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(105),
      I1 => data28(106),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data28(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data27(107),
      O => \n_0_dout[105]_i_3\
    );
\dout[105]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data26(107),
      I1 => data25(107),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data24(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data23(107),
      O => \n_0_dout[105]_i_4\
    );
\dout[105]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data22(107),
      I1 => data21(107),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data20(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data19(107),
      O => \n_0_dout[105]_i_5\
    );
\dout[106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[106]_i_2\,
      I1 => test_patt_en,
      I2 => data30(90),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[106]_i_1\
    );
\dout[106]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[106]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[106]_i_4\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[106]_i_5\,
      O => \n_0_dout[106]_i_2\
    );
\dout[106]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(106),
      I1 => data28(107),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data27(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data26(107),
      O => \n_0_dout[106]_i_3\
    );
\dout[106]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data25(107),
      I1 => data24(107),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data23(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data22(107),
      O => \n_0_dout[106]_i_4\
    );
\dout[106]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data21(107),
      I1 => data20(107),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data19(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data18(107),
      O => \n_0_dout[106]_i_5\
    );
\dout[107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[107]_i_2\,
      I1 => test_patt_en,
      I2 => data30(91),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[107]_i_1\
    );
\dout[107]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[107]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[107]_i_4\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[107]_i_5\,
      O => \n_0_dout[107]_i_2\
    );
\dout[107]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(107),
      I1 => data27(107),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data26(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data25(107),
      O => \n_0_dout[107]_i_3\
    );
\dout[107]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data24(107),
      I1 => data23(107),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data22(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data21(107),
      O => \n_0_dout[107]_i_4\
    );
\dout[107]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data20(107),
      I1 => data19(107),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data18(107),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data17(107),
      O => \n_0_dout[107]_i_5\
    );
\dout[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[10]_i_2\,
      I1 => test_patt_en,
      I2 => data30(90),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[10]_i_1\
    );
\dout[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[10]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[10]_i_4\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[10]_i_5\,
      O => \n_0_dout[10]_i_2\
    );
\dout[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(11),
      I1 => \adc_data_d_reg[0]_27\(0),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(1),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(2),
      O => \n_0_dout[10]_i_3\
    );
\dout[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_d_reg[0]_27\(3),
      I1 => \adc_data_d_reg[0]_27\(4),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(5),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(6),
      O => \n_0_dout[10]_i_4\
    );
\dout[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_d_reg[0]_27\(7),
      I1 => \adc_data_d_reg[0]_27\(8),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(9),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(10),
      O => \n_0_dout[10]_i_5\
    );
\dout[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => prefix_en_in,
      I1 => state,
      I2 => \^adc_sel\,
      O => \n_0_dout[110]_i_1\
    );
\dout[112]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[112]_i_2\,
      I1 => test_patt_en,
      I2 => data30(80),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[112]_i_1\
    );
\dout[112]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[112]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[116]_i_3\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[120]_i_3\,
      O => \n_0_dout[112]_i_2\
    );
\dout[112]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(112),
      I1 => data14(113),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data14(114),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data14(115),
      O => \n_0_dout[112]_i_3\
    );
\dout[113]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[113]_i_2\,
      I1 => test_patt_en,
      I2 => data30(81),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[113]_i_1\
    );
\dout[113]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[113]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[117]_i_3\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[121]_i_3\,
      O => \n_0_dout[113]_i_2\
    );
\dout[113]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(113),
      I1 => data14(114),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data14(115),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data14(116),
      O => \n_0_dout[113]_i_3\
    );
\dout[114]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[114]_i_2\,
      I1 => test_patt_en,
      I2 => data30(82),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[114]_i_1\
    );
\dout[114]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[114]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[118]_i_3\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[122]_i_3\,
      O => \n_0_dout[114]_i_2\
    );
\dout[114]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(114),
      I1 => data14(115),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data14(116),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data14(117),
      O => \n_0_dout[114]_i_3\
    );
\dout[115]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[115]_i_2\,
      I1 => test_patt_en,
      I2 => data30(83),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[115]_i_1\
    );
\dout[115]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[115]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[119]_i_3\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[123]_i_3\,
      O => \n_0_dout[115]_i_2\
    );
\dout[115]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(115),
      I1 => data14(116),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data14(117),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data14(118),
      O => \n_0_dout[115]_i_3\
    );
\dout[116]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[116]_i_2\,
      I1 => test_patt_en,
      I2 => data30(84),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[116]_i_1\
    );
\dout[116]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[116]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[120]_i_3\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[120]_i_4\,
      O => \n_0_dout[116]_i_2\
    );
\dout[116]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(116),
      I1 => data14(117),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data14(118),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data14(119),
      O => \n_0_dout[116]_i_3\
    );
\dout[117]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[117]_i_2\,
      I1 => test_patt_en,
      I2 => data30(85),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[117]_i_1\
    );
\dout[117]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[117]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[121]_i_3\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[121]_i_4\,
      O => \n_0_dout[117]_i_2\
    );
\dout[117]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(117),
      I1 => data14(118),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data14(119),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data14(120),
      O => \n_0_dout[117]_i_3\
    );
\dout[118]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[118]_i_2\,
      I1 => test_patt_en,
      I2 => data30(86),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[118]_i_1\
    );
\dout[118]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[118]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[122]_i_3\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[122]_i_4\,
      O => \n_0_dout[118]_i_2\
    );
\dout[118]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(118),
      I1 => data14(119),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data14(120),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data14(121),
      O => \n_0_dout[118]_i_3\
    );
\dout[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[119]_i_2\,
      I1 => test_patt_en,
      I2 => data30(87),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[119]_i_1\
    );
\dout[119]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[119]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[123]_i_3\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[123]_i_4\,
      O => \n_0_dout[119]_i_2\
    );
\dout[119]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(119),
      I1 => data14(120),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data14(121),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data14(122),
      O => \n_0_dout[119]_i_3\
    );
\dout[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA222A2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \n_0_dout[11]_i_2\,
      I3 => test_patt_en,
      I4 => data30(91),
      O => \n_0_dout[11]_i_1\
    );
\dout[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[11]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[11]_i_4\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[11]_i_5\,
      O => \n_0_dout[11]_i_2\
    );
\dout[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_d_reg[0]_27\(0),
      I1 => \adc_data_d_reg[0]_27\(1),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(2),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(3),
      O => \n_0_dout[11]_i_3\
    );
\dout[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_d_reg[0]_27\(4),
      I1 => \adc_data_d_reg[0]_27\(5),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(6),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(7),
      O => \n_0_dout[11]_i_4\
    );
\dout[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_d_reg[0]_27\(8),
      I1 => \adc_data_d_reg[0]_27\(9),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(10),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(11),
      O => \n_0_dout[11]_i_5\
    );
\dout[120]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[120]_i_2\,
      I1 => test_patt_en,
      I2 => data30(88),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[120]_i_1\
    );
\dout[120]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[120]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[120]_i_4\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[120]_i_5\,
      O => \n_0_dout[120]_i_2\
    );
\dout[120]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(120),
      I1 => data14(121),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data14(122),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data14(123),
      O => \n_0_dout[120]_i_3\
    );
\dout[120]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data13(123),
      I1 => data12(123),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data11(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data10(123),
      O => \n_0_dout[120]_i_4\
    );
\dout[120]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data9(123),
      I1 => data8(123),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data7(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data6(123),
      O => \n_0_dout[120]_i_5\
    );
\dout[121]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[121]_i_2\,
      I1 => test_patt_en,
      I2 => data30(89),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[121]_i_1\
    );
\dout[121]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[121]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[121]_i_4\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[121]_i_5\,
      O => \n_0_dout[121]_i_2\
    );
\dout[121]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(121),
      I1 => data14(122),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data14(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data13(123),
      O => \n_0_dout[121]_i_3\
    );
\dout[121]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data12(123),
      I1 => data11(123),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data10(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data9(123),
      O => \n_0_dout[121]_i_4\
    );
\dout[121]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data8(123),
      I1 => data7(123),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data6(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data5(123),
      O => \n_0_dout[121]_i_5\
    );
\dout[122]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[122]_i_2\,
      I1 => test_patt_en,
      I2 => data30(90),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[122]_i_1\
    );
\dout[122]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[122]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[122]_i_4\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[122]_i_5\,
      O => \n_0_dout[122]_i_2\
    );
\dout[122]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(122),
      I1 => data14(123),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data13(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data12(123),
      O => \n_0_dout[122]_i_3\
    );
\dout[122]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data11(123),
      I1 => data10(123),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data9(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data8(123),
      O => \n_0_dout[122]_i_4\
    );
\dout[122]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data7(123),
      I1 => data6(123),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data5(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data4(123),
      O => \n_0_dout[122]_i_5\
    );
\dout[123]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[123]_i_2\,
      I1 => test_patt_en,
      I2 => data30(91),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[123]_i_1\
    );
\dout[123]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[123]_i_3\,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_dout[123]_i_4\,
      I3 => \n_0_s_frame_position_reg[30]\,
      I4 => \n_0_dout[123]_i_5\,
      O => \n_0_dout[123]_i_2\
    );
\dout[123]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data14(123),
      I1 => data13(123),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data12(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data11(123),
      O => \n_0_dout[123]_i_3\
    );
\dout[123]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data10(123),
      I1 => data9(123),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data8(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data7(123),
      O => \n_0_dout[123]_i_4\
    );
\dout[123]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data6(123),
      I1 => data5(123),
      I2 => \n_0_s_frame_position_reg[29]\,
      I3 => data4(123),
      I4 => \n_0_s_frame_position_reg[28]\,
      I5 => data3(123),
      O => \n_0_dout[123]_i_5\
    );
\dout[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => prefix_en_in,
      I2 => state,
      O => \n_0_dout[126]_i_1\
    );
\dout[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => \n_0_s_frame_position_reg[7]\,
      I2 => \n_0_s_frame_position_reg[6]\,
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[12]_i_1\
    );
\dout[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[16]_i_2\,
      I1 => test_patt_en,
      I2 => data30(80),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[16]_i_1\
    );
\dout[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[16]_i_3\,
      I1 => \n_0_s_frame_position_reg[7]\,
      I2 => \n_0_dout[20]_i_3\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[24]_i_5\,
      O => \n_0_dout[16]_i_2\
    );
\dout[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(16),
      I1 => data95(17),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data95(18),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data95(19),
      O => \n_0_dout[16]_i_3\
    );
\dout[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[17]_i_2\,
      I1 => test_patt_en,
      I2 => data30(81),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[17]_i_1\
    );
\dout[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[17]_i_3\,
      I1 => \n_0_s_frame_position_reg[7]\,
      I2 => \n_0_dout[21]_i_3\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[25]_i_5\,
      O => \n_0_dout[17]_i_2\
    );
\dout[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(17),
      I1 => data95(18),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data95(19),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data95(20),
      O => \n_0_dout[17]_i_3\
    );
\dout[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[18]_i_2\,
      I1 => test_patt_en,
      I2 => data30(82),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[18]_i_1\
    );
\dout[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[18]_i_3\,
      I1 => \n_0_s_frame_position_reg[7]\,
      I2 => \n_0_dout[22]_i_3\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[26]_i_5\,
      O => \n_0_dout[18]_i_2\
    );
\dout[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(18),
      I1 => data95(19),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data95(20),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data95(21),
      O => \n_0_dout[18]_i_3\
    );
\dout[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[19]_i_2\,
      I1 => test_patt_en,
      I2 => data30(83),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[19]_i_1\
    );
\dout[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[19]_i_3\,
      I1 => \n_0_s_frame_position_reg[7]\,
      I2 => \n_0_dout[23]_i_3\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[27]_i_5\,
      O => \n_0_dout[19]_i_2\
    );
\dout[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(19),
      I1 => data95(20),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data95(21),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data95(22),
      O => \n_0_dout[19]_i_3\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[1]_i_2\,
      I1 => test_patt_en,
      I2 => data30(81),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[1]_i_1\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[1]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[5]_i_3\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[9]_i_3\,
      O => \n_0_dout[1]_i_2\
    );
\dout[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(2),
      I1 => \adc_data_reg[0]_28\(3),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_reg[0]_28\(4),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_reg[0]_28\(5),
      O => \n_0_dout[1]_i_3\
    );
\dout[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[20]_i_2\,
      I1 => test_patt_en,
      I2 => data30(84),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[20]_i_1\
    );
\dout[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[20]_i_3\,
      I1 => \n_0_s_frame_position_reg[7]\,
      I2 => \n_0_dout[24]_i_5\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[24]_i_3\,
      O => \n_0_dout[20]_i_2\
    );
\dout[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(20),
      I1 => data95(21),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data95(22),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data95(23),
      O => \n_0_dout[20]_i_3\
    );
\dout[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[21]_i_2\,
      I1 => test_patt_en,
      I2 => data30(85),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[21]_i_1\
    );
\dout[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[21]_i_3\,
      I1 => \n_0_s_frame_position_reg[7]\,
      I2 => \n_0_dout[25]_i_5\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[25]_i_3\,
      O => \n_0_dout[21]_i_2\
    );
\dout[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(21),
      I1 => data95(22),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data95(23),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data95(24),
      O => \n_0_dout[21]_i_3\
    );
\dout[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[22]_i_2\,
      I1 => test_patt_en,
      I2 => data30(86),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[22]_i_1\
    );
\dout[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[22]_i_3\,
      I1 => \n_0_s_frame_position_reg[7]\,
      I2 => \n_0_dout[26]_i_5\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[26]_i_3\,
      O => \n_0_dout[22]_i_2\
    );
\dout[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(22),
      I1 => data95(23),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data95(24),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data95(25),
      O => \n_0_dout[22]_i_3\
    );
\dout[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[23]_i_2\,
      I1 => test_patt_en,
      I2 => data30(87),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[23]_i_1\
    );
\dout[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[23]_i_3\,
      I1 => \n_0_s_frame_position_reg[7]\,
      I2 => \n_0_dout[27]_i_5\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[27]_i_3\,
      O => \n_0_dout[23]_i_2\
    );
\dout[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(23),
      I1 => data95(24),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data95(25),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data95(26),
      O => \n_0_dout[23]_i_3\
    );
\dout[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[24]_i_2\,
      I1 => test_patt_en,
      I2 => data30(88),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[24]_i_1\
    );
\dout[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[24]_i_3\,
      I1 => \n_0_dout[24]_i_4\,
      I2 => \n_0_s_frame_position_reg[7]\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[24]_i_5\,
      I5 => \n_0_dout[27]_i_6\,
      O => \n_0_dout[24]_i_2\
    );
\dout[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data94(27),
      I1 => data93(27),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data92(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data91(27),
      O => \n_0_dout[24]_i_3\
    );
\dout[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data90(27),
      I1 => data89(27),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data88(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data87(27),
      O => \n_0_dout[24]_i_4\
    );
\dout[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(24),
      I1 => data95(25),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data95(26),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data95(27),
      O => \n_0_dout[24]_i_5\
    );
\dout[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[25]_i_2\,
      I1 => test_patt_en,
      I2 => data30(89),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[25]_i_1\
    );
\dout[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[25]_i_3\,
      I1 => \n_0_dout[25]_i_4\,
      I2 => \n_0_s_frame_position_reg[7]\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[25]_i_5\,
      I5 => \n_0_dout[27]_i_6\,
      O => \n_0_dout[25]_i_2\
    );
\dout[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data93(27),
      I1 => data92(27),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data91(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data90(27),
      O => \n_0_dout[25]_i_3\
    );
\dout[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data89(27),
      I1 => data88(27),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data87(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data86(27),
      O => \n_0_dout[25]_i_4\
    );
\dout[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(25),
      I1 => data95(26),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data95(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data94(27),
      O => \n_0_dout[25]_i_5\
    );
\dout[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[26]_i_2\,
      I1 => test_patt_en,
      I2 => data30(90),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[26]_i_1\
    );
\dout[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[26]_i_3\,
      I1 => \n_0_dout[26]_i_4\,
      I2 => \n_0_s_frame_position_reg[7]\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[26]_i_5\,
      I5 => \n_0_dout[27]_i_6\,
      O => \n_0_dout[26]_i_2\
    );
\dout[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data92(27),
      I1 => data91(27),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data90(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data89(27),
      O => \n_0_dout[26]_i_3\
    );
\dout[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data88(27),
      I1 => data87(27),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data86(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data85(27),
      O => \n_0_dout[26]_i_4\
    );
\dout[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(26),
      I1 => data95(27),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data94(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data93(27),
      O => \n_0_dout[26]_i_5\
    );
\dout[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[27]_i_2\,
      I1 => test_patt_en,
      I2 => data30(91),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[27]_i_1\
    );
\dout[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[27]_i_3\,
      I1 => \n_0_dout[27]_i_4\,
      I2 => \n_0_s_frame_position_reg[7]\,
      I3 => \n_0_s_frame_position_reg[6]\,
      I4 => \n_0_dout[27]_i_5\,
      I5 => \n_0_dout[27]_i_6\,
      O => \n_0_dout[27]_i_2\
    );
\dout[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data91(27),
      I1 => data90(27),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data89(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data88(27),
      O => \n_0_dout[27]_i_3\
    );
\dout[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data87(27),
      I1 => data86(27),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data85(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data84(27),
      O => \n_0_dout[27]_i_4\
    );
\dout[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data95(27),
      I1 => data94(27),
      I2 => \n_0_s_frame_position_reg[5]\,
      I3 => data93(27),
      I4 => \n_0_s_frame_position_reg[4]\,
      I5 => data92(27),
      O => \n_0_dout[27]_i_5\
    );
\dout[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_s_frame_position_reg[10]\,
      I1 => \n_0_s_frame_position_reg[11]\,
      O => \n_0_dout[27]_i_6\
    );
\dout[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A000000000000"
    )
    port map (
      I0 => prefix_en_in,
      I1 => \n_0_s_frame_position_reg[11]\,
      I2 => \n_0_s_frame_position_reg[10]\,
      I3 => test_patt_en,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[28]_i_1\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[2]_i_2\,
      I1 => test_patt_en,
      I2 => data30(82),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[2]_i_1\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[2]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[6]_i_3\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[10]_i_3\,
      O => \n_0_dout[2]_i_2\
    );
\dout[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(3),
      I1 => \adc_data_reg[0]_28\(4),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_reg[0]_28\(5),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_reg[0]_28\(6),
      O => \n_0_dout[2]_i_3\
    );
\dout[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => \n_0_s_frame_position_reg[11]\,
      I2 => \n_0_s_frame_position_reg[10]\,
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[31]_i_1\
    );
\dout[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[32]_i_2\,
      I1 => test_patt_en,
      I2 => data30(80),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[32]_i_1\
    );
\dout[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[32]_i_3\,
      I1 => \n_0_s_frame_position_reg[11]\,
      I2 => \n_0_dout[36]_i_3\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[40]_i_5\,
      O => \n_0_dout[32]_i_2\
    );
\dout[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(32),
      I1 => data82(33),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data82(34),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data82(35),
      O => \n_0_dout[32]_i_3\
    );
\dout[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[33]_i_2\,
      I1 => test_patt_en,
      I2 => data30(81),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[33]_i_1\
    );
\dout[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[33]_i_3\,
      I1 => \n_0_s_frame_position_reg[11]\,
      I2 => \n_0_dout[37]_i_3\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[41]_i_5\,
      O => \n_0_dout[33]_i_2\
    );
\dout[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(33),
      I1 => data82(34),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data82(35),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data82(36),
      O => \n_0_dout[33]_i_3\
    );
\dout[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[34]_i_2\,
      I1 => test_patt_en,
      I2 => data30(82),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[34]_i_1\
    );
\dout[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[34]_i_3\,
      I1 => \n_0_s_frame_position_reg[11]\,
      I2 => \n_0_dout[38]_i_3\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[42]_i_5\,
      O => \n_0_dout[34]_i_2\
    );
\dout[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(34),
      I1 => data82(35),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data82(36),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data82(37),
      O => \n_0_dout[34]_i_3\
    );
\dout[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[35]_i_2\,
      I1 => test_patt_en,
      I2 => data30(83),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[35]_i_1\
    );
\dout[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[35]_i_3\,
      I1 => \n_0_s_frame_position_reg[11]\,
      I2 => \n_0_dout[39]_i_3\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[43]_i_5\,
      O => \n_0_dout[35]_i_2\
    );
\dout[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(35),
      I1 => data82(36),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data82(37),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data82(38),
      O => \n_0_dout[35]_i_3\
    );
\dout[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[36]_i_2\,
      I1 => test_patt_en,
      I2 => data30(84),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[36]_i_1\
    );
\dout[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[40]_i_5\,
      I1 => \n_0_dout[40]_i_3\,
      I2 => \n_0_s_frame_position_reg[11]\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[36]_i_3\,
      I5 => \n_0_dout[43]_i_6\,
      O => \n_0_dout[36]_i_2\
    );
\dout[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(36),
      I1 => data82(37),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data82(38),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data82(39),
      O => \n_0_dout[36]_i_3\
    );
\dout[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[37]_i_2\,
      I1 => test_patt_en,
      I2 => data30(85),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[37]_i_1\
    );
\dout[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[41]_i_5\,
      I1 => \n_0_dout[41]_i_3\,
      I2 => \n_0_s_frame_position_reg[11]\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[37]_i_3\,
      I5 => \n_0_dout[43]_i_6\,
      O => \n_0_dout[37]_i_2\
    );
\dout[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(37),
      I1 => data82(38),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data82(39),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data82(40),
      O => \n_0_dout[37]_i_3\
    );
\dout[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[38]_i_2\,
      I1 => test_patt_en,
      I2 => data30(86),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[38]_i_1\
    );
\dout[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[42]_i_5\,
      I1 => \n_0_dout[42]_i_3\,
      I2 => \n_0_s_frame_position_reg[11]\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[38]_i_3\,
      I5 => \n_0_dout[43]_i_6\,
      O => \n_0_dout[38]_i_2\
    );
\dout[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(38),
      I1 => data82(39),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data82(40),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data82(41),
      O => \n_0_dout[38]_i_3\
    );
\dout[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[39]_i_2\,
      I1 => test_patt_en,
      I2 => data30(87),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[39]_i_1\
    );
\dout[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[43]_i_5\,
      I1 => \n_0_dout[43]_i_3\,
      I2 => \n_0_s_frame_position_reg[11]\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[39]_i_3\,
      I5 => \n_0_dout[43]_i_6\,
      O => \n_0_dout[39]_i_2\
    );
\dout[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(39),
      I1 => data82(40),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data82(41),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data82(42),
      O => \n_0_dout[39]_i_3\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[3]_i_2\,
      I1 => test_patt_en,
      I2 => data30(83),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[3]_i_1\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[3]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[7]_i_3\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[11]_i_3\,
      O => \n_0_dout[3]_i_2\
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(4),
      I1 => \adc_data_reg[0]_28\(5),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_reg[0]_28\(6),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_reg[0]_28\(7),
      O => \n_0_dout[3]_i_3\
    );
\dout[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[40]_i_2\,
      I1 => test_patt_en,
      I2 => data30(88),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[40]_i_1\
    );
\dout[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[40]_i_3\,
      I1 => \n_0_dout[40]_i_4\,
      I2 => \n_0_s_frame_position_reg[11]\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[40]_i_5\,
      I5 => \n_0_dout[43]_i_6\,
      O => \n_0_dout[40]_i_2\
    );
\dout[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data81(43),
      I1 => data80(43),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data79(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data78(43),
      O => \n_0_dout[40]_i_3\
    );
\dout[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data77(43),
      I1 => data76(43),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data75(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data74(43),
      O => \n_0_dout[40]_i_4\
    );
\dout[40]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(40),
      I1 => data82(41),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data82(42),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data82(43),
      O => \n_0_dout[40]_i_5\
    );
\dout[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[41]_i_2\,
      I1 => test_patt_en,
      I2 => data30(89),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[41]_i_1\
    );
\dout[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[41]_i_3\,
      I1 => \n_0_dout[41]_i_4\,
      I2 => \n_0_s_frame_position_reg[11]\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[41]_i_5\,
      I5 => \n_0_dout[43]_i_6\,
      O => \n_0_dout[41]_i_2\
    );
\dout[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data80(43),
      I1 => data79(43),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data78(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data77(43),
      O => \n_0_dout[41]_i_3\
    );
\dout[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data76(43),
      I1 => data75(43),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data74(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data73(43),
      O => \n_0_dout[41]_i_4\
    );
\dout[41]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(41),
      I1 => data82(42),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data82(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data81(43),
      O => \n_0_dout[41]_i_5\
    );
\dout[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[42]_i_2\,
      I1 => test_patt_en,
      I2 => data30(90),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[42]_i_1\
    );
\dout[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[42]_i_3\,
      I1 => \n_0_dout[42]_i_4\,
      I2 => \n_0_s_frame_position_reg[11]\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[42]_i_5\,
      I5 => \n_0_dout[43]_i_6\,
      O => \n_0_dout[42]_i_2\
    );
\dout[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data79(43),
      I1 => data78(43),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data77(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data76(43),
      O => \n_0_dout[42]_i_3\
    );
\dout[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data75(43),
      I1 => data74(43),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data73(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data72(43),
      O => \n_0_dout[42]_i_4\
    );
\dout[42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(42),
      I1 => data82(43),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data81(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data80(43),
      O => \n_0_dout[42]_i_5\
    );
\dout[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[43]_i_2\,
      I1 => test_patt_en,
      I2 => data30(91),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[43]_i_1\
    );
\dout[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[43]_i_3\,
      I1 => \n_0_dout[43]_i_4\,
      I2 => \n_0_s_frame_position_reg[11]\,
      I3 => \n_0_s_frame_position_reg[10]\,
      I4 => \n_0_dout[43]_i_5\,
      I5 => \n_0_dout[43]_i_6\,
      O => \n_0_dout[43]_i_2\
    );
\dout[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data78(43),
      I1 => data77(43),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data76(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data75(43),
      O => \n_0_dout[43]_i_3\
    );
\dout[43]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data74(43),
      I1 => data73(43),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data72(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data71(43),
      O => \n_0_dout[43]_i_4\
    );
\dout[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data82(43),
      I1 => data81(43),
      I2 => \n_0_s_frame_position_reg[9]\,
      I3 => data80(43),
      I4 => \n_0_s_frame_position_reg[8]\,
      I5 => data79(43),
      O => \n_0_dout[43]_i_5\
    );
\dout[43]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_s_frame_position_reg[14]\,
      I1 => \n_0_s_frame_position_reg[15]\,
      O => \n_0_dout[43]_i_6\
    );
\dout[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A000000000000"
    )
    port map (
      I0 => prefix_en_in,
      I1 => \n_0_s_frame_position_reg[15]\,
      I2 => \n_0_s_frame_position_reg[14]\,
      I3 => test_patt_en,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[45]_i_1\
    );
\dout[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => \n_0_s_frame_position_reg[15]\,
      I2 => \n_0_s_frame_position_reg[14]\,
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[47]_i_1\
    );
\dout[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[48]_i_2\,
      I1 => test_patt_en,
      I2 => data30(80),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[48]_i_1\
    );
\dout[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[52]_i_3\,
      I1 => \n_0_dout[56]_i_5\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[48]_i_3\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[48]_i_2\
    );
\dout[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(48),
      I1 => data69(49),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data69(50),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data69(51),
      O => \n_0_dout[48]_i_3\
    );
\dout[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[49]_i_2\,
      I1 => test_patt_en,
      I2 => data30(81),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[49]_i_1\
    );
\dout[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[53]_i_3\,
      I1 => \n_0_dout[57]_i_5\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[49]_i_3\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[49]_i_2\
    );
\dout[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(49),
      I1 => data69(50),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data69(51),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data69(52),
      O => \n_0_dout[49]_i_3\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA222A2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \n_0_dout[4]_i_2\,
      I3 => test_patt_en,
      I4 => data30(84),
      O => \n_0_dout[4]_i_1\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[4]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[8]_i_3\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[8]_i_4\,
      O => \n_0_dout[4]_i_2\
    );
\dout[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(5),
      I1 => \adc_data_reg[0]_28\(6),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_reg[0]_28\(7),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_reg[0]_28\(8),
      O => \n_0_dout[4]_i_3\
    );
\dout[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[50]_i_2\,
      I1 => test_patt_en,
      I2 => data30(82),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[50]_i_1\
    );
\dout[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[54]_i_3\,
      I1 => \n_0_dout[58]_i_5\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[50]_i_3\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[50]_i_2\
    );
\dout[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(50),
      I1 => data69(51),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data69(52),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data69(53),
      O => \n_0_dout[50]_i_3\
    );
\dout[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[51]_i_2\,
      I1 => test_patt_en,
      I2 => data30(83),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[51]_i_1\
    );
\dout[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[55]_i_3\,
      I1 => \n_0_dout[59]_i_5\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[51]_i_3\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[51]_i_2\
    );
\dout[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(51),
      I1 => data69(52),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data69(53),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data69(54),
      O => \n_0_dout[51]_i_3\
    );
\dout[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[52]_i_2\,
      I1 => test_patt_en,
      I2 => data30(84),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[52]_i_1\
    );
\dout[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[56]_i_5\,
      I1 => \n_0_dout[56]_i_3\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[52]_i_3\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[52]_i_2\
    );
\dout[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(52),
      I1 => data69(53),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data69(54),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data69(55),
      O => \n_0_dout[52]_i_3\
    );
\dout[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[53]_i_2\,
      I1 => test_patt_en,
      I2 => data30(85),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[53]_i_1\
    );
\dout[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[57]_i_5\,
      I1 => \n_0_dout[57]_i_3\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[53]_i_3\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[53]_i_2\
    );
\dout[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(53),
      I1 => data69(54),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data69(55),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data69(56),
      O => \n_0_dout[53]_i_3\
    );
\dout[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[54]_i_2\,
      I1 => test_patt_en,
      I2 => data30(86),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[54]_i_1\
    );
\dout[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[58]_i_5\,
      I1 => \n_0_dout[58]_i_3\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[54]_i_3\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[54]_i_2\
    );
\dout[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(54),
      I1 => data69(55),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data69(56),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data69(57),
      O => \n_0_dout[54]_i_3\
    );
\dout[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[55]_i_2\,
      I1 => test_patt_en,
      I2 => data30(87),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[55]_i_1\
    );
\dout[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[59]_i_5\,
      I1 => \n_0_dout[59]_i_3\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[55]_i_3\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[55]_i_2\
    );
\dout[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(55),
      I1 => data69(56),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data69(57),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data69(58),
      O => \n_0_dout[55]_i_3\
    );
\dout[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[56]_i_2\,
      I1 => test_patt_en,
      I2 => data30(88),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[56]_i_1\
    );
\dout[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[56]_i_3\,
      I1 => \n_0_dout[56]_i_4\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[56]_i_5\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[56]_i_2\
    );
\dout[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data68(59),
      I1 => data67(59),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data66(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data65(59),
      O => \n_0_dout[56]_i_3\
    );
\dout[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data64(59),
      I1 => data63(59),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data62(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data61(59),
      O => \n_0_dout[56]_i_4\
    );
\dout[56]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(56),
      I1 => data69(57),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data69(58),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data69(59),
      O => \n_0_dout[56]_i_5\
    );
\dout[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[57]_i_2\,
      I1 => test_patt_en,
      I2 => data30(89),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[57]_i_1\
    );
\dout[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[57]_i_3\,
      I1 => \n_0_dout[57]_i_4\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[57]_i_5\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[57]_i_2\
    );
\dout[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data67(59),
      I1 => data66(59),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data65(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data64(59),
      O => \n_0_dout[57]_i_3\
    );
\dout[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data63(59),
      I1 => data62(59),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data61(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data60(59),
      O => \n_0_dout[57]_i_4\
    );
\dout[57]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(57),
      I1 => data69(58),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data69(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data68(59),
      O => \n_0_dout[57]_i_5\
    );
\dout[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[58]_i_2\,
      I1 => test_patt_en,
      I2 => data30(90),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[58]_i_1\
    );
\dout[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[58]_i_3\,
      I1 => \n_0_dout[58]_i_4\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[58]_i_5\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[58]_i_2\
    );
\dout[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data66(59),
      I1 => data65(59),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data64(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data63(59),
      O => \n_0_dout[58]_i_3\
    );
\dout[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data62(59),
      I1 => data61(59),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data60(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data59(59),
      O => \n_0_dout[58]_i_4\
    );
\dout[58]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(58),
      I1 => data69(59),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data68(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data67(59),
      O => \n_0_dout[58]_i_5\
    );
\dout[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[59]_i_2\,
      I1 => test_patt_en,
      I2 => data30(91),
      I3 => \^adc_sel\,
      I4 => state,
      O => \n_0_dout[59]_i_1\
    );
\dout[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AFC0A0C"
    )
    port map (
      I0 => \n_0_dout[59]_i_3\,
      I1 => \n_0_dout[59]_i_4\,
      I2 => \n_0_s_frame_position_reg[15]\,
      I3 => \n_0_s_frame_position_reg[14]\,
      I4 => \n_0_dout[59]_i_5\,
      I5 => \n_0_dout[59]_i_6\,
      O => \n_0_dout[59]_i_2\
    );
\dout[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data65(59),
      I1 => data64(59),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data63(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data62(59),
      O => \n_0_dout[59]_i_3\
    );
\dout[59]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data61(59),
      I1 => data60(59),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data59(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data58(59),
      O => \n_0_dout[59]_i_4\
    );
\dout[59]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data69(59),
      I1 => data68(59),
      I2 => \n_0_s_frame_position_reg[13]\,
      I3 => data67(59),
      I4 => \n_0_s_frame_position_reg[12]\,
      I5 => data66(59),
      O => \n_0_dout[59]_i_5\
    );
\dout[59]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_s_frame_position_reg[18]\,
      I1 => \n_0_s_frame_position_reg[19]\,
      O => \n_0_dout[59]_i_6\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[5]_i_2\,
      I1 => test_patt_en,
      I2 => data30(85),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[5]_i_1\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[5]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[9]_i_3\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[9]_i_4\,
      O => \n_0_dout[5]_i_2\
    );
\dout[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(6),
      I1 => \adc_data_reg[0]_28\(7),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_reg[0]_28\(8),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_reg[0]_28\(9),
      O => \n_0_dout[5]_i_3\
    );
\dout[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA000000000000"
    )
    port map (
      I0 => prefix_en_in,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_s_frame_position_reg[22]\,
      I3 => test_patt_en,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[60]_i_1\
    );
\dout[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A000000000000"
    )
    port map (
      I0 => prefix_en_in,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_s_frame_position_reg[22]\,
      I3 => test_patt_en,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[61]_i_1\
    );
\dout[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(80),
      I2 => \n_0_dout[71]_i_3\,
      I3 => \n_0_dout[64]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[64]_i_1\
    );
\dout[64]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[64]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[68]_i_3\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[72]_i_3\,
      O => \n_0_dout[64]_i_2\
    );
\dout[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(64),
      I1 => data56(65),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data56(66),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data56(67),
      O => \n_0_dout[64]_i_3\
    );
\dout[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[65]_i_2\,
      I1 => \n_0_dout[71]_i_3\,
      I2 => test_patt_en,
      I3 => data30(81),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[65]_i_1\
    );
\dout[65]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[65]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[69]_i_3\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[73]_i_3\,
      O => \n_0_dout[65]_i_2\
    );
\dout[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(65),
      I1 => data56(66),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data56(67),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data56(68),
      O => \n_0_dout[65]_i_3\
    );
\dout[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(82),
      I2 => \n_0_dout[71]_i_3\,
      I3 => \n_0_dout[66]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[66]_i_1\
    );
\dout[66]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[66]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[70]_i_3\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[74]_i_3\,
      O => \n_0_dout[66]_i_2\
    );
\dout[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(66),
      I1 => data56(67),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data56(68),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data56(69),
      O => \n_0_dout[66]_i_3\
    );
\dout[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[67]_i_2\,
      I1 => \n_0_dout[71]_i_3\,
      I2 => test_patt_en,
      I3 => data30(83),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[67]_i_1\
    );
\dout[67]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[67]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[71]_i_4\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[75]_i_3\,
      O => \n_0_dout[67]_i_2\
    );
\dout[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(67),
      I1 => data56(68),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data56(69),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data56(70),
      O => \n_0_dout[67]_i_3\
    );
\dout[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[68]_i_2\,
      I1 => \n_0_dout[71]_i_3\,
      I2 => test_patt_en,
      I3 => data30(84),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[68]_i_1\
    );
\dout[68]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[68]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[72]_i_3\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[72]_i_4\,
      O => \n_0_dout[68]_i_2\
    );
\dout[68]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(68),
      I1 => data56(69),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data56(70),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data56(71),
      O => \n_0_dout[68]_i_3\
    );
\dout[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(85),
      I2 => \n_0_dout[71]_i_3\,
      I3 => \n_0_dout[69]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[69]_i_1\
    );
\dout[69]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[69]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[73]_i_3\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[73]_i_4\,
      O => \n_0_dout[69]_i_2\
    );
\dout[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(69),
      I1 => data56(70),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data56(71),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data56(72),
      O => \n_0_dout[69]_i_3\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[6]_i_2\,
      I1 => test_patt_en,
      I2 => data30(86),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[6]_i_1\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[6]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[10]_i_3\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[10]_i_4\,
      O => \n_0_dout[6]_i_2\
    );
\dout[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(7),
      I1 => \adc_data_reg[0]_28\(8),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_reg[0]_28\(9),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_reg[0]_28\(10),
      O => \n_0_dout[6]_i_3\
    );
\dout[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[70]_i_2\,
      I1 => \n_0_dout[71]_i_3\,
      I2 => test_patt_en,
      I3 => data30(86),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[70]_i_1\
    );
\dout[70]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[70]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[74]_i_3\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[74]_i_4\,
      O => \n_0_dout[70]_i_2\
    );
\dout[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(70),
      I1 => data56(71),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data56(72),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data56(73),
      O => \n_0_dout[70]_i_3\
    );
\dout[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[71]_i_2\,
      I1 => \n_0_dout[71]_i_3\,
      I2 => test_patt_en,
      I3 => data30(87),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[71]_i_1\
    );
\dout[71]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[71]_i_4\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[75]_i_3\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[75]_i_4\,
      O => \n_0_dout[71]_i_2\
    );
\dout[71]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_s_frame_position_reg[22]\,
      I1 => \n_0_s_frame_position_reg[23]\,
      O => \n_0_dout[71]_i_3\
    );
\dout[71]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(71),
      I1 => data56(72),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data56(73),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data56(74),
      O => \n_0_dout[71]_i_4\
    );
\dout[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[72]_i_2\,
      I1 => \n_0_dout[83]_i_3\,
      I2 => test_patt_en,
      I3 => data30(88),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[72]_i_1\
    );
\dout[72]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[72]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[72]_i_4\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[72]_i_5\,
      O => \n_0_dout[72]_i_2\
    );
\dout[72]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(72),
      I1 => data56(73),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data56(74),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data56(75),
      O => \n_0_dout[72]_i_3\
    );
\dout[72]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data55(75),
      I1 => data54(75),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data53(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data52(75),
      O => \n_0_dout[72]_i_4\
    );
\dout[72]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data51(75),
      I1 => data50(75),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data49(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data48(75),
      O => \n_0_dout[72]_i_5\
    );
\dout[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(89),
      I2 => \n_0_dout[83]_i_3\,
      I3 => \n_0_dout[73]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[73]_i_1\
    );
\dout[73]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[73]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[73]_i_4\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[73]_i_5\,
      O => \n_0_dout[73]_i_2\
    );
\dout[73]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(73),
      I1 => data56(74),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data56(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data55(75),
      O => \n_0_dout[73]_i_3\
    );
\dout[73]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data54(75),
      I1 => data53(75),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data52(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data51(75),
      O => \n_0_dout[73]_i_4\
    );
\dout[73]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data50(75),
      I1 => data49(75),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data48(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data47(75),
      O => \n_0_dout[73]_i_5\
    );
\dout[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(90),
      I2 => \n_0_dout[83]_i_3\,
      I3 => \n_0_dout[74]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[74]_i_1\
    );
\dout[74]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[74]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[74]_i_4\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[74]_i_5\,
      O => \n_0_dout[74]_i_2\
    );
\dout[74]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(74),
      I1 => data56(75),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data55(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data54(75),
      O => \n_0_dout[74]_i_3\
    );
\dout[74]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data53(75),
      I1 => data52(75),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data51(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data50(75),
      O => \n_0_dout[74]_i_4\
    );
\dout[74]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data49(75),
      I1 => data48(75),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data47(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data46(75),
      O => \n_0_dout[74]_i_5\
    );
\dout[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(91),
      I2 => \n_0_dout[83]_i_3\,
      I3 => \n_0_dout[75]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[75]_i_1\
    );
\dout[75]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[75]_i_3\,
      I1 => \n_0_s_frame_position_reg[19]\,
      I2 => \n_0_dout[75]_i_4\,
      I3 => \n_0_s_frame_position_reg[18]\,
      I4 => \n_0_dout[75]_i_5\,
      O => \n_0_dout[75]_i_2\
    );
\dout[75]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data56(75),
      I1 => data55(75),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data54(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data53(75),
      O => \n_0_dout[75]_i_3\
    );
\dout[75]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data52(75),
      I1 => data51(75),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data50(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data49(75),
      O => \n_0_dout[75]_i_4\
    );
\dout[75]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data48(75),
      I1 => data47(75),
      I2 => \n_0_s_frame_position_reg[17]\,
      I3 => data46(75),
      I4 => \n_0_s_frame_position_reg[16]\,
      I5 => data45(75),
      O => \n_0_dout[75]_i_5\
    );
\dout[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A000000000000"
    )
    port map (
      I0 => prefix_en_in,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_s_frame_position_reg[26]\,
      I3 => test_patt_en,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[78]_i_1\
    );
\dout[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_s_frame_position_reg[26]\,
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[79]_i_1\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[7]_i_2\,
      I1 => test_patt_en,
      I2 => data30(87),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[7]_i_1\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[7]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[11]_i_3\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[11]_i_4\,
      O => \n_0_dout[7]_i_2\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(8),
      I1 => \adc_data_reg[0]_28\(9),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_reg[0]_28\(10),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_reg[0]_28\(11),
      O => \n_0_dout[7]_i_3\
    );
\dout[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[80]_i_2\,
      I1 => \n_0_dout[83]_i_3\,
      I2 => test_patt_en,
      I3 => data30(80),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[80]_i_1\
    );
\dout[80]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[80]_i_3\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[84]_i_3\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[88]_i_3\,
      O => \n_0_dout[80]_i_2\
    );
\dout[80]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(80),
      I1 => data42(81),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data42(82),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data42(83),
      O => \n_0_dout[80]_i_3\
    );
\dout[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(81),
      I2 => \n_0_dout[83]_i_3\,
      I3 => \n_0_dout[81]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[81]_i_1\
    );
\dout[81]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[81]_i_3\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[85]_i_3\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[89]_i_3\,
      O => \n_0_dout[81]_i_2\
    );
\dout[81]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(81),
      I1 => data42(82),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data42(83),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data42(84),
      O => \n_0_dout[81]_i_3\
    );
\dout[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[82]_i_2\,
      I1 => \n_0_dout[83]_i_3\,
      I2 => test_patt_en,
      I3 => data30(82),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[82]_i_1\
    );
\dout[82]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[82]_i_3\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[86]_i_3\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[90]_i_3\,
      O => \n_0_dout[82]_i_2\
    );
\dout[82]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(82),
      I1 => data42(83),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data42(84),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data42(85),
      O => \n_0_dout[82]_i_3\
    );
\dout[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[83]_i_2\,
      I1 => \n_0_dout[83]_i_3\,
      I2 => test_patt_en,
      I3 => data30(83),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[83]_i_1\
    );
\dout[83]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[83]_i_4\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[87]_i_3\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[91]_i_4\,
      O => \n_0_dout[83]_i_2\
    );
\dout[83]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_s_frame_position_reg[26]\,
      I1 => \n_0_s_frame_position_reg[27]\,
      O => \n_0_dout[83]_i_3\
    );
\dout[83]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(83),
      I1 => data42(84),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data42(85),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data42(86),
      O => \n_0_dout[83]_i_4\
    );
\dout[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[84]_i_2\,
      I1 => \n_0_dout[91]_i_3\,
      I2 => test_patt_en,
      I3 => data30(84),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[84]_i_1\
    );
\dout[84]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[84]_i_3\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[88]_i_3\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[88]_i_4\,
      O => \n_0_dout[84]_i_2\
    );
\dout[84]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(84),
      I1 => data42(85),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data42(86),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data42(87),
      O => \n_0_dout[84]_i_3\
    );
\dout[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(85),
      I2 => \n_0_dout[91]_i_3\,
      I3 => \n_0_dout[85]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[85]_i_1\
    );
\dout[85]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[85]_i_3\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[89]_i_3\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[89]_i_4\,
      O => \n_0_dout[85]_i_2\
    );
\dout[85]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(85),
      I1 => data42(86),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data42(87),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data42(88),
      O => \n_0_dout[85]_i_3\
    );
\dout[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(86),
      I2 => \n_0_dout[91]_i_3\,
      I3 => \n_0_dout[86]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[86]_i_1\
    );
\dout[86]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[86]_i_3\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[90]_i_3\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[90]_i_4\,
      O => \n_0_dout[86]_i_2\
    );
\dout[86]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(86),
      I1 => data42(87),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data42(88),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data42(89),
      O => \n_0_dout[86]_i_3\
    );
\dout[87]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(87),
      I2 => \n_0_dout[91]_i_3\,
      I3 => \n_0_dout[87]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[87]_i_1\
    );
\dout[87]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[87]_i_3\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[91]_i_4\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[91]_i_5\,
      O => \n_0_dout[87]_i_2\
    );
\dout[87]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(87),
      I1 => data42(88),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data42(89),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data42(90),
      O => \n_0_dout[87]_i_3\
    );
\dout[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(88),
      I2 => \n_0_dout[91]_i_3\,
      I3 => \n_0_dout[88]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[88]_i_1\
    );
\dout[88]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[88]_i_3\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[88]_i_4\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[88]_i_5\,
      O => \n_0_dout[88]_i_2\
    );
\dout[88]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(88),
      I1 => data42(89),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data42(90),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data42(91),
      O => \n_0_dout[88]_i_3\
    );
\dout[88]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data41(91),
      I1 => data40(91),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data39(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data38(91),
      O => \n_0_dout[88]_i_4\
    );
\dout[88]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data37(91),
      I1 => data36(91),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data35(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data34(91),
      O => \n_0_dout[88]_i_5\
    );
\dout[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[89]_i_2\,
      I1 => \n_0_dout[91]_i_3\,
      I2 => test_patt_en,
      I3 => data30(89),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[89]_i_1\
    );
\dout[89]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[89]_i_3\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[89]_i_4\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[89]_i_5\,
      O => \n_0_dout[89]_i_2\
    );
\dout[89]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(89),
      I1 => data42(90),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data42(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data41(91),
      O => \n_0_dout[89]_i_3\
    );
\dout[89]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data40(91),
      I1 => data39(91),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data38(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data37(91),
      O => \n_0_dout[89]_i_4\
    );
\dout[89]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data36(91),
      I1 => data35(91),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data34(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data33(91),
      O => \n_0_dout[89]_i_5\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[8]_i_2\,
      I1 => test_patt_en,
      I2 => data30(88),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[8]_i_1\
    );
\dout[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
    port map (
      I0 => \n_0_dout[8]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[8]_i_4\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[8]_i_5\,
      O => \n_0_dout[8]_i_2\
    );
\dout[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(9),
      I1 => \adc_data_reg[0]_28\(10),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_reg[0]_28\(11),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(0),
      O => \n_0_dout[8]_i_3\
    );
\dout[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_d_reg[0]_27\(1),
      I1 => \adc_data_d_reg[0]_27\(2),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(3),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(4),
      O => \n_0_dout[8]_i_4\
    );
\dout[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_d_reg[0]_27\(5),
      I1 => \adc_data_d_reg[0]_27\(6),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(7),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(8),
      O => \n_0_dout[8]_i_5\
    );
\dout[90]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D88000000000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => data30(90),
      I2 => \n_0_dout[91]_i_3\,
      I3 => \n_0_dout[90]_i_2\,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[90]_i_1\
    );
\dout[90]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[90]_i_3\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[90]_i_4\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[90]_i_5\,
      O => \n_0_dout[90]_i_2\
    );
\dout[90]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(90),
      I1 => data42(91),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data41(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data40(91),
      O => \n_0_dout[90]_i_3\
    );
\dout[90]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data39(91),
      I1 => data38(91),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data37(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data36(91),
      O => \n_0_dout[90]_i_4\
    );
\dout[90]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data35(91),
      I1 => data34(91),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data33(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data32(91),
      O => \n_0_dout[90]_i_5\
    );
\dout[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E000000000000"
    )
    port map (
      I0 => \n_0_dout[91]_i_2\,
      I1 => \n_0_dout[91]_i_3\,
      I2 => test_patt_en,
      I3 => data30(91),
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[91]_i_1\
    );
\dout[91]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[91]_i_4\,
      I1 => \n_0_s_frame_position_reg[23]\,
      I2 => \n_0_dout[91]_i_5\,
      I3 => \n_0_s_frame_position_reg[22]\,
      I4 => \n_0_dout[91]_i_6\,
      O => \n_0_dout[91]_i_2\
    );
\dout[91]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_s_frame_position_reg[30]\,
      I1 => \n_0_s_frame_position_reg[31]\,
      O => \n_0_dout[91]_i_3\
    );
\dout[91]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data42(91),
      I1 => data41(91),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data40(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data39(91),
      O => \n_0_dout[91]_i_4\
    );
\dout[91]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data38(91),
      I1 => data37(91),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data36(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data35(91),
      O => \n_0_dout[91]_i_5\
    );
\dout[91]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data34(91),
      I1 => data33(91),
      I2 => \n_0_s_frame_position_reg[21]\,
      I3 => data32(91),
      I4 => \n_0_s_frame_position_reg[20]\,
      I5 => data31(91),
      O => \n_0_dout[91]_i_6\
    );
\dout[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA000000000000"
    )
    port map (
      I0 => prefix_en_in,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_s_frame_position_reg[30]\,
      I3 => test_patt_en,
      I4 => state,
      I5 => \^adc_sel\,
      O => \n_0_dout[94]_i_1\
    );
\dout[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => test_patt_en,
      I1 => \n_0_s_frame_position_reg[31]\,
      I2 => \n_0_s_frame_position_reg[30]\,
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[95]_i_1\
    );
\dout[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[96]_i_2\,
      I1 => test_patt_en,
      I2 => data30(80),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[96]_i_1\
    );
\dout[96]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[96]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[100]_i_3\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[104]_i_3\,
      O => \n_0_dout[96]_i_2\
    );
\dout[96]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(96),
      I1 => data28(97),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data28(98),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data28(99),
      O => \n_0_dout[96]_i_3\
    );
\dout[97]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[97]_i_2\,
      I1 => test_patt_en,
      I2 => data30(81),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[97]_i_1\
    );
\dout[97]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[97]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[101]_i_3\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[105]_i_3\,
      O => \n_0_dout[97]_i_2\
    );
\dout[97]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(97),
      I1 => data28(98),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data28(99),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data28(100),
      O => \n_0_dout[97]_i_3\
    );
\dout[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[98]_i_2\,
      I1 => test_patt_en,
      I2 => data30(82),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[98]_i_1\
    );
\dout[98]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[98]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[102]_i_3\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[106]_i_3\,
      O => \n_0_dout[98]_i_2\
    );
\dout[98]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(98),
      I1 => data28(99),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data28(100),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data28(101),
      O => \n_0_dout[98]_i_3\
    );
\dout[99]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
    port map (
      I0 => \n_0_dout[99]_i_2\,
      I1 => test_patt_en,
      I2 => data30(83),
      I3 => state,
      I4 => \^adc_sel\,
      O => \n_0_dout[99]_i_1\
    );
\dout[99]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[99]_i_3\,
      I1 => \n_0_s_frame_position_reg[27]\,
      I2 => \n_0_dout[103]_i_3\,
      I3 => \n_0_s_frame_position_reg[26]\,
      I4 => \n_0_dout[107]_i_3\,
      O => \n_0_dout[99]_i_2\
    );
\dout[99]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data28(99),
      I1 => data28(100),
      I2 => \n_0_s_frame_position_reg[25]\,
      I3 => data28(101),
      I4 => \n_0_s_frame_position_reg[24]\,
      I5 => data28(102),
      O => \n_0_dout[99]_i_3\
    );
\dout[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA222A2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \n_0_dout[9]_i_2\,
      I3 => test_patt_en,
      I4 => data30(89),
      O => \n_0_dout[9]_i_1\
    );
\dout[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_dout[9]_i_3\,
      I1 => \n_0_s_frame_position_reg[3]\,
      I2 => \n_0_dout[9]_i_4\,
      I3 => \n_0_s_frame_position_reg[2]\,
      I4 => \n_0_dout[9]_i_5\,
      O => \n_0_dout[9]_i_2\
    );
\dout[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_reg[0]_28\(10),
      I1 => \adc_data_reg[0]_28\(11),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(0),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(1),
      O => \n_0_dout[9]_i_3\
    );
\dout[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_d_reg[0]_27\(2),
      I1 => \adc_data_d_reg[0]_27\(3),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(4),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(5),
      O => \n_0_dout[9]_i_4\
    );
\dout[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \adc_data_d_reg[0]_27\(6),
      I1 => \adc_data_d_reg[0]_27\(7),
      I2 => \n_0_s_frame_position_reg[1]\,
      I3 => \adc_data_d_reg[0]_27\(8),
      I4 => \n_0_s_frame_position_reg[0]\,
      I5 => \adc_data_d_reg[0]_27\(9),
      O => \n_0_dout[9]_i_5\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[0]_i_1\,
      Q => adc_data_in(0),
      R => \<const0>\
    );
\dout_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[100]_i_1\,
      Q => \^o3\(79),
      R => \<const0>\
    );
\dout_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[101]_i_1\,
      Q => \^o3\(80),
      R => \<const0>\
    );
\dout_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[102]_i_1\,
      Q => \^o3\(81),
      R => \<const0>\
    );
\dout_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[103]_i_1\,
      Q => \^o3\(82),
      R => \<const0>\
    );
\dout_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[104]_i_1\,
      Q => \^o3\(83),
      R => \<const0>\
    );
\dout_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[105]_i_1\,
      Q => \^o3\(84),
      R => \<const0>\
    );
\dout_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[106]_i_1\,
      Q => \^o3\(85),
      R => \<const0>\
    );
\dout_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[107]_i_1\,
      Q => \^o3\(86),
      R => \<const0>\
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[10]_i_1\,
      Q => \^o3\(3),
      R => \<const0>\
    );
\dout_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[110]_i_1\,
      Q => \^o3\(87),
      R => \<const0>\
    );
\dout_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[112]_i_1\,
      Q => \^o3\(88),
      R => \<const0>\
    );
\dout_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[113]_i_1\,
      Q => \^o3\(89),
      R => \<const0>\
    );
\dout_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[114]_i_1\,
      Q => \^o3\(90),
      R => \<const0>\
    );
\dout_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[115]_i_1\,
      Q => \^o3\(91),
      R => \<const0>\
    );
\dout_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[116]_i_1\,
      Q => \^o3\(92),
      R => \<const0>\
    );
\dout_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[117]_i_1\,
      Q => \^o3\(93),
      R => \<const0>\
    );
\dout_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[118]_i_1\,
      Q => \^o3\(94),
      R => \<const0>\
    );
\dout_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[119]_i_1\,
      Q => \^o3\(95),
      R => \<const0>\
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[11]_i_1\,
      Q => adc_data_in(11),
      R => \<const0>\
    );
\dout_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[120]_i_1\,
      Q => \^o3\(96),
      R => \<const0>\
    );
\dout_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[121]_i_1\,
      Q => \^o3\(97),
      R => \<const0>\
    );
\dout_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[122]_i_1\,
      Q => \^o3\(98),
      R => \<const0>\
    );
\dout_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[123]_i_1\,
      Q => \^o3\(99),
      R => \<const0>\
    );
\dout_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[126]_i_1\,
      Q => \^o3\(100),
      R => \<const0>\
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[12]_i_1\,
      Q => \^o3\(4),
      R => \<const0>\
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[16]_i_1\,
      Q => \^o3\(5),
      R => \<const0>\
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[17]_i_1\,
      Q => \^o3\(6),
      R => \<const0>\
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[18]_i_1\,
      Q => \^o3\(7),
      R => \<const0>\
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[19]_i_1\,
      Q => \^o3\(8),
      R => \<const0>\
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[1]_i_1\,
      Q => \^o3\(0),
      R => \<const0>\
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[20]_i_1\,
      Q => \^o3\(9),
      R => \<const0>\
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[21]_i_1\,
      Q => \^o3\(10),
      R => \<const0>\
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[22]_i_1\,
      Q => \^o3\(11),
      R => \<const0>\
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[23]_i_1\,
      Q => \^o3\(12),
      R => \<const0>\
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[24]_i_1\,
      Q => \^o3\(13),
      R => \<const0>\
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[25]_i_1\,
      Q => \^o3\(14),
      R => \<const0>\
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[26]_i_1\,
      Q => \^o3\(15),
      R => \<const0>\
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[27]_i_1\,
      Q => \^o3\(16),
      R => \<const0>\
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[28]_i_1\,
      Q => \^o3\(17),
      R => \<const0>\
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[2]_i_1\,
      Q => adc_data_in(2),
      R => \<const0>\
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[31]_i_1\,
      Q => \^o3\(18),
      R => \<const0>\
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[32]_i_1\,
      Q => \^o3\(19),
      R => \<const0>\
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[33]_i_1\,
      Q => \^o3\(20),
      R => \<const0>\
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[34]_i_1\,
      Q => \^o3\(21),
      R => \<const0>\
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[35]_i_1\,
      Q => \^o3\(22),
      R => \<const0>\
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[36]_i_1\,
      Q => \^o3\(23),
      R => \<const0>\
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[37]_i_1\,
      Q => \^o3\(24),
      R => \<const0>\
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[38]_i_1\,
      Q => \^o3\(25),
      R => \<const0>\
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[39]_i_1\,
      Q => \^o3\(26),
      R => \<const0>\
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[3]_i_1\,
      Q => adc_data_in(3),
      R => \<const0>\
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[40]_i_1\,
      Q => \^o3\(27),
      R => \<const0>\
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[41]_i_1\,
      Q => \^o3\(28),
      R => \<const0>\
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[42]_i_1\,
      Q => \^o3\(29),
      R => \<const0>\
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[43]_i_1\,
      Q => \^o3\(30),
      R => \<const0>\
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[45]_i_1\,
      Q => \^o3\(31),
      R => \<const0>\
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[47]_i_1\,
      Q => \^o3\(32),
      R => \<const0>\
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[48]_i_1\,
      Q => \^o3\(33),
      R => \<const0>\
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[49]_i_1\,
      Q => \^o3\(34),
      R => \<const0>\
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[4]_i_1\,
      Q => \^o3\(1),
      R => \<const0>\
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[50]_i_1\,
      Q => \^o3\(35),
      R => \<const0>\
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[51]_i_1\,
      Q => \^o3\(36),
      R => \<const0>\
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[52]_i_1\,
      Q => \^o3\(37),
      R => \<const0>\
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[53]_i_1\,
      Q => \^o3\(38),
      R => \<const0>\
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[54]_i_1\,
      Q => \^o3\(39),
      R => \<const0>\
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[55]_i_1\,
      Q => \^o3\(40),
      R => \<const0>\
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[56]_i_1\,
      Q => \^o3\(41),
      R => \<const0>\
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[57]_i_1\,
      Q => \^o3\(42),
      R => \<const0>\
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[58]_i_1\,
      Q => \^o3\(43),
      R => \<const0>\
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[59]_i_1\,
      Q => \^o3\(44),
      R => \<const0>\
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[5]_i_1\,
      Q => \^o3\(2),
      R => \<const0>\
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[60]_i_1\,
      Q => \^o3\(45),
      R => \<const0>\
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[61]_i_1\,
      Q => \^o3\(46),
      R => \<const0>\
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[64]_i_1\,
      Q => \^o3\(47),
      R => \<const0>\
    );
\dout_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[65]_i_1\,
      Q => \^o3\(48),
      R => \<const0>\
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[66]_i_1\,
      Q => \^o3\(49),
      R => \<const0>\
    );
\dout_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[67]_i_1\,
      Q => \^o3\(50),
      R => \<const0>\
    );
\dout_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[68]_i_1\,
      Q => \^o3\(51),
      R => \<const0>\
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[69]_i_1\,
      Q => \^o3\(52),
      R => \<const0>\
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[6]_i_1\,
      Q => adc_data_in(6),
      R => \<const0>\
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[70]_i_1\,
      Q => \^o3\(53),
      R => \<const0>\
    );
\dout_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[71]_i_1\,
      Q => \^o3\(54),
      R => \<const0>\
    );
\dout_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[72]_i_1\,
      Q => \^o3\(55),
      R => \<const0>\
    );
\dout_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[73]_i_1\,
      Q => \^o3\(56),
      R => \<const0>\
    );
\dout_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[74]_i_1\,
      Q => \^o3\(57),
      R => \<const0>\
    );
\dout_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[75]_i_1\,
      Q => \^o3\(58),
      R => \<const0>\
    );
\dout_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[78]_i_1\,
      Q => \^o3\(59),
      R => \<const0>\
    );
\dout_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[79]_i_1\,
      Q => \^o3\(60),
      R => \<const0>\
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[7]_i_1\,
      Q => adc_data_in(7),
      R => \<const0>\
    );
\dout_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[80]_i_1\,
      Q => \^o3\(61),
      R => \<const0>\
    );
\dout_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[81]_i_1\,
      Q => \^o3\(62),
      R => \<const0>\
    );
\dout_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[82]_i_1\,
      Q => \^o3\(63),
      R => \<const0>\
    );
\dout_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[83]_i_1\,
      Q => \^o3\(64),
      R => \<const0>\
    );
\dout_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[84]_i_1\,
      Q => \^o3\(65),
      R => \<const0>\
    );
\dout_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[85]_i_1\,
      Q => \^o3\(66),
      R => \<const0>\
    );
\dout_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[86]_i_1\,
      Q => \^o3\(67),
      R => \<const0>\
    );
\dout_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[87]_i_1\,
      Q => \^o3\(68),
      R => \<const0>\
    );
\dout_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[88]_i_1\,
      Q => \^o3\(69),
      R => \<const0>\
    );
\dout_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[89]_i_1\,
      Q => \^o3\(70),
      R => \<const0>\
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[8]_i_1\,
      Q => adc_data_in(8),
      R => \<const0>\
    );
\dout_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[90]_i_1\,
      Q => \^o3\(71),
      R => \<const0>\
    );
\dout_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[91]_i_1\,
      Q => \^o3\(72),
      R => \<const0>\
    );
\dout_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[94]_i_1\,
      Q => \^o3\(73),
      R => \<const0>\
    );
\dout_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[95]_i_1\,
      Q => \^o3\(74),
      R => \<const0>\
    );
\dout_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[96]_i_1\,
      Q => \^o3\(75),
      R => \<const0>\
    );
\dout_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[97]_i_1\,
      Q => \^o3\(76),
      R => \<const0>\
    );
\dout_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[98]_i_1\,
      Q => \^o3\(77),
      R => \<const0>\
    );
\dout_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[99]_i_1\,
      Q => \^o3\(78),
      R => \<const0>\
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_dout[9]_i_1\,
      Q => adc_data_in(9),
      R => \<const0>\
    );
\frame[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[0]_6\(0),
      I3 => \frame[0]_16\(0),
      O => \n_0_frame[0][0]_i_1\
    );
\frame[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[0]_7\(4),
      I3 => \frame[0]_16\(10),
      O => \n_0_frame[0][10]_i_1\
    );
\frame[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[0]_7\(5),
      I3 => \frame[0]_16\(11),
      O => \n_0_frame[0][11]_i_1\
    );
\frame[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[0]_6\(1),
      I3 => \frame[0]_16\(1),
      O => \n_0_frame[0][1]_i_1\
    );
\frame[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[0]_6\(2),
      I3 => \frame[0]_16\(2),
      O => \n_0_frame[0][2]_i_1\
    );
\frame[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[0]_6\(3),
      I3 => \frame[0]_16\(3),
      O => \n_0_frame[0][3]_i_1\
    );
\frame[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[0]_6\(4),
      I3 => \frame[0]_16\(4),
      O => \n_0_frame[0][4]_i_1\
    );
\frame[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[0]_6\(5),
      I3 => \frame[0]_16\(5),
      O => \n_0_frame[0][5]_i_1\
    );
\frame[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[0]_7\(0),
      I3 => \frame[0]_16\(6),
      O => \n_0_frame[0][6]_i_1\
    );
\frame[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[0]_7\(1),
      I3 => \frame[0]_16\(7),
      O => \n_0_frame[0][7]_i_1\
    );
\frame[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[0]_7\(2),
      I3 => \frame[0]_16\(8),
      O => \n_0_frame[0][8]_i_1\
    );
\frame[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[0]_7\(3),
      I3 => \frame[0]_16\(9),
      O => \n_0_frame[0][9]_i_1\
    );
\frame[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[1]_4\(0),
      I3 => \frame[1]_17\(0),
      O => \n_0_frame[1][0]_i_1\
    );
\frame[1][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[1]_5\(4),
      I3 => \frame[1]_17\(10),
      O => \n_0_frame[1][10]_i_1\
    );
\frame[1][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[1]_5\(5),
      I3 => \frame[1]_17\(11),
      O => \n_0_frame[1][11]_i_1\
    );
\frame[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[1]_4\(1),
      I3 => \frame[1]_17\(1),
      O => \n_0_frame[1][1]_i_1\
    );
\frame[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[1]_4\(2),
      I3 => \frame[1]_17\(2),
      O => \n_0_frame[1][2]_i_1\
    );
\frame[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[1]_4\(3),
      I3 => \frame[1]_17\(3),
      O => \n_0_frame[1][3]_i_1\
    );
\frame[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[1]_4\(4),
      I3 => \frame[1]_17\(4),
      O => \n_0_frame[1][4]_i_1\
    );
\frame[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[1]_4\(5),
      I3 => \frame[1]_17\(5),
      O => \n_0_frame[1][5]_i_1\
    );
\frame[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[1]_5\(0),
      I3 => \frame[1]_17\(6),
      O => \n_0_frame[1][6]_i_1\
    );
\frame[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[1]_5\(1),
      I3 => \frame[1]_17\(7),
      O => \n_0_frame[1][7]_i_1\
    );
\frame[1][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[1]_5\(2),
      I3 => \frame[1]_17\(8),
      O => \n_0_frame[1][8]_i_1\
    );
\frame[1][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[1]_5\(3),
      I3 => \frame[1]_17\(9),
      O => \n_0_frame[1][9]_i_1\
    );
\frame[2][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[2]_2\(0),
      I3 => \frame[2]_18\(0),
      O => \n_0_frame[2][0]_i_1\
    );
\frame[2][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[2]_3\(4),
      I3 => \frame[2]_18\(10),
      O => \n_0_frame[2][10]_i_1\
    );
\frame[2][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[2]_3\(5),
      I3 => \frame[2]_18\(11),
      O => \n_0_frame[2][11]_i_1\
    );
\frame[2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[2]_2\(1),
      I3 => \frame[2]_18\(1),
      O => \n_0_frame[2][1]_i_1\
    );
\frame[2][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[2]_2\(2),
      I3 => \frame[2]_18\(2),
      O => \n_0_frame[2][2]_i_1\
    );
\frame[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[2]_2\(3),
      I3 => \frame[2]_18\(3),
      O => \n_0_frame[2][3]_i_1\
    );
\frame[2][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[2]_2\(4),
      I3 => \frame[2]_18\(4),
      O => \n_0_frame[2][4]_i_1\
    );
\frame[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[2]_2\(5),
      I3 => \frame[2]_18\(5),
      O => \n_0_frame[2][5]_i_1\
    );
\frame[2][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[2]_3\(0),
      I3 => \frame[2]_18\(6),
      O => \n_0_frame[2][6]_i_1\
    );
\frame[2][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[2]_3\(1),
      I3 => \frame[2]_18\(7),
      O => \n_0_frame[2][7]_i_1\
    );
\frame[2][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[2]_3\(2),
      I3 => \frame[2]_18\(8),
      O => \n_0_frame[2][8]_i_1\
    );
\frame[2][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[2]_3\(3),
      I3 => \frame[2]_18\(9),
      O => \n_0_frame[2][9]_i_1\
    );
\frame[3][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[3]_0\(0),
      I3 => \frame[3]_19\(0),
      O => \n_0_frame[3][0]_i_1\
    );
\frame[3][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[3]_1\(4),
      I3 => \frame[3]_19\(10),
      O => \n_0_frame[3][10]_i_1\
    );
\frame[3][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[3]_1\(5),
      I3 => \frame[3]_19\(11),
      O => \n_0_frame[3][11]_i_1\
    );
\frame[3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[3]_0\(1),
      I3 => \frame[3]_19\(1),
      O => \n_0_frame[3][1]_i_1\
    );
\frame[3][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[3]_0\(2),
      I3 => \frame[3]_19\(2),
      O => \n_0_frame[3][2]_i_1\
    );
\frame[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[3]_0\(3),
      I3 => \frame[3]_19\(3),
      O => \n_0_frame[3][3]_i_1\
    );
\frame[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[3]_0\(4),
      I3 => \frame[3]_19\(4),
      O => \n_0_frame[3][4]_i_1\
    );
\frame[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[3]_0\(5),
      I3 => \frame[3]_19\(5),
      O => \n_0_frame[3][5]_i_1\
    );
\frame[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[3]_1\(0),
      I3 => \frame[3]_19\(6),
      O => \n_0_frame[3][6]_i_1\
    );
\frame[3][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[3]_1\(1),
      I3 => \frame[3]_19\(7),
      O => \n_0_frame[3][7]_i_1\
    );
\frame[3][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[3]_1\(2),
      I3 => \frame[3]_19\(8),
      O => \n_0_frame[3][8]_i_1\
    );
\frame[3][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[3]_1\(3),
      I3 => \frame[3]_19\(9),
      O => \n_0_frame[3][9]_i_1\
    );
\frame[4][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[4]_14\(0),
      I3 => \frame[4]_20\(0),
      O => \n_0_frame[4][0]_i_1\
    );
\frame[4][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[4]_15\(4),
      I3 => \frame[4]_20\(10),
      O => \n_0_frame[4][10]_i_1\
    );
\frame[4][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[4]_15\(5),
      I3 => \frame[4]_20\(11),
      O => \n_0_frame[4][11]_i_1\
    );
\frame[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[4]_14\(1),
      I3 => \frame[4]_20\(1),
      O => \n_0_frame[4][1]_i_1\
    );
\frame[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[4]_14\(2),
      I3 => \frame[4]_20\(2),
      O => \n_0_frame[4][2]_i_1\
    );
\frame[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[4]_14\(3),
      I3 => \frame[4]_20\(3),
      O => \n_0_frame[4][3]_i_1\
    );
\frame[4][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[4]_14\(4),
      I3 => \frame[4]_20\(4),
      O => \n_0_frame[4][4]_i_1\
    );
\frame[4][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[4]_14\(5),
      I3 => \frame[4]_20\(5),
      O => \n_0_frame[4][5]_i_1\
    );
\frame[4][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[4]_15\(0),
      I3 => \frame[4]_20\(6),
      O => \n_0_frame[4][6]_i_1\
    );
\frame[4][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[4]_15\(1),
      I3 => \frame[4]_20\(7),
      O => \n_0_frame[4][7]_i_1\
    );
\frame[4][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[4]_15\(2),
      I3 => \frame[4]_20\(8),
      O => \n_0_frame[4][8]_i_1\
    );
\frame[4][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[4]_15\(3),
      I3 => \frame[4]_20\(9),
      O => \n_0_frame[4][9]_i_1\
    );
\frame[5][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[5]_12\(0),
      I3 => \frame[5]_21\(0),
      O => \n_0_frame[5][0]_i_1\
    );
\frame[5][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[5]_13\(4),
      I3 => \frame[5]_21\(10),
      O => \n_0_frame[5][10]_i_1\
    );
\frame[5][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[5]_13\(5),
      I3 => \frame[5]_21\(11),
      O => \n_0_frame[5][11]_i_1\
    );
\frame[5][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[5]_12\(1),
      I3 => \frame[5]_21\(1),
      O => \n_0_frame[5][1]_i_1\
    );
\frame[5][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[5]_12\(2),
      I3 => \frame[5]_21\(2),
      O => \n_0_frame[5][2]_i_1\
    );
\frame[5][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[5]_12\(3),
      I3 => \frame[5]_21\(3),
      O => \n_0_frame[5][3]_i_1\
    );
\frame[5][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[5]_12\(4),
      I3 => \frame[5]_21\(4),
      O => \n_0_frame[5][4]_i_1\
    );
\frame[5][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[5]_12\(5),
      I3 => \frame[5]_21\(5),
      O => \n_0_frame[5][5]_i_1\
    );
\frame[5][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[5]_13\(0),
      I3 => \frame[5]_21\(6),
      O => \n_0_frame[5][6]_i_1\
    );
\frame[5][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[5]_13\(1),
      I3 => \frame[5]_21\(7),
      O => \n_0_frame[5][7]_i_1\
    );
\frame[5][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[5]_13\(2),
      I3 => \frame[5]_21\(8),
      O => \n_0_frame[5][8]_i_1\
    );
\frame[5][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[5]_13\(3),
      I3 => \frame[5]_21\(9),
      O => \n_0_frame[5][9]_i_1\
    );
\frame[6][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[6]_10\(0),
      I3 => \frame[6]_22\(0),
      O => \n_0_frame[6][0]_i_1\
    );
\frame[6][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[6]_11\(4),
      I3 => \frame[6]_22\(10),
      O => \n_0_frame[6][10]_i_1\
    );
\frame[6][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[6]_11\(5),
      I3 => \frame[6]_22\(11),
      O => \n_0_frame[6][11]_i_1\
    );
\frame[6][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[6]_10\(1),
      I3 => \frame[6]_22\(1),
      O => \n_0_frame[6][1]_i_1\
    );
\frame[6][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[6]_10\(2),
      I3 => \frame[6]_22\(2),
      O => \n_0_frame[6][2]_i_1\
    );
\frame[6][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[6]_10\(3),
      I3 => \frame[6]_22\(3),
      O => \n_0_frame[6][3]_i_1\
    );
\frame[6][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[6]_10\(4),
      I3 => \frame[6]_22\(4),
      O => \n_0_frame[6][4]_i_1\
    );
\frame[6][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[6]_10\(5),
      I3 => \frame[6]_22\(5),
      O => \n_0_frame[6][5]_i_1\
    );
\frame[6][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[6]_11\(0),
      I3 => \frame[6]_22\(6),
      O => \n_0_frame[6][6]_i_1\
    );
\frame[6][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[6]_11\(1),
      I3 => \frame[6]_22\(7),
      O => \n_0_frame[6][7]_i_1\
    );
\frame[6][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[6]_11\(2),
      I3 => \frame[6]_22\(8),
      O => \n_0_frame[6][8]_i_1\
    );
\frame[6][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[6]_11\(3),
      I3 => \frame[6]_22\(9),
      O => \n_0_frame[6][9]_i_1\
    );
\frame[7][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[7]_8\(0),
      I3 => \frame[7]_23\(0),
      O => \n_0_frame[7][0]_i_1\
    );
\frame[7][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[7]_9\(4),
      I3 => \frame[7]_23\(10),
      O => \n_0_frame[7][10]_i_1\
    );
\frame[7][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[7]_9\(5),
      I3 => \frame[7]_23\(11),
      O => \n_0_frame[7][11]_i_1\
    );
\frame[7][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[7]_8\(1),
      I3 => \frame[7]_23\(1),
      O => \n_0_frame[7][1]_i_1\
    );
\frame[7][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[7]_8\(2),
      I3 => \frame[7]_23\(2),
      O => \n_0_frame[7][2]_i_1\
    );
\frame[7][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[7]_8\(3),
      I3 => \frame[7]_23\(3),
      O => \n_0_frame[7][3]_i_1\
    );
\frame[7][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[7]_8\(4),
      I3 => \frame[7]_23\(4),
      O => \n_0_frame[7][4]_i_1\
    );
\frame[7][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes[7]_8\(5),
      I3 => \frame[7]_23\(5),
      O => \n_0_frame[7][5]_i_1\
    );
\frame[7][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[7]_9\(0),
      I3 => \frame[7]_23\(6),
      O => \n_0_frame[7][6]_i_1\
    );
\frame[7][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[7]_9\(1),
      I3 => \frame[7]_23\(7),
      O => \n_0_frame[7][7]_i_1\
    );
\frame[7][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[7]_9\(2),
      I3 => \frame[7]_23\(8),
      O => \n_0_frame[7][8]_i_1\
    );
\frame[7][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => \adc_data_serdes_d[7]_9\(3),
      I3 => \frame[7]_23\(9),
      O => \n_0_frame[7][9]_i_1\
    );
\frame_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][0]_i_1\,
      Q => \frame[0]_16\(0),
      R => \<const0>\
    );
\frame_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][10]_i_1\,
      Q => \frame[0]_16\(10),
      R => \<const0>\
    );
\frame_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][11]_i_1\,
      Q => \frame[0]_16\(11),
      R => \<const0>\
    );
\frame_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][1]_i_1\,
      Q => \frame[0]_16\(1),
      R => \<const0>\
    );
\frame_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][2]_i_1\,
      Q => \frame[0]_16\(2),
      R => \<const0>\
    );
\frame_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][3]_i_1\,
      Q => \frame[0]_16\(3),
      R => \<const0>\
    );
\frame_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][4]_i_1\,
      Q => \frame[0]_16\(4),
      R => \<const0>\
    );
\frame_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][5]_i_1\,
      Q => \frame[0]_16\(5),
      R => \<const0>\
    );
\frame_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][6]_i_1\,
      Q => \frame[0]_16\(6),
      R => \<const0>\
    );
\frame_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][7]_i_1\,
      Q => \frame[0]_16\(7),
      R => \<const0>\
    );
\frame_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][8]_i_1\,
      Q => \frame[0]_16\(8),
      R => \<const0>\
    );
\frame_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[0][9]_i_1\,
      Q => \frame[0]_16\(9),
      R => \<const0>\
    );
\frame_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][0]_i_1\,
      Q => \frame[1]_17\(0),
      R => \<const0>\
    );
\frame_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][10]_i_1\,
      Q => \frame[1]_17\(10),
      R => \<const0>\
    );
\frame_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][11]_i_1\,
      Q => \frame[1]_17\(11),
      R => \<const0>\
    );
\frame_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][1]_i_1\,
      Q => \frame[1]_17\(1),
      R => \<const0>\
    );
\frame_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][2]_i_1\,
      Q => \frame[1]_17\(2),
      R => \<const0>\
    );
\frame_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][3]_i_1\,
      Q => \frame[1]_17\(3),
      R => \<const0>\
    );
\frame_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][4]_i_1\,
      Q => \frame[1]_17\(4),
      R => \<const0>\
    );
\frame_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][5]_i_1\,
      Q => \frame[1]_17\(5),
      R => \<const0>\
    );
\frame_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][6]_i_1\,
      Q => \frame[1]_17\(6),
      R => \<const0>\
    );
\frame_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][7]_i_1\,
      Q => \frame[1]_17\(7),
      R => \<const0>\
    );
\frame_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][8]_i_1\,
      Q => \frame[1]_17\(8),
      R => \<const0>\
    );
\frame_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[1][9]_i_1\,
      Q => \frame[1]_17\(9),
      R => \<const0>\
    );
\frame_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][0]_i_1\,
      Q => \frame[2]_18\(0),
      R => \<const0>\
    );
\frame_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][10]_i_1\,
      Q => \frame[2]_18\(10),
      R => \<const0>\
    );
\frame_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][11]_i_1\,
      Q => \frame[2]_18\(11),
      R => \<const0>\
    );
\frame_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][1]_i_1\,
      Q => \frame[2]_18\(1),
      R => \<const0>\
    );
\frame_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][2]_i_1\,
      Q => \frame[2]_18\(2),
      R => \<const0>\
    );
\frame_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][3]_i_1\,
      Q => \frame[2]_18\(3),
      R => \<const0>\
    );
\frame_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][4]_i_1\,
      Q => \frame[2]_18\(4),
      R => \<const0>\
    );
\frame_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][5]_i_1\,
      Q => \frame[2]_18\(5),
      R => \<const0>\
    );
\frame_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][6]_i_1\,
      Q => \frame[2]_18\(6),
      R => \<const0>\
    );
\frame_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][7]_i_1\,
      Q => \frame[2]_18\(7),
      R => \<const0>\
    );
\frame_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][8]_i_1\,
      Q => \frame[2]_18\(8),
      R => \<const0>\
    );
\frame_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[2][9]_i_1\,
      Q => \frame[2]_18\(9),
      R => \<const0>\
    );
\frame_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][0]_i_1\,
      Q => \frame[3]_19\(0),
      R => \<const0>\
    );
\frame_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][10]_i_1\,
      Q => \frame[3]_19\(10),
      R => \<const0>\
    );
\frame_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][11]_i_1\,
      Q => \frame[3]_19\(11),
      R => \<const0>\
    );
\frame_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][1]_i_1\,
      Q => \frame[3]_19\(1),
      R => \<const0>\
    );
\frame_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][2]_i_1\,
      Q => \frame[3]_19\(2),
      R => \<const0>\
    );
\frame_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][3]_i_1\,
      Q => \frame[3]_19\(3),
      R => \<const0>\
    );
\frame_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][4]_i_1\,
      Q => \frame[3]_19\(4),
      R => \<const0>\
    );
\frame_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][5]_i_1\,
      Q => \frame[3]_19\(5),
      R => \<const0>\
    );
\frame_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][6]_i_1\,
      Q => \frame[3]_19\(6),
      R => \<const0>\
    );
\frame_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][7]_i_1\,
      Q => \frame[3]_19\(7),
      R => \<const0>\
    );
\frame_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][8]_i_1\,
      Q => \frame[3]_19\(8),
      R => \<const0>\
    );
\frame_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[3][9]_i_1\,
      Q => \frame[3]_19\(9),
      R => \<const0>\
    );
\frame_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][0]_i_1\,
      Q => \frame[4]_20\(0),
      R => \<const0>\
    );
\frame_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][10]_i_1\,
      Q => \frame[4]_20\(10),
      R => \<const0>\
    );
\frame_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][11]_i_1\,
      Q => \frame[4]_20\(11),
      R => \<const0>\
    );
\frame_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][1]_i_1\,
      Q => \frame[4]_20\(1),
      R => \<const0>\
    );
\frame_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][2]_i_1\,
      Q => \frame[4]_20\(2),
      R => \<const0>\
    );
\frame_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][3]_i_1\,
      Q => \frame[4]_20\(3),
      R => \<const0>\
    );
\frame_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][4]_i_1\,
      Q => \frame[4]_20\(4),
      R => \<const0>\
    );
\frame_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][5]_i_1\,
      Q => \frame[4]_20\(5),
      R => \<const0>\
    );
\frame_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][6]_i_1\,
      Q => \frame[4]_20\(6),
      R => \<const0>\
    );
\frame_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][7]_i_1\,
      Q => \frame[4]_20\(7),
      R => \<const0>\
    );
\frame_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][8]_i_1\,
      Q => \frame[4]_20\(8),
      R => \<const0>\
    );
\frame_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[4][9]_i_1\,
      Q => \frame[4]_20\(9),
      R => \<const0>\
    );
\frame_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][0]_i_1\,
      Q => \frame[5]_21\(0),
      R => \<const0>\
    );
\frame_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][10]_i_1\,
      Q => \frame[5]_21\(10),
      R => \<const0>\
    );
\frame_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][11]_i_1\,
      Q => \frame[5]_21\(11),
      R => \<const0>\
    );
\frame_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][1]_i_1\,
      Q => \frame[5]_21\(1),
      R => \<const0>\
    );
\frame_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][2]_i_1\,
      Q => \frame[5]_21\(2),
      R => \<const0>\
    );
\frame_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][3]_i_1\,
      Q => \frame[5]_21\(3),
      R => \<const0>\
    );
\frame_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][4]_i_1\,
      Q => \frame[5]_21\(4),
      R => \<const0>\
    );
\frame_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][5]_i_1\,
      Q => \frame[5]_21\(5),
      R => \<const0>\
    );
\frame_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][6]_i_1\,
      Q => \frame[5]_21\(6),
      R => \<const0>\
    );
\frame_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][7]_i_1\,
      Q => \frame[5]_21\(7),
      R => \<const0>\
    );
\frame_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][8]_i_1\,
      Q => \frame[5]_21\(8),
      R => \<const0>\
    );
\frame_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[5][9]_i_1\,
      Q => \frame[5]_21\(9),
      R => \<const0>\
    );
\frame_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][0]_i_1\,
      Q => \frame[6]_22\(0),
      R => \<const0>\
    );
\frame_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][10]_i_1\,
      Q => \frame[6]_22\(10),
      R => \<const0>\
    );
\frame_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][11]_i_1\,
      Q => \frame[6]_22\(11),
      R => \<const0>\
    );
\frame_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][1]_i_1\,
      Q => \frame[6]_22\(1),
      R => \<const0>\
    );
\frame_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][2]_i_1\,
      Q => \frame[6]_22\(2),
      R => \<const0>\
    );
\frame_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][3]_i_1\,
      Q => \frame[6]_22\(3),
      R => \<const0>\
    );
\frame_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][4]_i_1\,
      Q => \frame[6]_22\(4),
      R => \<const0>\
    );
\frame_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][5]_i_1\,
      Q => \frame[6]_22\(5),
      R => \<const0>\
    );
\frame_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][6]_i_1\,
      Q => \frame[6]_22\(6),
      R => \<const0>\
    );
\frame_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][7]_i_1\,
      Q => \frame[6]_22\(7),
      R => \<const0>\
    );
\frame_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][8]_i_1\,
      Q => \frame[6]_22\(8),
      R => \<const0>\
    );
\frame_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[6][9]_i_1\,
      Q => \frame[6]_22\(9),
      R => \<const0>\
    );
\frame_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][0]_i_1\,
      Q => \frame[7]_23\(0),
      R => \<const0>\
    );
\frame_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][10]_i_1\,
      Q => \frame[7]_23\(10),
      R => \<const0>\
    );
\frame_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][11]_i_1\,
      Q => \frame[7]_23\(11),
      R => \<const0>\
    );
\frame_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][1]_i_1\,
      Q => \frame[7]_23\(1),
      R => \<const0>\
    );
\frame_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][2]_i_1\,
      Q => \frame[7]_23\(2),
      R => \<const0>\
    );
\frame_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][3]_i_1\,
      Q => \frame[7]_23\(3),
      R => \<const0>\
    );
\frame_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][4]_i_1\,
      Q => \frame[7]_23\(4),
      R => \<const0>\
    );
\frame_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][5]_i_1\,
      Q => \frame[7]_23\(5),
      R => \<const0>\
    );
\frame_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][6]_i_1\,
      Q => \frame[7]_23\(6),
      R => \<const0>\
    );
\frame_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][7]_i_1\,
      Q => \frame[7]_23\(7),
      R => \<const0>\
    );
\frame_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][8]_i_1\,
      Q => \frame[7]_23\(8),
      R => \<const0>\
    );
\frame_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_frame[7][9]_i_1\,
      Q => \frame[7]_23\(9),
      R => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => state,
      O => O2
    );
i_clk_ibuf: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => adc_clk_in_p,
      IB => adc_clk_in_n,
      O => I
    );
receiver_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => s_receiver_ready,
      Q => receiver_ready,
      R => \<const0>\
    );
\s_channel_is_framed[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F2D0D0F2F2F2F2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => s_channel_is_framed(0),
      I3 => \frame[0]_16\(0),
      I4 => \n_0_s_channel_is_framed[0]_i_2\,
      I5 => \n_0_s_channel_is_framed[0]_i_3\,
      O => \n_0_s_channel_is_framed[0]_i_1\
    );
\s_channel_is_framed[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006200"
    )
    port map (
      I0 => \frame[0]_16\(5),
      I1 => \frame[0]_16\(11),
      I2 => \frame[0]_16\(10),
      I3 => \n_0_s_channel_is_framed[0]_i_4\,
      I4 => \n_0_s_channel_is_framed[0]_i_5\,
      O => \n_0_s_channel_is_framed[0]_i_2\
    );
\s_channel_is_framed[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFF"
    )
    port map (
      I0 => \n_0_s_channel_is_framed[0]_i_6\,
      I1 => \frame[0]_16\(0),
      I2 => \frame[0]_16\(6),
      I3 => \frame[0]_16\(7),
      I4 => \frame[0]_16\(1),
      I5 => \n_0_s_channel_is_framed[0]_i_7\,
      O => \n_0_s_channel_is_framed[0]_i_3\
    );
\s_channel_is_framed[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14002020"
    )
    port map (
      I0 => \frame[0]_16\(3),
      I1 => \frame[0]_16\(10),
      I2 => \frame[0]_16\(4),
      I3 => \frame[0]_16\(8),
      I4 => \frame[0]_16\(9),
      O => \n_0_s_channel_is_framed[0]_i_4\
    );
\s_channel_is_framed[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD9FFFFF"
    )
    port map (
      I0 => \frame[0]_16\(2),
      I1 => \frame[0]_16\(8),
      I2 => \frame[0]_16\(7),
      I3 => \frame[0]_16\(1),
      I4 => \frame[0]_16\(6),
      O => \n_0_s_channel_is_framed[0]_i_5\
    );
\s_channel_is_framed[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[0]_16\(11),
      I1 => \frame[0]_16\(5),
      I2 => \frame[0]_16\(10),
      I3 => \frame[0]_16\(4),
      I4 => \frame[0]_16\(9),
      O => \n_0_s_channel_is_framed[0]_i_6\
    );
\s_channel_is_framed[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[0]_16\(9),
      I1 => \frame[0]_16\(3),
      I2 => \frame[0]_16\(8),
      I3 => \frame[0]_16\(2),
      I4 => \frame[0]_16\(7),
      O => \n_0_s_channel_is_framed[0]_i_7\
    );
\s_channel_is_framed[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F2D0D0F2F2F2F2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => s_channel_is_framed(1),
      I3 => \frame[1]_17\(0),
      I4 => \n_0_s_channel_is_framed[1]_i_2\,
      I5 => \n_0_s_channel_is_framed[1]_i_3\,
      O => \n_0_s_channel_is_framed[1]_i_1\
    );
\s_channel_is_framed[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006200"
    )
    port map (
      I0 => \frame[1]_17\(5),
      I1 => \frame[1]_17\(11),
      I2 => \frame[1]_17\(10),
      I3 => \n_0_s_channel_is_framed[1]_i_4\,
      I4 => \n_0_s_channel_is_framed[1]_i_5\,
      O => \n_0_s_channel_is_framed[1]_i_2\
    );
\s_channel_is_framed[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFF"
    )
    port map (
      I0 => \n_0_s_channel_is_framed[1]_i_6\,
      I1 => \frame[1]_17\(0),
      I2 => \frame[1]_17\(6),
      I3 => \frame[1]_17\(7),
      I4 => \frame[1]_17\(1),
      I5 => \n_0_s_channel_is_framed[1]_i_7\,
      O => \n_0_s_channel_is_framed[1]_i_3\
    );
\s_channel_is_framed[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14002020"
    )
    port map (
      I0 => \frame[1]_17\(3),
      I1 => \frame[1]_17\(10),
      I2 => \frame[1]_17\(4),
      I3 => \frame[1]_17\(8),
      I4 => \frame[1]_17\(9),
      O => \n_0_s_channel_is_framed[1]_i_4\
    );
\s_channel_is_framed[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD9FFFFF"
    )
    port map (
      I0 => \frame[1]_17\(2),
      I1 => \frame[1]_17\(8),
      I2 => \frame[1]_17\(7),
      I3 => \frame[1]_17\(1),
      I4 => \frame[1]_17\(6),
      O => \n_0_s_channel_is_framed[1]_i_5\
    );
\s_channel_is_framed[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[1]_17\(11),
      I1 => \frame[1]_17\(5),
      I2 => \frame[1]_17\(10),
      I3 => \frame[1]_17\(4),
      I4 => \frame[1]_17\(9),
      O => \n_0_s_channel_is_framed[1]_i_6\
    );
\s_channel_is_framed[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[1]_17\(9),
      I1 => \frame[1]_17\(3),
      I2 => \frame[1]_17\(8),
      I3 => \frame[1]_17\(2),
      I4 => \frame[1]_17\(7),
      O => \n_0_s_channel_is_framed[1]_i_7\
    );
\s_channel_is_framed[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F2D0D0F2F2F2F2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => s_channel_is_framed(2),
      I3 => \frame[2]_18\(0),
      I4 => \n_0_s_channel_is_framed[2]_i_2\,
      I5 => \n_0_s_channel_is_framed[2]_i_3\,
      O => \n_0_s_channel_is_framed[2]_i_1\
    );
\s_channel_is_framed[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006200"
    )
    port map (
      I0 => \frame[2]_18\(5),
      I1 => \frame[2]_18\(11),
      I2 => \frame[2]_18\(10),
      I3 => \n_0_s_channel_is_framed[2]_i_4\,
      I4 => \n_0_s_channel_is_framed[2]_i_5\,
      O => \n_0_s_channel_is_framed[2]_i_2\
    );
\s_channel_is_framed[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFF"
    )
    port map (
      I0 => \n_0_s_channel_is_framed[2]_i_6\,
      I1 => \frame[2]_18\(0),
      I2 => \frame[2]_18\(6),
      I3 => \frame[2]_18\(7),
      I4 => \frame[2]_18\(1),
      I5 => \n_0_s_channel_is_framed[2]_i_7\,
      O => \n_0_s_channel_is_framed[2]_i_3\
    );
\s_channel_is_framed[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14002020"
    )
    port map (
      I0 => \frame[2]_18\(3),
      I1 => \frame[2]_18\(10),
      I2 => \frame[2]_18\(4),
      I3 => \frame[2]_18\(8),
      I4 => \frame[2]_18\(9),
      O => \n_0_s_channel_is_framed[2]_i_4\
    );
\s_channel_is_framed[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD9FFFFF"
    )
    port map (
      I0 => \frame[2]_18\(2),
      I1 => \frame[2]_18\(8),
      I2 => \frame[2]_18\(7),
      I3 => \frame[2]_18\(1),
      I4 => \frame[2]_18\(6),
      O => \n_0_s_channel_is_framed[2]_i_5\
    );
\s_channel_is_framed[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[2]_18\(11),
      I1 => \frame[2]_18\(5),
      I2 => \frame[2]_18\(10),
      I3 => \frame[2]_18\(4),
      I4 => \frame[2]_18\(9),
      O => \n_0_s_channel_is_framed[2]_i_6\
    );
\s_channel_is_framed[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[2]_18\(9),
      I1 => \frame[2]_18\(3),
      I2 => \frame[2]_18\(8),
      I3 => \frame[2]_18\(2),
      I4 => \frame[2]_18\(7),
      O => \n_0_s_channel_is_framed[2]_i_7\
    );
\s_channel_is_framed[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F2D0D0F2F2F2F2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => s_channel_is_framed(3),
      I3 => \frame[3]_19\(0),
      I4 => \n_0_s_channel_is_framed[3]_i_2\,
      I5 => \n_0_s_channel_is_framed[3]_i_3\,
      O => \n_0_s_channel_is_framed[3]_i_1\
    );
\s_channel_is_framed[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006200"
    )
    port map (
      I0 => \frame[3]_19\(5),
      I1 => \frame[3]_19\(11),
      I2 => \frame[3]_19\(10),
      I3 => \n_0_s_channel_is_framed[3]_i_4\,
      I4 => \n_0_s_channel_is_framed[3]_i_5\,
      O => \n_0_s_channel_is_framed[3]_i_2\
    );
\s_channel_is_framed[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFF"
    )
    port map (
      I0 => \n_0_s_channel_is_framed[3]_i_6\,
      I1 => \frame[3]_19\(0),
      I2 => \frame[3]_19\(6),
      I3 => \frame[3]_19\(7),
      I4 => \frame[3]_19\(1),
      I5 => \n_0_s_channel_is_framed[3]_i_7\,
      O => \n_0_s_channel_is_framed[3]_i_3\
    );
\s_channel_is_framed[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14002020"
    )
    port map (
      I0 => \frame[3]_19\(3),
      I1 => \frame[3]_19\(10),
      I2 => \frame[3]_19\(4),
      I3 => \frame[3]_19\(8),
      I4 => \frame[3]_19\(9),
      O => \n_0_s_channel_is_framed[3]_i_4\
    );
\s_channel_is_framed[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD9FFFFF"
    )
    port map (
      I0 => \frame[3]_19\(2),
      I1 => \frame[3]_19\(8),
      I2 => \frame[3]_19\(7),
      I3 => \frame[3]_19\(1),
      I4 => \frame[3]_19\(6),
      O => \n_0_s_channel_is_framed[3]_i_5\
    );
\s_channel_is_framed[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[3]_19\(11),
      I1 => \frame[3]_19\(5),
      I2 => \frame[3]_19\(10),
      I3 => \frame[3]_19\(4),
      I4 => \frame[3]_19\(9),
      O => \n_0_s_channel_is_framed[3]_i_6\
    );
\s_channel_is_framed[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[3]_19\(9),
      I1 => \frame[3]_19\(3),
      I2 => \frame[3]_19\(8),
      I3 => \frame[3]_19\(2),
      I4 => \frame[3]_19\(7),
      O => \n_0_s_channel_is_framed[3]_i_7\
    );
\s_channel_is_framed[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F2D0D0F2F2F2F2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => s_channel_is_framed(4),
      I3 => \frame[4]_20\(0),
      I4 => \n_0_s_channel_is_framed[4]_i_2\,
      I5 => \n_0_s_channel_is_framed[4]_i_3\,
      O => \n_0_s_channel_is_framed[4]_i_1\
    );
\s_channel_is_framed[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006200"
    )
    port map (
      I0 => \frame[4]_20\(5),
      I1 => \frame[4]_20\(11),
      I2 => \frame[4]_20\(10),
      I3 => \n_0_s_channel_is_framed[4]_i_4\,
      I4 => \n_0_s_channel_is_framed[4]_i_5\,
      O => \n_0_s_channel_is_framed[4]_i_2\
    );
\s_channel_is_framed[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFF"
    )
    port map (
      I0 => \n_0_s_channel_is_framed[4]_i_6\,
      I1 => \frame[4]_20\(0),
      I2 => \frame[4]_20\(6),
      I3 => \frame[4]_20\(7),
      I4 => \frame[4]_20\(1),
      I5 => \n_0_s_channel_is_framed[4]_i_7\,
      O => \n_0_s_channel_is_framed[4]_i_3\
    );
\s_channel_is_framed[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14002020"
    )
    port map (
      I0 => \frame[4]_20\(3),
      I1 => \frame[4]_20\(10),
      I2 => \frame[4]_20\(4),
      I3 => \frame[4]_20\(8),
      I4 => \frame[4]_20\(9),
      O => \n_0_s_channel_is_framed[4]_i_4\
    );
\s_channel_is_framed[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD9FFFFF"
    )
    port map (
      I0 => \frame[4]_20\(2),
      I1 => \frame[4]_20\(8),
      I2 => \frame[4]_20\(7),
      I3 => \frame[4]_20\(1),
      I4 => \frame[4]_20\(6),
      O => \n_0_s_channel_is_framed[4]_i_5\
    );
\s_channel_is_framed[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[4]_20\(11),
      I1 => \frame[4]_20\(5),
      I2 => \frame[4]_20\(10),
      I3 => \frame[4]_20\(4),
      I4 => \frame[4]_20\(9),
      O => \n_0_s_channel_is_framed[4]_i_6\
    );
\s_channel_is_framed[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[4]_20\(9),
      I1 => \frame[4]_20\(3),
      I2 => \frame[4]_20\(8),
      I3 => \frame[4]_20\(2),
      I4 => \frame[4]_20\(7),
      O => \n_0_s_channel_is_framed[4]_i_7\
    );
\s_channel_is_framed[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F2D0D0F2F2F2F2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => s_channel_is_framed(5),
      I3 => \frame[5]_21\(0),
      I4 => \n_0_s_channel_is_framed[5]_i_2\,
      I5 => \n_0_s_channel_is_framed[5]_i_3\,
      O => \n_0_s_channel_is_framed[5]_i_1\
    );
\s_channel_is_framed[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006200"
    )
    port map (
      I0 => \frame[5]_21\(5),
      I1 => \frame[5]_21\(11),
      I2 => \frame[5]_21\(10),
      I3 => \n_0_s_channel_is_framed[5]_i_4\,
      I4 => \n_0_s_channel_is_framed[5]_i_5\,
      O => \n_0_s_channel_is_framed[5]_i_2\
    );
\s_channel_is_framed[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFF"
    )
    port map (
      I0 => \n_0_s_channel_is_framed[5]_i_6\,
      I1 => \frame[5]_21\(0),
      I2 => \frame[5]_21\(6),
      I3 => \frame[5]_21\(7),
      I4 => \frame[5]_21\(1),
      I5 => \n_0_s_channel_is_framed[5]_i_7\,
      O => \n_0_s_channel_is_framed[5]_i_3\
    );
\s_channel_is_framed[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14002020"
    )
    port map (
      I0 => \frame[5]_21\(3),
      I1 => \frame[5]_21\(10),
      I2 => \frame[5]_21\(4),
      I3 => \frame[5]_21\(8),
      I4 => \frame[5]_21\(9),
      O => \n_0_s_channel_is_framed[5]_i_4\
    );
\s_channel_is_framed[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD9FFFFF"
    )
    port map (
      I0 => \frame[5]_21\(2),
      I1 => \frame[5]_21\(8),
      I2 => \frame[5]_21\(7),
      I3 => \frame[5]_21\(1),
      I4 => \frame[5]_21\(6),
      O => \n_0_s_channel_is_framed[5]_i_5\
    );
\s_channel_is_framed[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[5]_21\(11),
      I1 => \frame[5]_21\(5),
      I2 => \frame[5]_21\(10),
      I3 => \frame[5]_21\(4),
      I4 => \frame[5]_21\(9),
      O => \n_0_s_channel_is_framed[5]_i_6\
    );
\s_channel_is_framed[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[5]_21\(9),
      I1 => \frame[5]_21\(3),
      I2 => \frame[5]_21\(8),
      I3 => \frame[5]_21\(2),
      I4 => \frame[5]_21\(7),
      O => \n_0_s_channel_is_framed[5]_i_7\
    );
\s_channel_is_framed[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F2D0D0F2F2F2F2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => s_channel_is_framed(6),
      I3 => \frame[6]_22\(0),
      I4 => \n_0_s_channel_is_framed[6]_i_2\,
      I5 => \n_0_s_channel_is_framed[6]_i_3\,
      O => \n_0_s_channel_is_framed[6]_i_1\
    );
\s_channel_is_framed[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006200"
    )
    port map (
      I0 => \frame[6]_22\(5),
      I1 => \frame[6]_22\(11),
      I2 => \frame[6]_22\(10),
      I3 => \n_0_s_channel_is_framed[6]_i_4\,
      I4 => \n_0_s_channel_is_framed[6]_i_5\,
      O => \n_0_s_channel_is_framed[6]_i_2\
    );
\s_channel_is_framed[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFF"
    )
    port map (
      I0 => \n_0_s_channel_is_framed[6]_i_6\,
      I1 => \frame[6]_22\(0),
      I2 => \frame[6]_22\(6),
      I3 => \frame[6]_22\(7),
      I4 => \frame[6]_22\(1),
      I5 => \n_0_s_channel_is_framed[6]_i_7\,
      O => \n_0_s_channel_is_framed[6]_i_3\
    );
\s_channel_is_framed[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14002020"
    )
    port map (
      I0 => \frame[6]_22\(3),
      I1 => \frame[6]_22\(10),
      I2 => \frame[6]_22\(4),
      I3 => \frame[6]_22\(8),
      I4 => \frame[6]_22\(9),
      O => \n_0_s_channel_is_framed[6]_i_4\
    );
\s_channel_is_framed[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD9FFFFF"
    )
    port map (
      I0 => \frame[6]_22\(2),
      I1 => \frame[6]_22\(8),
      I2 => \frame[6]_22\(7),
      I3 => \frame[6]_22\(1),
      I4 => \frame[6]_22\(6),
      O => \n_0_s_channel_is_framed[6]_i_5\
    );
\s_channel_is_framed[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[6]_22\(11),
      I1 => \frame[6]_22\(5),
      I2 => \frame[6]_22\(10),
      I3 => \frame[6]_22\(4),
      I4 => \frame[6]_22\(9),
      O => \n_0_s_channel_is_framed[6]_i_6\
    );
\s_channel_is_framed[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[6]_22\(9),
      I1 => \frame[6]_22\(3),
      I2 => \frame[6]_22\(8),
      I3 => \frame[6]_22\(2),
      I4 => \frame[6]_22\(7),
      O => \n_0_s_channel_is_framed[6]_i_7\
    );
\s_channel_is_framed[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F2D0D0F2F2F2F2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      I2 => s_channel_is_framed(7),
      I3 => \frame[7]_23\(0),
      I4 => \n_0_s_channel_is_framed[7]_i_2\,
      I5 => \n_0_s_channel_is_framed[7]_i_3\,
      O => \n_0_s_channel_is_framed[7]_i_1\
    );
\s_channel_is_framed[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006200"
    )
    port map (
      I0 => \frame[7]_23\(5),
      I1 => \frame[7]_23\(11),
      I2 => \frame[7]_23\(10),
      I3 => \n_0_s_channel_is_framed[7]_i_4\,
      I4 => \n_0_s_channel_is_framed[7]_i_5\,
      O => \n_0_s_channel_is_framed[7]_i_2\
    );
\s_channel_is_framed[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFF"
    )
    port map (
      I0 => \n_0_s_channel_is_framed[7]_i_6\,
      I1 => \frame[7]_23\(0),
      I2 => \frame[7]_23\(6),
      I3 => \frame[7]_23\(7),
      I4 => \frame[7]_23\(1),
      I5 => \n_0_s_channel_is_framed[7]_i_7\,
      O => \n_0_s_channel_is_framed[7]_i_3\
    );
\s_channel_is_framed[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14002020"
    )
    port map (
      I0 => \frame[7]_23\(3),
      I1 => \frame[7]_23\(10),
      I2 => \frame[7]_23\(4),
      I3 => \frame[7]_23\(8),
      I4 => \frame[7]_23\(9),
      O => \n_0_s_channel_is_framed[7]_i_4\
    );
\s_channel_is_framed[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD9FFFFF"
    )
    port map (
      I0 => \frame[7]_23\(2),
      I1 => \frame[7]_23\(8),
      I2 => \frame[7]_23\(7),
      I3 => \frame[7]_23\(1),
      I4 => \frame[7]_23\(6),
      O => \n_0_s_channel_is_framed[7]_i_5\
    );
\s_channel_is_framed[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[7]_23\(11),
      I1 => \frame[7]_23\(5),
      I2 => \frame[7]_23\(10),
      I3 => \frame[7]_23\(4),
      I4 => \frame[7]_23\(9),
      O => \n_0_s_channel_is_framed[7]_i_6\
    );
\s_channel_is_framed[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFF9DF"
    )
    port map (
      I0 => \frame[7]_23\(9),
      I1 => \frame[7]_23\(3),
      I2 => \frame[7]_23\(8),
      I3 => \frame[7]_23\(2),
      I4 => \frame[7]_23\(7),
      O => \n_0_s_channel_is_framed[7]_i_7\
    );
\s_channel_is_framed_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_s_channel_is_framed[0]_i_1\,
      Q => s_channel_is_framed(0),
      R => \<const0>\
    );
\s_channel_is_framed_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_s_channel_is_framed[1]_i_1\,
      Q => s_channel_is_framed(1),
      R => \<const0>\
    );
\s_channel_is_framed_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_s_channel_is_framed[2]_i_1\,
      Q => s_channel_is_framed(2),
      R => \<const0>\
    );
\s_channel_is_framed_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_s_channel_is_framed[3]_i_1\,
      Q => s_channel_is_framed(3),
      R => \<const0>\
    );
\s_channel_is_framed_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_s_channel_is_framed[4]_i_1\,
      Q => s_channel_is_framed(4),
      R => \<const0>\
    );
\s_channel_is_framed_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_s_channel_is_framed[5]_i_1\,
      Q => s_channel_is_framed(5),
      R => \<const0>\
    );
\s_channel_is_framed_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_s_channel_is_framed[6]_i_1\,
      Q => s_channel_is_framed(6),
      R => \<const0>\
    );
\s_channel_is_framed_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \n_0_s_channel_is_framed[7]_i_1\,
      Q => s_channel_is_framed(7),
      R => \<const0>\
    );
\s_frame_position[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFEFFFEBF"
    )
    port map (
      I0 => \n_0_s_frame_position[0]_i_2\,
      I1 => \frame[0]_16\(11),
      I2 => \frame[0]_16\(10),
      I3 => \frame[0]_16\(5),
      I4 => \frame[0]_16\(8),
      I5 => \frame[0]_16\(9),
      O => p_8_out(0)
    );
\s_frame_position[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFEEFFE"
    )
    port map (
      I0 => \n_0_s_frame_position[0]_i_3\,
      I1 => \n_0_s_frame_position[2]_i_3\,
      I2 => \frame[0]_16\(5),
      I3 => \frame[0]_16\(4),
      I4 => \frame[0]_16\(1),
      I5 => \frame[0]_16\(2),
      O => \n_0_s_frame_position[0]_i_2\
    );
\s_frame_position[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFF7F56"
    )
    port map (
      I0 => \frame[0]_16\(3),
      I1 => \frame[0]_16\(4),
      I2 => \frame[0]_16\(2),
      I3 => \frame[0]_16\(1),
      I4 => \frame[0]_16\(0),
      O => \n_0_s_frame_position[0]_i_3\
    );
\s_frame_position[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => \n_0_s_frame_position[10]_i_2\,
      I1 => \n_0_s_frame_position[10]_i_3\,
      I2 => \n_0_s_frame_position[10]_i_4\,
      I3 => \frame[2]_18\(0),
      I4 => \frame[2]_18\(1),
      I5 => \frame[2]_18\(2),
      O => p_8_out(10)
    );
\s_frame_position[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF070FFF"
    )
    port map (
      I0 => \frame[2]_18\(5),
      I1 => \frame[2]_18\(4),
      I2 => \frame[2]_18\(0),
      I3 => \frame[2]_18\(9),
      I4 => \frame[2]_18\(3),
      O => \n_0_s_frame_position[10]_i_2\
    );
\s_frame_position[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[2]_18\(1),
      I1 => \frame[2]_18\(7),
      I2 => \frame[2]_18\(0),
      I3 => \frame[2]_18\(6),
      I4 => \frame[2]_18\(8),
      I5 => \frame[2]_18\(2),
      O => \n_0_s_frame_position[10]_i_3\
    );
\s_frame_position[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06002020"
    )
    port map (
      I0 => \frame[2]_18\(11),
      I1 => \frame[2]_18\(5),
      I2 => \frame[2]_18\(10),
      I3 => \frame[2]_18\(3),
      I4 => \frame[2]_18\(4),
      O => \n_0_s_frame_position[10]_i_4\
    );
\s_frame_position[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBEBFF"
    )
    port map (
      I0 => \n_0_s_frame_position[11]_i_2\,
      I1 => \frame[2]_18\(10),
      I2 => \frame[2]_18\(4),
      I3 => \frame[2]_18\(8),
      I4 => \frame[2]_18\(2),
      I5 => \n_0_s_frame_position[11]_i_3\,
      O => p_8_out(11)
    );
\s_frame_position[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFACFFFF"
    )
    port map (
      I0 => \frame[2]_18\(2),
      I1 => \frame[2]_18\(4),
      I2 => \frame[2]_18\(5),
      I3 => \n_0_s_frame_position[11]_i_4\,
      I4 => \frame[2]_18\(9),
      I5 => \frame[2]_18\(3),
      O => \n_0_s_frame_position[11]_i_2\
    );
\s_frame_position[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E5C"
    )
    port map (
      I0 => \frame[2]_18\(0),
      I1 => \frame[2]_18\(2),
      I2 => \frame[2]_18\(1),
      I3 => \frame[2]_18\(5),
      I4 => \frame[2]_18\(4),
      O => \n_0_s_frame_position[11]_i_3\
    );
\s_frame_position[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[2]_18\(1),
      I1 => \frame[2]_18\(7),
      I2 => \frame[2]_18\(0),
      I3 => \frame[2]_18\(6),
      I4 => \frame[2]_18\(11),
      I5 => \frame[2]_18\(5),
      O => \n_0_s_frame_position[11]_i_4\
    );
\s_frame_position[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFEFFFEBF"
    )
    port map (
      I0 => \n_0_s_frame_position[12]_i_2\,
      I1 => \frame[3]_19\(11),
      I2 => \frame[3]_19\(10),
      I3 => \frame[3]_19\(5),
      I4 => \frame[3]_19\(8),
      I5 => \frame[3]_19\(9),
      O => p_8_out(12)
    );
\s_frame_position[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFEEFFE"
    )
    port map (
      I0 => \n_0_s_frame_position[12]_i_3\,
      I1 => \n_0_s_frame_position[14]_i_3\,
      I2 => \frame[3]_19\(5),
      I3 => \frame[3]_19\(4),
      I4 => \frame[3]_19\(1),
      I5 => \frame[3]_19\(2),
      O => \n_0_s_frame_position[12]_i_2\
    );
\s_frame_position[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFF7F56"
    )
    port map (
      I0 => \frame[3]_19\(3),
      I1 => \frame[3]_19\(4),
      I2 => \frame[3]_19\(2),
      I3 => \frame[3]_19\(1),
      I4 => \frame[3]_19\(0),
      O => \n_0_s_frame_position[12]_i_3\
    );
\s_frame_position[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF45E"
    )
    port map (
      I0 => \frame[3]_19\(4),
      I1 => \frame[3]_19\(2),
      I2 => \frame[3]_19\(6),
      I3 => \frame[3]_19\(1),
      I4 => \n_0_s_frame_position[13]_i_2\,
      I5 => \n_0_s_frame_position[13]_i_3\,
      O => p_8_out(13)
    );
\s_frame_position[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[3]_19\(1),
      I1 => \frame[3]_19\(7),
      I2 => \frame[3]_19\(2),
      I3 => \frame[3]_19\(8),
      I4 => \frame[3]_19\(11),
      I5 => \frame[3]_19\(5),
      O => \n_0_s_frame_position[13]_i_2\
    );
\s_frame_position[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14FFFF14"
    )
    port map (
      I0 => \frame[3]_19\(2),
      I1 => \frame[3]_19\(5),
      I2 => \frame[3]_19\(4),
      I3 => \frame[3]_19\(9),
      I4 => \frame[3]_19\(10),
      I5 => \n_0_s_frame_position[13]_i_4\,
      O => \n_0_s_frame_position[13]_i_3\
    );
\s_frame_position[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999F9999"
    )
    port map (
      I0 => \frame[3]_19\(4),
      I1 => \frame[3]_19\(9),
      I2 => \frame[3]_19\(5),
      I3 => \frame[3]_19\(1),
      I4 => \frame[3]_19\(2),
      I5 => \n_0_s_frame_position[13]_i_5\,
      O => \n_0_s_frame_position[13]_i_4\
    );
\s_frame_position[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FDABFD"
    )
    port map (
      I0 => \frame[3]_19\(0),
      I1 => \frame[3]_19\(2),
      I2 => \frame[3]_19\(4),
      I3 => \frame[3]_19\(3),
      I4 => \frame[3]_19\(1),
      O => \n_0_s_frame_position[13]_i_5\
    );
\s_frame_position[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => \n_0_s_frame_position[14]_i_2\,
      I1 => \n_0_s_frame_position[14]_i_3\,
      I2 => \n_0_s_frame_position[14]_i_4\,
      I3 => \frame[3]_19\(0),
      I4 => \frame[3]_19\(1),
      I5 => \frame[3]_19\(2),
      O => p_8_out(14)
    );
\s_frame_position[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF070FFF"
    )
    port map (
      I0 => \frame[3]_19\(5),
      I1 => \frame[3]_19\(4),
      I2 => \frame[3]_19\(0),
      I3 => \frame[3]_19\(9),
      I4 => \frame[3]_19\(3),
      O => \n_0_s_frame_position[14]_i_2\
    );
\s_frame_position[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[3]_19\(1),
      I1 => \frame[3]_19\(7),
      I2 => \frame[3]_19\(0),
      I3 => \frame[3]_19\(6),
      I4 => \frame[3]_19\(8),
      I5 => \frame[3]_19\(2),
      O => \n_0_s_frame_position[14]_i_3\
    );
\s_frame_position[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06002020"
    )
    port map (
      I0 => \frame[3]_19\(11),
      I1 => \frame[3]_19\(5),
      I2 => \frame[3]_19\(10),
      I3 => \frame[3]_19\(3),
      I4 => \frame[3]_19\(4),
      O => \n_0_s_frame_position[14]_i_4\
    );
\s_frame_position[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBEBFF"
    )
    port map (
      I0 => \n_0_s_frame_position[15]_i_2\,
      I1 => \frame[3]_19\(10),
      I2 => \frame[3]_19\(4),
      I3 => \frame[3]_19\(8),
      I4 => \frame[3]_19\(2),
      I5 => \n_0_s_frame_position[15]_i_3\,
      O => p_8_out(15)
    );
\s_frame_position[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFACFFFF"
    )
    port map (
      I0 => \frame[3]_19\(2),
      I1 => \frame[3]_19\(4),
      I2 => \frame[3]_19\(5),
      I3 => \n_0_s_frame_position[15]_i_4\,
      I4 => \frame[3]_19\(9),
      I5 => \frame[3]_19\(3),
      O => \n_0_s_frame_position[15]_i_2\
    );
\s_frame_position[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E5C"
    )
    port map (
      I0 => \frame[3]_19\(0),
      I1 => \frame[3]_19\(2),
      I2 => \frame[3]_19\(1),
      I3 => \frame[3]_19\(5),
      I4 => \frame[3]_19\(4),
      O => \n_0_s_frame_position[15]_i_3\
    );
\s_frame_position[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[3]_19\(1),
      I1 => \frame[3]_19\(7),
      I2 => \frame[3]_19\(0),
      I3 => \frame[3]_19\(6),
      I4 => \frame[3]_19\(11),
      I5 => \frame[3]_19\(5),
      O => \n_0_s_frame_position[15]_i_4\
    );
\s_frame_position[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFEFFFEBF"
    )
    port map (
      I0 => \n_0_s_frame_position[16]_i_2\,
      I1 => \frame[4]_20\(11),
      I2 => \frame[4]_20\(10),
      I3 => \frame[4]_20\(5),
      I4 => \frame[4]_20\(8),
      I5 => \frame[4]_20\(9),
      O => p_8_out(16)
    );
\s_frame_position[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFEEFFE"
    )
    port map (
      I0 => \n_0_s_frame_position[16]_i_3\,
      I1 => \n_0_s_frame_position[18]_i_3\,
      I2 => \frame[4]_20\(5),
      I3 => \frame[4]_20\(4),
      I4 => \frame[4]_20\(1),
      I5 => \frame[4]_20\(2),
      O => \n_0_s_frame_position[16]_i_2\
    );
\s_frame_position[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFF7F56"
    )
    port map (
      I0 => \frame[4]_20\(3),
      I1 => \frame[4]_20\(4),
      I2 => \frame[4]_20\(2),
      I3 => \frame[4]_20\(1),
      I4 => \frame[4]_20\(0),
      O => \n_0_s_frame_position[16]_i_3\
    );
\s_frame_position[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF45E"
    )
    port map (
      I0 => \frame[4]_20\(4),
      I1 => \frame[4]_20\(2),
      I2 => \frame[4]_20\(6),
      I3 => \frame[4]_20\(1),
      I4 => \n_0_s_frame_position[17]_i_2\,
      I5 => \n_0_s_frame_position[17]_i_3\,
      O => p_8_out(17)
    );
\s_frame_position[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[4]_20\(1),
      I1 => \frame[4]_20\(7),
      I2 => \frame[4]_20\(2),
      I3 => \frame[4]_20\(8),
      I4 => \frame[4]_20\(11),
      I5 => \frame[4]_20\(5),
      O => \n_0_s_frame_position[17]_i_2\
    );
\s_frame_position[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14FFFF14"
    )
    port map (
      I0 => \frame[4]_20\(2),
      I1 => \frame[4]_20\(5),
      I2 => \frame[4]_20\(4),
      I3 => \frame[4]_20\(9),
      I4 => \frame[4]_20\(10),
      I5 => \n_0_s_frame_position[17]_i_4\,
      O => \n_0_s_frame_position[17]_i_3\
    );
\s_frame_position[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999F9999"
    )
    port map (
      I0 => \frame[4]_20\(4),
      I1 => \frame[4]_20\(9),
      I2 => \frame[4]_20\(5),
      I3 => \frame[4]_20\(1),
      I4 => \frame[4]_20\(2),
      I5 => \n_0_s_frame_position[17]_i_5\,
      O => \n_0_s_frame_position[17]_i_4\
    );
\s_frame_position[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FDABFD"
    )
    port map (
      I0 => \frame[4]_20\(0),
      I1 => \frame[4]_20\(2),
      I2 => \frame[4]_20\(4),
      I3 => \frame[4]_20\(3),
      I4 => \frame[4]_20\(1),
      O => \n_0_s_frame_position[17]_i_5\
    );
\s_frame_position[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => \n_0_s_frame_position[18]_i_2\,
      I1 => \n_0_s_frame_position[18]_i_3\,
      I2 => \n_0_s_frame_position[18]_i_4\,
      I3 => \frame[4]_20\(0),
      I4 => \frame[4]_20\(1),
      I5 => \frame[4]_20\(2),
      O => p_8_out(18)
    );
\s_frame_position[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF070FFF"
    )
    port map (
      I0 => \frame[4]_20\(5),
      I1 => \frame[4]_20\(4),
      I2 => \frame[4]_20\(0),
      I3 => \frame[4]_20\(9),
      I4 => \frame[4]_20\(3),
      O => \n_0_s_frame_position[18]_i_2\
    );
\s_frame_position[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[4]_20\(1),
      I1 => \frame[4]_20\(7),
      I2 => \frame[4]_20\(0),
      I3 => \frame[4]_20\(6),
      I4 => \frame[4]_20\(8),
      I5 => \frame[4]_20\(2),
      O => \n_0_s_frame_position[18]_i_3\
    );
\s_frame_position[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06002020"
    )
    port map (
      I0 => \frame[4]_20\(11),
      I1 => \frame[4]_20\(5),
      I2 => \frame[4]_20\(10),
      I3 => \frame[4]_20\(3),
      I4 => \frame[4]_20\(4),
      O => \n_0_s_frame_position[18]_i_4\
    );
\s_frame_position[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBEBFF"
    )
    port map (
      I0 => \n_0_s_frame_position[19]_i_2\,
      I1 => \frame[4]_20\(10),
      I2 => \frame[4]_20\(4),
      I3 => \frame[4]_20\(8),
      I4 => \frame[4]_20\(2),
      I5 => \n_0_s_frame_position[19]_i_3\,
      O => p_8_out(19)
    );
\s_frame_position[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFACFFFF"
    )
    port map (
      I0 => \frame[4]_20\(2),
      I1 => \frame[4]_20\(4),
      I2 => \frame[4]_20\(5),
      I3 => \n_0_s_frame_position[19]_i_4\,
      I4 => \frame[4]_20\(9),
      I5 => \frame[4]_20\(3),
      O => \n_0_s_frame_position[19]_i_2\
    );
\s_frame_position[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E5C"
    )
    port map (
      I0 => \frame[4]_20\(0),
      I1 => \frame[4]_20\(2),
      I2 => \frame[4]_20\(1),
      I3 => \frame[4]_20\(5),
      I4 => \frame[4]_20\(4),
      O => \n_0_s_frame_position[19]_i_3\
    );
\s_frame_position[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[4]_20\(1),
      I1 => \frame[4]_20\(7),
      I2 => \frame[4]_20\(0),
      I3 => \frame[4]_20\(6),
      I4 => \frame[4]_20\(11),
      I5 => \frame[4]_20\(5),
      O => \n_0_s_frame_position[19]_i_4\
    );
\s_frame_position[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF45E"
    )
    port map (
      I0 => \frame[0]_16\(4),
      I1 => \frame[0]_16\(2),
      I2 => \frame[0]_16\(6),
      I3 => \frame[0]_16\(1),
      I4 => \n_0_s_frame_position[1]_i_2\,
      I5 => \n_0_s_frame_position[1]_i_3\,
      O => p_8_out(1)
    );
\s_frame_position[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[0]_16\(1),
      I1 => \frame[0]_16\(7),
      I2 => \frame[0]_16\(2),
      I3 => \frame[0]_16\(8),
      I4 => \frame[0]_16\(11),
      I5 => \frame[0]_16\(5),
      O => \n_0_s_frame_position[1]_i_2\
    );
\s_frame_position[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14FFFF14"
    )
    port map (
      I0 => \frame[0]_16\(2),
      I1 => \frame[0]_16\(5),
      I2 => \frame[0]_16\(4),
      I3 => \frame[0]_16\(9),
      I4 => \frame[0]_16\(10),
      I5 => \n_0_s_frame_position[1]_i_4\,
      O => \n_0_s_frame_position[1]_i_3\
    );
\s_frame_position[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999F9999"
    )
    port map (
      I0 => \frame[0]_16\(4),
      I1 => \frame[0]_16\(9),
      I2 => \frame[0]_16\(5),
      I3 => \frame[0]_16\(1),
      I4 => \frame[0]_16\(2),
      I5 => \n_0_s_frame_position[1]_i_5\,
      O => \n_0_s_frame_position[1]_i_4\
    );
\s_frame_position[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FDABFD"
    )
    port map (
      I0 => \frame[0]_16\(0),
      I1 => \frame[0]_16\(2),
      I2 => \frame[0]_16\(4),
      I3 => \frame[0]_16\(3),
      I4 => \frame[0]_16\(1),
      O => \n_0_s_frame_position[1]_i_5\
    );
\s_frame_position[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFEFFFEBF"
    )
    port map (
      I0 => \n_0_s_frame_position[20]_i_2\,
      I1 => \frame[5]_21\(11),
      I2 => \frame[5]_21\(10),
      I3 => \frame[5]_21\(5),
      I4 => \frame[5]_21\(8),
      I5 => \frame[5]_21\(9),
      O => p_8_out(20)
    );
\s_frame_position[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFEEFFE"
    )
    port map (
      I0 => \n_0_s_frame_position[20]_i_3\,
      I1 => \n_0_s_frame_position[22]_i_3\,
      I2 => \frame[5]_21\(5),
      I3 => \frame[5]_21\(4),
      I4 => \frame[5]_21\(1),
      I5 => \frame[5]_21\(2),
      O => \n_0_s_frame_position[20]_i_2\
    );
\s_frame_position[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFF7F56"
    )
    port map (
      I0 => \frame[5]_21\(3),
      I1 => \frame[5]_21\(4),
      I2 => \frame[5]_21\(2),
      I3 => \frame[5]_21\(1),
      I4 => \frame[5]_21\(0),
      O => \n_0_s_frame_position[20]_i_3\
    );
\s_frame_position[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF45E"
    )
    port map (
      I0 => \frame[5]_21\(4),
      I1 => \frame[5]_21\(2),
      I2 => \frame[5]_21\(6),
      I3 => \frame[5]_21\(1),
      I4 => \n_0_s_frame_position[21]_i_2\,
      I5 => \n_0_s_frame_position[21]_i_3\,
      O => p_8_out(21)
    );
\s_frame_position[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[5]_21\(1),
      I1 => \frame[5]_21\(7),
      I2 => \frame[5]_21\(2),
      I3 => \frame[5]_21\(8),
      I4 => \frame[5]_21\(11),
      I5 => \frame[5]_21\(5),
      O => \n_0_s_frame_position[21]_i_2\
    );
\s_frame_position[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14FFFF14"
    )
    port map (
      I0 => \frame[5]_21\(2),
      I1 => \frame[5]_21\(5),
      I2 => \frame[5]_21\(4),
      I3 => \frame[5]_21\(9),
      I4 => \frame[5]_21\(10),
      I5 => \n_0_s_frame_position[21]_i_4\,
      O => \n_0_s_frame_position[21]_i_3\
    );
\s_frame_position[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999F9999"
    )
    port map (
      I0 => \frame[5]_21\(4),
      I1 => \frame[5]_21\(9),
      I2 => \frame[5]_21\(5),
      I3 => \frame[5]_21\(1),
      I4 => \frame[5]_21\(2),
      I5 => \n_0_s_frame_position[21]_i_5\,
      O => \n_0_s_frame_position[21]_i_4\
    );
\s_frame_position[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FDABFD"
    )
    port map (
      I0 => \frame[5]_21\(0),
      I1 => \frame[5]_21\(2),
      I2 => \frame[5]_21\(4),
      I3 => \frame[5]_21\(3),
      I4 => \frame[5]_21\(1),
      O => \n_0_s_frame_position[21]_i_5\
    );
\s_frame_position[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => \n_0_s_frame_position[22]_i_2\,
      I1 => \n_0_s_frame_position[22]_i_3\,
      I2 => \n_0_s_frame_position[22]_i_4\,
      I3 => \frame[5]_21\(0),
      I4 => \frame[5]_21\(1),
      I5 => \frame[5]_21\(2),
      O => p_8_out(22)
    );
\s_frame_position[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF070FFF"
    )
    port map (
      I0 => \frame[5]_21\(5),
      I1 => \frame[5]_21\(4),
      I2 => \frame[5]_21\(0),
      I3 => \frame[5]_21\(9),
      I4 => \frame[5]_21\(3),
      O => \n_0_s_frame_position[22]_i_2\
    );
\s_frame_position[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[5]_21\(1),
      I1 => \frame[5]_21\(7),
      I2 => \frame[5]_21\(0),
      I3 => \frame[5]_21\(6),
      I4 => \frame[5]_21\(8),
      I5 => \frame[5]_21\(2),
      O => \n_0_s_frame_position[22]_i_3\
    );
\s_frame_position[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06002020"
    )
    port map (
      I0 => \frame[5]_21\(11),
      I1 => \frame[5]_21\(5),
      I2 => \frame[5]_21\(10),
      I3 => \frame[5]_21\(3),
      I4 => \frame[5]_21\(4),
      O => \n_0_s_frame_position[22]_i_4\
    );
\s_frame_position[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBEBFF"
    )
    port map (
      I0 => \n_0_s_frame_position[23]_i_2\,
      I1 => \frame[5]_21\(10),
      I2 => \frame[5]_21\(4),
      I3 => \frame[5]_21\(8),
      I4 => \frame[5]_21\(2),
      I5 => \n_0_s_frame_position[23]_i_3\,
      O => p_8_out(23)
    );
\s_frame_position[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFACFFFF"
    )
    port map (
      I0 => \frame[5]_21\(2),
      I1 => \frame[5]_21\(4),
      I2 => \frame[5]_21\(5),
      I3 => \n_0_s_frame_position[23]_i_4\,
      I4 => \frame[5]_21\(9),
      I5 => \frame[5]_21\(3),
      O => \n_0_s_frame_position[23]_i_2\
    );
\s_frame_position[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E5C"
    )
    port map (
      I0 => \frame[5]_21\(0),
      I1 => \frame[5]_21\(2),
      I2 => \frame[5]_21\(1),
      I3 => \frame[5]_21\(5),
      I4 => \frame[5]_21\(4),
      O => \n_0_s_frame_position[23]_i_3\
    );
\s_frame_position[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[5]_21\(1),
      I1 => \frame[5]_21\(7),
      I2 => \frame[5]_21\(0),
      I3 => \frame[5]_21\(6),
      I4 => \frame[5]_21\(11),
      I5 => \frame[5]_21\(5),
      O => \n_0_s_frame_position[23]_i_4\
    );
\s_frame_position[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFEFFFEBF"
    )
    port map (
      I0 => \n_0_s_frame_position[24]_i_2\,
      I1 => \frame[6]_22\(11),
      I2 => \frame[6]_22\(10),
      I3 => \frame[6]_22\(5),
      I4 => \frame[6]_22\(8),
      I5 => \frame[6]_22\(9),
      O => p_8_out(24)
    );
\s_frame_position[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFEEFFE"
    )
    port map (
      I0 => \n_0_s_frame_position[24]_i_3\,
      I1 => \n_0_s_frame_position[26]_i_3\,
      I2 => \frame[6]_22\(5),
      I3 => \frame[6]_22\(4),
      I4 => \frame[6]_22\(1),
      I5 => \frame[6]_22\(2),
      O => \n_0_s_frame_position[24]_i_2\
    );
\s_frame_position[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFF7F56"
    )
    port map (
      I0 => \frame[6]_22\(3),
      I1 => \frame[6]_22\(4),
      I2 => \frame[6]_22\(2),
      I3 => \frame[6]_22\(1),
      I4 => \frame[6]_22\(0),
      O => \n_0_s_frame_position[24]_i_3\
    );
\s_frame_position[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF45E"
    )
    port map (
      I0 => \frame[6]_22\(4),
      I1 => \frame[6]_22\(2),
      I2 => \frame[6]_22\(6),
      I3 => \frame[6]_22\(1),
      I4 => \n_0_s_frame_position[25]_i_2\,
      I5 => \n_0_s_frame_position[25]_i_3\,
      O => p_8_out(25)
    );
\s_frame_position[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[6]_22\(1),
      I1 => \frame[6]_22\(7),
      I2 => \frame[6]_22\(2),
      I3 => \frame[6]_22\(8),
      I4 => \frame[6]_22\(11),
      I5 => \frame[6]_22\(5),
      O => \n_0_s_frame_position[25]_i_2\
    );
\s_frame_position[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14FFFF14"
    )
    port map (
      I0 => \frame[6]_22\(2),
      I1 => \frame[6]_22\(5),
      I2 => \frame[6]_22\(4),
      I3 => \frame[6]_22\(9),
      I4 => \frame[6]_22\(10),
      I5 => \n_0_s_frame_position[25]_i_4\,
      O => \n_0_s_frame_position[25]_i_3\
    );
\s_frame_position[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999F9999"
    )
    port map (
      I0 => \frame[6]_22\(4),
      I1 => \frame[6]_22\(9),
      I2 => \frame[6]_22\(5),
      I3 => \frame[6]_22\(1),
      I4 => \frame[6]_22\(2),
      I5 => \n_0_s_frame_position[25]_i_5\,
      O => \n_0_s_frame_position[25]_i_4\
    );
\s_frame_position[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FDABFD"
    )
    port map (
      I0 => \frame[6]_22\(0),
      I1 => \frame[6]_22\(2),
      I2 => \frame[6]_22\(4),
      I3 => \frame[6]_22\(3),
      I4 => \frame[6]_22\(1),
      O => \n_0_s_frame_position[25]_i_5\
    );
\s_frame_position[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => \n_0_s_frame_position[26]_i_2\,
      I1 => \n_0_s_frame_position[26]_i_3\,
      I2 => \n_0_s_frame_position[26]_i_4\,
      I3 => \frame[6]_22\(0),
      I4 => \frame[6]_22\(1),
      I5 => \frame[6]_22\(2),
      O => p_8_out(26)
    );
\s_frame_position[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF070FFF"
    )
    port map (
      I0 => \frame[6]_22\(5),
      I1 => \frame[6]_22\(4),
      I2 => \frame[6]_22\(0),
      I3 => \frame[6]_22\(9),
      I4 => \frame[6]_22\(3),
      O => \n_0_s_frame_position[26]_i_2\
    );
\s_frame_position[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[6]_22\(1),
      I1 => \frame[6]_22\(7),
      I2 => \frame[6]_22\(0),
      I3 => \frame[6]_22\(6),
      I4 => \frame[6]_22\(8),
      I5 => \frame[6]_22\(2),
      O => \n_0_s_frame_position[26]_i_3\
    );
\s_frame_position[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06002020"
    )
    port map (
      I0 => \frame[6]_22\(11),
      I1 => \frame[6]_22\(5),
      I2 => \frame[6]_22\(10),
      I3 => \frame[6]_22\(3),
      I4 => \frame[6]_22\(4),
      O => \n_0_s_frame_position[26]_i_4\
    );
\s_frame_position[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBEBFF"
    )
    port map (
      I0 => \n_0_s_frame_position[27]_i_2\,
      I1 => \frame[6]_22\(10),
      I2 => \frame[6]_22\(4),
      I3 => \frame[6]_22\(8),
      I4 => \frame[6]_22\(2),
      I5 => \n_0_s_frame_position[27]_i_3\,
      O => p_8_out(27)
    );
\s_frame_position[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFACFFFF"
    )
    port map (
      I0 => \frame[6]_22\(2),
      I1 => \frame[6]_22\(4),
      I2 => \frame[6]_22\(5),
      I3 => \n_0_s_frame_position[27]_i_4\,
      I4 => \frame[6]_22\(9),
      I5 => \frame[6]_22\(3),
      O => \n_0_s_frame_position[27]_i_2\
    );
\s_frame_position[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E5C"
    )
    port map (
      I0 => \frame[6]_22\(0),
      I1 => \frame[6]_22\(2),
      I2 => \frame[6]_22\(1),
      I3 => \frame[6]_22\(5),
      I4 => \frame[6]_22\(4),
      O => \n_0_s_frame_position[27]_i_3\
    );
\s_frame_position[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[6]_22\(1),
      I1 => \frame[6]_22\(7),
      I2 => \frame[6]_22\(0),
      I3 => \frame[6]_22\(6),
      I4 => \frame[6]_22\(11),
      I5 => \frame[6]_22\(5),
      O => \n_0_s_frame_position[27]_i_4\
    );
\s_frame_position[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFEFFFEBF"
    )
    port map (
      I0 => \n_0_s_frame_position[28]_i_2\,
      I1 => \frame[7]_23\(11),
      I2 => \frame[7]_23\(10),
      I3 => \frame[7]_23\(5),
      I4 => \frame[7]_23\(8),
      I5 => \frame[7]_23\(9),
      O => p_8_out(28)
    );
\s_frame_position[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFEEFFE"
    )
    port map (
      I0 => \n_0_s_frame_position[28]_i_3\,
      I1 => \n_0_s_frame_position[30]_i_3\,
      I2 => \frame[7]_23\(5),
      I3 => \frame[7]_23\(4),
      I4 => \frame[7]_23\(1),
      I5 => \frame[7]_23\(2),
      O => \n_0_s_frame_position[28]_i_2\
    );
\s_frame_position[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFF7F56"
    )
    port map (
      I0 => \frame[7]_23\(3),
      I1 => \frame[7]_23\(4),
      I2 => \frame[7]_23\(2),
      I3 => \frame[7]_23\(1),
      I4 => \frame[7]_23\(0),
      O => \n_0_s_frame_position[28]_i_3\
    );
\s_frame_position[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF45E"
    )
    port map (
      I0 => \frame[7]_23\(4),
      I1 => \frame[7]_23\(2),
      I2 => \frame[7]_23\(6),
      I3 => \frame[7]_23\(1),
      I4 => \n_0_s_frame_position[29]_i_2\,
      I5 => \n_0_s_frame_position[29]_i_3\,
      O => p_8_out(29)
    );
\s_frame_position[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[7]_23\(1),
      I1 => \frame[7]_23\(7),
      I2 => \frame[7]_23\(2),
      I3 => \frame[7]_23\(8),
      I4 => \frame[7]_23\(11),
      I5 => \frame[7]_23\(5),
      O => \n_0_s_frame_position[29]_i_2\
    );
\s_frame_position[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14FFFF14"
    )
    port map (
      I0 => \frame[7]_23\(2),
      I1 => \frame[7]_23\(5),
      I2 => \frame[7]_23\(4),
      I3 => \frame[7]_23\(9),
      I4 => \frame[7]_23\(10),
      I5 => \n_0_s_frame_position[29]_i_4\,
      O => \n_0_s_frame_position[29]_i_3\
    );
\s_frame_position[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999F9999"
    )
    port map (
      I0 => \frame[7]_23\(4),
      I1 => \frame[7]_23\(9),
      I2 => \frame[7]_23\(5),
      I3 => \frame[7]_23\(1),
      I4 => \frame[7]_23\(2),
      I5 => \n_0_s_frame_position[29]_i_5\,
      O => \n_0_s_frame_position[29]_i_4\
    );
\s_frame_position[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FDABFD"
    )
    port map (
      I0 => \frame[7]_23\(0),
      I1 => \frame[7]_23\(2),
      I2 => \frame[7]_23\(4),
      I3 => \frame[7]_23\(3),
      I4 => \frame[7]_23\(1),
      O => \n_0_s_frame_position[29]_i_5\
    );
\s_frame_position[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => \n_0_s_frame_position[2]_i_2\,
      I1 => \n_0_s_frame_position[2]_i_3\,
      I2 => \n_0_s_frame_position[2]_i_4\,
      I3 => \frame[0]_16\(0),
      I4 => \frame[0]_16\(1),
      I5 => \frame[0]_16\(2),
      O => p_8_out(2)
    );
\s_frame_position[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF070FFF"
    )
    port map (
      I0 => \frame[0]_16\(5),
      I1 => \frame[0]_16\(4),
      I2 => \frame[0]_16\(0),
      I3 => \frame[0]_16\(9),
      I4 => \frame[0]_16\(3),
      O => \n_0_s_frame_position[2]_i_2\
    );
\s_frame_position[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[0]_16\(1),
      I1 => \frame[0]_16\(7),
      I2 => \frame[0]_16\(0),
      I3 => \frame[0]_16\(6),
      I4 => \frame[0]_16\(8),
      I5 => \frame[0]_16\(2),
      O => \n_0_s_frame_position[2]_i_3\
    );
\s_frame_position[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06002020"
    )
    port map (
      I0 => \frame[0]_16\(11),
      I1 => \frame[0]_16\(5),
      I2 => \frame[0]_16\(10),
      I3 => \frame[0]_16\(3),
      I4 => \frame[0]_16\(4),
      O => \n_0_s_frame_position[2]_i_4\
    );
\s_frame_position[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => \n_0_s_frame_position[30]_i_2\,
      I1 => \n_0_s_frame_position[30]_i_3\,
      I2 => \n_0_s_frame_position[30]_i_4\,
      I3 => \frame[7]_23\(0),
      I4 => \frame[7]_23\(1),
      I5 => \frame[7]_23\(2),
      O => p_8_out(30)
    );
\s_frame_position[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF070FFF"
    )
    port map (
      I0 => \frame[7]_23\(5),
      I1 => \frame[7]_23\(4),
      I2 => \frame[7]_23\(0),
      I3 => \frame[7]_23\(9),
      I4 => \frame[7]_23\(3),
      O => \n_0_s_frame_position[30]_i_2\
    );
\s_frame_position[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[7]_23\(1),
      I1 => \frame[7]_23\(7),
      I2 => \frame[7]_23\(0),
      I3 => \frame[7]_23\(6),
      I4 => \frame[7]_23\(8),
      I5 => \frame[7]_23\(2),
      O => \n_0_s_frame_position[30]_i_3\
    );
\s_frame_position[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06002020"
    )
    port map (
      I0 => \frame[7]_23\(11),
      I1 => \frame[7]_23\(5),
      I2 => \frame[7]_23\(10),
      I3 => \frame[7]_23\(3),
      I4 => \frame[7]_23\(4),
      O => \n_0_s_frame_position[30]_i_4\
    );
\s_frame_position[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^adc_sel\,
      I1 => state,
      O => \n_0_s_frame_position[31]_i_1\
    );
\s_frame_position[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBEBFF"
    )
    port map (
      I0 => \n_0_s_frame_position[31]_i_3\,
      I1 => \frame[7]_23\(10),
      I2 => \frame[7]_23\(4),
      I3 => \frame[7]_23\(8),
      I4 => \frame[7]_23\(2),
      I5 => \n_0_s_frame_position[31]_i_4\,
      O => p_8_out(31)
    );
\s_frame_position[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFACFFFF"
    )
    port map (
      I0 => \frame[7]_23\(2),
      I1 => \frame[7]_23\(4),
      I2 => \frame[7]_23\(5),
      I3 => \n_0_s_frame_position[31]_i_5\,
      I4 => \frame[7]_23\(9),
      I5 => \frame[7]_23\(3),
      O => \n_0_s_frame_position[31]_i_3\
    );
\s_frame_position[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E5C"
    )
    port map (
      I0 => \frame[7]_23\(0),
      I1 => \frame[7]_23\(2),
      I2 => \frame[7]_23\(1),
      I3 => \frame[7]_23\(5),
      I4 => \frame[7]_23\(4),
      O => \n_0_s_frame_position[31]_i_4\
    );
\s_frame_position[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[7]_23\(1),
      I1 => \frame[7]_23\(7),
      I2 => \frame[7]_23\(0),
      I3 => \frame[7]_23\(6),
      I4 => \frame[7]_23\(11),
      I5 => \frame[7]_23\(5),
      O => \n_0_s_frame_position[31]_i_5\
    );
\s_frame_position[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBEBFF"
    )
    port map (
      I0 => \n_0_s_frame_position[3]_i_2\,
      I1 => \frame[0]_16\(10),
      I2 => \frame[0]_16\(4),
      I3 => \frame[0]_16\(8),
      I4 => \frame[0]_16\(2),
      I5 => \n_0_s_frame_position[3]_i_3\,
      O => p_8_out(3)
    );
\s_frame_position[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFACFFFF"
    )
    port map (
      I0 => \frame[0]_16\(2),
      I1 => \frame[0]_16\(4),
      I2 => \frame[0]_16\(5),
      I3 => \n_0_s_frame_position[3]_i_4\,
      I4 => \frame[0]_16\(9),
      I5 => \frame[0]_16\(3),
      O => \n_0_s_frame_position[3]_i_2\
    );
\s_frame_position[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E5C"
    )
    port map (
      I0 => \frame[0]_16\(0),
      I1 => \frame[0]_16\(2),
      I2 => \frame[0]_16\(1),
      I3 => \frame[0]_16\(5),
      I4 => \frame[0]_16\(4),
      O => \n_0_s_frame_position[3]_i_3\
    );
\s_frame_position[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[0]_16\(1),
      I1 => \frame[0]_16\(7),
      I2 => \frame[0]_16\(0),
      I3 => \frame[0]_16\(6),
      I4 => \frame[0]_16\(11),
      I5 => \frame[0]_16\(5),
      O => \n_0_s_frame_position[3]_i_4\
    );
\s_frame_position[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFEFFFEBF"
    )
    port map (
      I0 => \n_0_s_frame_position[4]_i_2\,
      I1 => \frame[1]_17\(11),
      I2 => \frame[1]_17\(10),
      I3 => \frame[1]_17\(5),
      I4 => \frame[1]_17\(8),
      I5 => \frame[1]_17\(9),
      O => p_8_out(4)
    );
\s_frame_position[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFEEFFE"
    )
    port map (
      I0 => \n_0_s_frame_position[4]_i_3\,
      I1 => \n_0_s_frame_position[6]_i_3\,
      I2 => \frame[1]_17\(5),
      I3 => \frame[1]_17\(4),
      I4 => \frame[1]_17\(1),
      I5 => \frame[1]_17\(2),
      O => \n_0_s_frame_position[4]_i_2\
    );
\s_frame_position[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFF7F56"
    )
    port map (
      I0 => \frame[1]_17\(3),
      I1 => \frame[1]_17\(4),
      I2 => \frame[1]_17\(2),
      I3 => \frame[1]_17\(1),
      I4 => \frame[1]_17\(0),
      O => \n_0_s_frame_position[4]_i_3\
    );
\s_frame_position[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF45E"
    )
    port map (
      I0 => \frame[1]_17\(4),
      I1 => \frame[1]_17\(2),
      I2 => \frame[1]_17\(6),
      I3 => \frame[1]_17\(1),
      I4 => \n_0_s_frame_position[5]_i_2\,
      I5 => \n_0_s_frame_position[5]_i_3\,
      O => p_8_out(5)
    );
\s_frame_position[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[1]_17\(1),
      I1 => \frame[1]_17\(7),
      I2 => \frame[1]_17\(2),
      I3 => \frame[1]_17\(8),
      I4 => \frame[1]_17\(11),
      I5 => \frame[1]_17\(5),
      O => \n_0_s_frame_position[5]_i_2\
    );
\s_frame_position[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14FFFF14"
    )
    port map (
      I0 => \frame[1]_17\(2),
      I1 => \frame[1]_17\(5),
      I2 => \frame[1]_17\(4),
      I3 => \frame[1]_17\(9),
      I4 => \frame[1]_17\(10),
      I5 => \n_0_s_frame_position[5]_i_4\,
      O => \n_0_s_frame_position[5]_i_3\
    );
\s_frame_position[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999F9999"
    )
    port map (
      I0 => \frame[1]_17\(4),
      I1 => \frame[1]_17\(9),
      I2 => \frame[1]_17\(5),
      I3 => \frame[1]_17\(1),
      I4 => \frame[1]_17\(2),
      I5 => \n_0_s_frame_position[5]_i_5\,
      O => \n_0_s_frame_position[5]_i_4\
    );
\s_frame_position[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FDABFD"
    )
    port map (
      I0 => \frame[1]_17\(0),
      I1 => \frame[1]_17\(2),
      I2 => \frame[1]_17\(4),
      I3 => \frame[1]_17\(3),
      I4 => \frame[1]_17\(1),
      O => \n_0_s_frame_position[5]_i_5\
    );
\s_frame_position[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => \n_0_s_frame_position[6]_i_2\,
      I1 => \n_0_s_frame_position[6]_i_3\,
      I2 => \n_0_s_frame_position[6]_i_4\,
      I3 => \frame[1]_17\(0),
      I4 => \frame[1]_17\(1),
      I5 => \frame[1]_17\(2),
      O => p_8_out(6)
    );
\s_frame_position[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF070FFF"
    )
    port map (
      I0 => \frame[1]_17\(5),
      I1 => \frame[1]_17\(4),
      I2 => \frame[1]_17\(0),
      I3 => \frame[1]_17\(9),
      I4 => \frame[1]_17\(3),
      O => \n_0_s_frame_position[6]_i_2\
    );
\s_frame_position[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[1]_17\(1),
      I1 => \frame[1]_17\(7),
      I2 => \frame[1]_17\(0),
      I3 => \frame[1]_17\(6),
      I4 => \frame[1]_17\(8),
      I5 => \frame[1]_17\(2),
      O => \n_0_s_frame_position[6]_i_3\
    );
\s_frame_position[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06002020"
    )
    port map (
      I0 => \frame[1]_17\(11),
      I1 => \frame[1]_17\(5),
      I2 => \frame[1]_17\(10),
      I3 => \frame[1]_17\(3),
      I4 => \frame[1]_17\(4),
      O => \n_0_s_frame_position[6]_i_4\
    );
\s_frame_position[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBEBFF"
    )
    port map (
      I0 => \n_0_s_frame_position[7]_i_2\,
      I1 => \frame[1]_17\(10),
      I2 => \frame[1]_17\(4),
      I3 => \frame[1]_17\(8),
      I4 => \frame[1]_17\(2),
      I5 => \n_0_s_frame_position[7]_i_3\,
      O => p_8_out(7)
    );
\s_frame_position[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFACFFFF"
    )
    port map (
      I0 => \frame[1]_17\(2),
      I1 => \frame[1]_17\(4),
      I2 => \frame[1]_17\(5),
      I3 => \n_0_s_frame_position[7]_i_4\,
      I4 => \frame[1]_17\(9),
      I5 => \frame[1]_17\(3),
      O => \n_0_s_frame_position[7]_i_2\
    );
\s_frame_position[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E5C"
    )
    port map (
      I0 => \frame[1]_17\(0),
      I1 => \frame[1]_17\(2),
      I2 => \frame[1]_17\(1),
      I3 => \frame[1]_17\(5),
      I4 => \frame[1]_17\(4),
      O => \n_0_s_frame_position[7]_i_3\
    );
\s_frame_position[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[1]_17\(1),
      I1 => \frame[1]_17\(7),
      I2 => \frame[1]_17\(0),
      I3 => \frame[1]_17\(6),
      I4 => \frame[1]_17\(11),
      I5 => \frame[1]_17\(5),
      O => \n_0_s_frame_position[7]_i_4\
    );
\s_frame_position[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFEFFFEBF"
    )
    port map (
      I0 => \n_0_s_frame_position[8]_i_2\,
      I1 => \frame[2]_18\(11),
      I2 => \frame[2]_18\(10),
      I3 => \frame[2]_18\(5),
      I4 => \frame[2]_18\(8),
      I5 => \frame[2]_18\(9),
      O => p_8_out(8)
    );
\s_frame_position[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFEEFFE"
    )
    port map (
      I0 => \n_0_s_frame_position[8]_i_3\,
      I1 => \n_0_s_frame_position[10]_i_3\,
      I2 => \frame[2]_18\(5),
      I3 => \frame[2]_18\(4),
      I4 => \frame[2]_18\(1),
      I5 => \frame[2]_18\(2),
      O => \n_0_s_frame_position[8]_i_2\
    );
\s_frame_position[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFF7F56"
    )
    port map (
      I0 => \frame[2]_18\(3),
      I1 => \frame[2]_18\(4),
      I2 => \frame[2]_18\(2),
      I3 => \frame[2]_18\(1),
      I4 => \frame[2]_18\(0),
      O => \n_0_s_frame_position[8]_i_3\
    );
\s_frame_position[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF45E"
    )
    port map (
      I0 => \frame[2]_18\(4),
      I1 => \frame[2]_18\(2),
      I2 => \frame[2]_18\(6),
      I3 => \frame[2]_18\(1),
      I4 => \n_0_s_frame_position[9]_i_2\,
      I5 => \n_0_s_frame_position[9]_i_3\,
      O => p_8_out(9)
    );
\s_frame_position[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF99FF99FFFFF"
    )
    port map (
      I0 => \frame[2]_18\(1),
      I1 => \frame[2]_18\(7),
      I2 => \frame[2]_18\(2),
      I3 => \frame[2]_18\(8),
      I4 => \frame[2]_18\(11),
      I5 => \frame[2]_18\(5),
      O => \n_0_s_frame_position[9]_i_2\
    );
\s_frame_position[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14FFFF14"
    )
    port map (
      I0 => \frame[2]_18\(2),
      I1 => \frame[2]_18\(5),
      I2 => \frame[2]_18\(4),
      I3 => \frame[2]_18\(9),
      I4 => \frame[2]_18\(10),
      I5 => \n_0_s_frame_position[9]_i_4\,
      O => \n_0_s_frame_position[9]_i_3\
    );
\s_frame_position[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999F9999"
    )
    port map (
      I0 => \frame[2]_18\(4),
      I1 => \frame[2]_18\(9),
      I2 => \frame[2]_18\(5),
      I3 => \frame[2]_18\(1),
      I4 => \frame[2]_18\(2),
      I5 => \n_0_s_frame_position[9]_i_5\,
      O => \n_0_s_frame_position[9]_i_4\
    );
\s_frame_position[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FDABFD"
    )
    port map (
      I0 => \frame[2]_18\(0),
      I1 => \frame[2]_18\(2),
      I2 => \frame[2]_18\(4),
      I3 => \frame[2]_18\(3),
      I4 => \frame[2]_18\(1),
      O => \n_0_s_frame_position[9]_i_5\
    );
\s_frame_position_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(0),
      Q => \n_0_s_frame_position_reg[0]\,
      R => \<const0>\
    );
\s_frame_position_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(10),
      Q => \n_0_s_frame_position_reg[10]\,
      R => \<const0>\
    );
\s_frame_position_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(11),
      Q => \n_0_s_frame_position_reg[11]\,
      R => \<const0>\
    );
\s_frame_position_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(12),
      Q => \n_0_s_frame_position_reg[12]\,
      R => \<const0>\
    );
\s_frame_position_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(13),
      Q => \n_0_s_frame_position_reg[13]\,
      R => \<const0>\
    );
\s_frame_position_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(14),
      Q => \n_0_s_frame_position_reg[14]\,
      R => \<const0>\
    );
\s_frame_position_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(15),
      Q => \n_0_s_frame_position_reg[15]\,
      R => \<const0>\
    );
\s_frame_position_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(16),
      Q => \n_0_s_frame_position_reg[16]\,
      R => \<const0>\
    );
\s_frame_position_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(17),
      Q => \n_0_s_frame_position_reg[17]\,
      R => \<const0>\
    );
\s_frame_position_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(18),
      Q => \n_0_s_frame_position_reg[18]\,
      R => \<const0>\
    );
\s_frame_position_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(19),
      Q => \n_0_s_frame_position_reg[19]\,
      R => \<const0>\
    );
\s_frame_position_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(1),
      Q => \n_0_s_frame_position_reg[1]\,
      R => \<const0>\
    );
\s_frame_position_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(20),
      Q => \n_0_s_frame_position_reg[20]\,
      R => \<const0>\
    );
\s_frame_position_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(21),
      Q => \n_0_s_frame_position_reg[21]\,
      R => \<const0>\
    );
\s_frame_position_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(22),
      Q => \n_0_s_frame_position_reg[22]\,
      R => \<const0>\
    );
\s_frame_position_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(23),
      Q => \n_0_s_frame_position_reg[23]\,
      R => \<const0>\
    );
\s_frame_position_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(24),
      Q => \n_0_s_frame_position_reg[24]\,
      R => \<const0>\
    );
\s_frame_position_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(25),
      Q => \n_0_s_frame_position_reg[25]\,
      R => \<const0>\
    );
\s_frame_position_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(26),
      Q => \n_0_s_frame_position_reg[26]\,
      R => \<const0>\
    );
\s_frame_position_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(27),
      Q => \n_0_s_frame_position_reg[27]\,
      R => \<const0>\
    );
\s_frame_position_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(28),
      Q => \n_0_s_frame_position_reg[28]\,
      R => \<const0>\
    );
\s_frame_position_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(29),
      Q => \n_0_s_frame_position_reg[29]\,
      R => \<const0>\
    );
\s_frame_position_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(2),
      Q => \n_0_s_frame_position_reg[2]\,
      R => \<const0>\
    );
\s_frame_position_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(30),
      Q => \n_0_s_frame_position_reg[30]\,
      R => \<const0>\
    );
\s_frame_position_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(31),
      Q => \n_0_s_frame_position_reg[31]\,
      R => \<const0>\
    );
\s_frame_position_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(3),
      Q => \n_0_s_frame_position_reg[3]\,
      R => \<const0>\
    );
\s_frame_position_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(4),
      Q => \n_0_s_frame_position_reg[4]\,
      R => \<const0>\
    );
\s_frame_position_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(5),
      Q => \n_0_s_frame_position_reg[5]\,
      R => \<const0>\
    );
\s_frame_position_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(6),
      Q => \n_0_s_frame_position_reg[6]\,
      R => \<const0>\
    );
\s_frame_position_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(7),
      Q => \n_0_s_frame_position_reg[7]\,
      R => \<const0>\
    );
\s_frame_position_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(8),
      Q => \n_0_s_frame_position_reg[8]\,
      R => \<const0>\
    );
\s_frame_position_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \n_0_s_frame_position[31]_i_1\,
      D => p_8_out(9),
      Q => \n_0_s_frame_position_reg[9]\,
      R => \<const0>\
    );
s_receiver_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
    port map (
      I0 => s_receiver_ready,
      I1 => n_0_s_receiver_ready_i_2,
      I2 => s_channel_is_framed(0),
      I3 => s_channel_is_framed(1),
      I4 => state,
      I5 => \^adc_sel\,
      O => n_0_s_receiver_ready_i_1
    );
s_receiver_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => s_channel_is_framed(3),
      I1 => s_channel_is_framed(2),
      I2 => s_channel_is_framed(6),
      I3 => s_channel_is_framed(7),
      I4 => s_channel_is_framed(4),
      I5 => s_channel_is_framed(5),
      O => n_0_s_receiver_ready_i_2
    );
s_receiver_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => n_0_s_receiver_ready_i_1,
      Q => s_receiver_ready,
      R => \<const0>\
    );
\serd_loop[0].ISERDESE2_data\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 6,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => \<const0>\,
      CE1 => \<const1>\,
      CE2 => \<const1>\,
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => \^o1\,
      CLKDIVP => \<const0>\,
      D => D,
      DDLY => \<const0>\,
      DYNCLKDIVSEL => \<const0>\,
      DYNCLKSEL => \<const0>\,
      O => \NLW_serd_loop[0].ISERDESE2_data_O_UNCONNECTED\,
      OCLK => \<const0>\,
      OCLKB => \<const0>\,
      OFB => \<const0>\,
      Q1 => Q141_out,
      Q2 => Q240_out,
      Q3 => Q339_out,
      Q4 => Q438_out,
      Q5 => Q537_out,
      Q6 => Q636_out,
      Q7 => \NLW_serd_loop[0].ISERDESE2_data_Q7_UNCONNECTED\,
      Q8 => \NLW_serd_loop[0].ISERDESE2_data_Q8_UNCONNECTED\,
      RST => rst_in,
      SHIFTIN1 => \<const0>\,
      SHIFTIN2 => \<const0>\,
      SHIFTOUT1 => \NLW_serd_loop[0].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_serd_loop[0].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\
    );
\serd_loop[0].i_data_ibuf\: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => din_p(0),
      IB => din_n(0),
      O => D
    );
\serd_loop[1].ISERDESE2_data\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 6,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => \<const0>\,
      CE1 => \<const1>\,
      CE2 => \<const1>\,
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => \^o1\,
      CLKDIVP => \<const0>\,
      D => \n_0_serd_loop[1].i_data_ibuf\,
      DDLY => \<const0>\,
      DYNCLKDIVSEL => \<const0>\,
      DYNCLKSEL => \<const0>\,
      O => \NLW_serd_loop[1].ISERDESE2_data_O_UNCONNECTED\,
      OCLK => \<const0>\,
      OCLKB => \<const0>\,
      OFB => \<const0>\,
      Q1 => Q135_out,
      Q2 => Q234_out,
      Q3 => Q333_out,
      Q4 => Q432_out,
      Q5 => Q531_out,
      Q6 => Q630_out,
      Q7 => \NLW_serd_loop[1].ISERDESE2_data_Q7_UNCONNECTED\,
      Q8 => \NLW_serd_loop[1].ISERDESE2_data_Q8_UNCONNECTED\,
      RST => rst_in,
      SHIFTIN1 => \<const0>\,
      SHIFTIN2 => \<const0>\,
      SHIFTOUT1 => \NLW_serd_loop[1].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_serd_loop[1].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\
    );
\serd_loop[1].i_data_ibuf\: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => din_p(1),
      IB => din_n(1),
      O => \n_0_serd_loop[1].i_data_ibuf\
    );
\serd_loop[2].ISERDESE2_data\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 6,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => \<const0>\,
      CE1 => \<const1>\,
      CE2 => \<const1>\,
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => \^o1\,
      CLKDIVP => \<const0>\,
      D => \n_0_serd_loop[2].i_data_ibuf\,
      DDLY => \<const0>\,
      DYNCLKDIVSEL => \<const0>\,
      DYNCLKSEL => \<const0>\,
      O => \NLW_serd_loop[2].ISERDESE2_data_O_UNCONNECTED\,
      OCLK => \<const0>\,
      OCLKB => \<const0>\,
      OFB => \<const0>\,
      Q1 => Q129_out,
      Q2 => Q228_out,
      Q3 => Q327_out,
      Q4 => Q426_out,
      Q5 => Q525_out,
      Q6 => Q624_out,
      Q7 => \NLW_serd_loop[2].ISERDESE2_data_Q7_UNCONNECTED\,
      Q8 => \NLW_serd_loop[2].ISERDESE2_data_Q8_UNCONNECTED\,
      RST => rst_in,
      SHIFTIN1 => \<const0>\,
      SHIFTIN2 => \<const0>\,
      SHIFTOUT1 => \NLW_serd_loop[2].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_serd_loop[2].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\
    );
\serd_loop[2].i_data_ibuf\: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => din_p(2),
      IB => din_n(2),
      O => \n_0_serd_loop[2].i_data_ibuf\
    );
\serd_loop[3].ISERDESE2_data\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 6,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => \<const0>\,
      CE1 => \<const1>\,
      CE2 => \<const1>\,
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => \^o1\,
      CLKDIVP => \<const0>\,
      D => \n_0_serd_loop[3].i_data_ibuf\,
      DDLY => \<const0>\,
      DYNCLKDIVSEL => \<const0>\,
      DYNCLKSEL => \<const0>\,
      O => \NLW_serd_loop[3].ISERDESE2_data_O_UNCONNECTED\,
      OCLK => \<const0>\,
      OCLKB => \<const0>\,
      OFB => \<const0>\,
      Q1 => Q123_out,
      Q2 => Q222_out,
      Q3 => Q321_out,
      Q4 => Q420_out,
      Q5 => Q519_out,
      Q6 => Q618_out,
      Q7 => \NLW_serd_loop[3].ISERDESE2_data_Q7_UNCONNECTED\,
      Q8 => \NLW_serd_loop[3].ISERDESE2_data_Q8_UNCONNECTED\,
      RST => rst_in,
      SHIFTIN1 => \<const0>\,
      SHIFTIN2 => \<const0>\,
      SHIFTOUT1 => \NLW_serd_loop[3].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_serd_loop[3].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\
    );
\serd_loop[3].i_data_ibuf\: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => din_p(3),
      IB => din_n(3),
      O => \n_0_serd_loop[3].i_data_ibuf\
    );
\serd_loop[4].ISERDESE2_data\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 6,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => \<const0>\,
      CE1 => \<const1>\,
      CE2 => \<const1>\,
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => \^o1\,
      CLKDIVP => \<const0>\,
      D => \n_0_serd_loop[4].i_data_ibuf\,
      DDLY => \<const0>\,
      DYNCLKDIVSEL => \<const0>\,
      DYNCLKSEL => \<const0>\,
      O => \NLW_serd_loop[4].ISERDESE2_data_O_UNCONNECTED\,
      OCLK => \<const0>\,
      OCLKB => \<const0>\,
      OFB => \<const0>\,
      Q1 => Q117_out,
      Q2 => Q216_out,
      Q3 => Q315_out,
      Q4 => Q414_out,
      Q5 => Q513_out,
      Q6 => Q612_out,
      Q7 => \NLW_serd_loop[4].ISERDESE2_data_Q7_UNCONNECTED\,
      Q8 => \NLW_serd_loop[4].ISERDESE2_data_Q8_UNCONNECTED\,
      RST => rst_in,
      SHIFTIN1 => \<const0>\,
      SHIFTIN2 => \<const0>\,
      SHIFTOUT1 => \NLW_serd_loop[4].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_serd_loop[4].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\
    );
\serd_loop[4].i_data_ibuf\: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => din_p(4),
      IB => din_n(4),
      O => \n_0_serd_loop[4].i_data_ibuf\
    );
\serd_loop[5].ISERDESE2_data\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 6,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => \<const0>\,
      CE1 => \<const1>\,
      CE2 => \<const1>\,
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => \^o1\,
      CLKDIVP => \<const0>\,
      D => \n_0_serd_loop[5].i_data_ibuf\,
      DDLY => \<const0>\,
      DYNCLKDIVSEL => \<const0>\,
      DYNCLKSEL => \<const0>\,
      O => \NLW_serd_loop[5].ISERDESE2_data_O_UNCONNECTED\,
      OCLK => \<const0>\,
      OCLKB => \<const0>\,
      OFB => \<const0>\,
      Q1 => Q111_out,
      Q2 => Q210_out,
      Q3 => Q39_out,
      Q4 => Q48_out,
      Q5 => Q57_out,
      Q6 => Q66_out,
      Q7 => \NLW_serd_loop[5].ISERDESE2_data_Q7_UNCONNECTED\,
      Q8 => \NLW_serd_loop[5].ISERDESE2_data_Q8_UNCONNECTED\,
      RST => rst_in,
      SHIFTIN1 => \<const0>\,
      SHIFTIN2 => \<const0>\,
      SHIFTOUT1 => \NLW_serd_loop[5].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_serd_loop[5].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\
    );
\serd_loop[5].i_data_ibuf\: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => din_p(5),
      IB => din_n(5),
      O => \n_0_serd_loop[5].i_data_ibuf\
    );
\serd_loop[6].ISERDESE2_data\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 6,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => \<const0>\,
      CE1 => \<const1>\,
      CE2 => \<const1>\,
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => \^o1\,
      CLKDIVP => \<const0>\,
      D => \n_0_serd_loop[6].i_data_ibuf\,
      DDLY => \<const0>\,
      DYNCLKDIVSEL => \<const0>\,
      DYNCLKSEL => \<const0>\,
      O => \NLW_serd_loop[6].ISERDESE2_data_O_UNCONNECTED\,
      OCLK => \<const0>\,
      OCLKB => \<const0>\,
      OFB => \<const0>\,
      Q1 => Q15_out,
      Q2 => Q24_out,
      Q3 => Q33_out,
      Q4 => Q42_out,
      Q5 => Q51_out,
      Q6 => Q60_out,
      Q7 => \NLW_serd_loop[6].ISERDESE2_data_Q7_UNCONNECTED\,
      Q8 => \NLW_serd_loop[6].ISERDESE2_data_Q8_UNCONNECTED\,
      RST => rst_in,
      SHIFTIN1 => \<const0>\,
      SHIFTIN2 => \<const0>\,
      SHIFTOUT1 => \NLW_serd_loop[6].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_serd_loop[6].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\
    );
\serd_loop[6].i_data_ibuf\: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => din_p(6),
      IB => din_n(6),
      O => \n_0_serd_loop[6].i_data_ibuf\
    );
\serd_loop[7].ISERDESE2_data\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 6,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => \<const0>\,
      CE1 => \<const1>\,
      CE2 => \<const1>\,
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => \^o1\,
      CLKDIVP => \<const0>\,
      D => \n_0_serd_loop[7].i_data_ibuf\,
      DDLY => \<const0>\,
      DYNCLKDIVSEL => \<const0>\,
      DYNCLKSEL => \<const0>\,
      O => \NLW_serd_loop[7].ISERDESE2_data_O_UNCONNECTED\,
      OCLK => \<const0>\,
      OCLKB => \<const0>\,
      OFB => \<const0>\,
      Q1 => Q1,
      Q2 => Q2,
      Q3 => Q3,
      Q4 => Q4,
      Q5 => Q5,
      Q6 => Q6,
      Q7 => \NLW_serd_loop[7].ISERDESE2_data_Q7_UNCONNECTED\,
      Q8 => \NLW_serd_loop[7].ISERDESE2_data_Q8_UNCONNECTED\,
      RST => rst_in,
      SHIFTIN1 => \<const0>\,
      SHIFTIN2 => \<const0>\,
      SHIFTOUT1 => \NLW_serd_loop[7].ISERDESE2_data_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_serd_loop[7].ISERDESE2_data_SHIFTOUT2_UNCONNECTED\
    );
\serd_loop[7].i_data_ibuf\: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => din_p(7),
      IB => din_n(7),
      O => \n_0_serd_loop[7].i_data_ibuf\
    );
serdes_clk_div_bufr: unisim.vcomponents.BUFR
    generic map(
      BUFR_DIVIDE => "3",
      SIM_DEVICE => "7SERIES"
    )
    port map (
      CE => \<const1>\,
      CLR => \<const0>\,
      I => I,
      O => \^o1\
    );
state_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => s_channel_is_framed(1),
      I1 => s_channel_is_framed(0),
      I2 => n_0_s_receiver_ready_i_2,
      O => O16
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => I1,
      Q => state,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity stream_proc is
  port (
    running_out : out STD_LOGIC;
    data_in_valid : out STD_LOGIC;
    stream_mode : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    start_in : in STD_LOGIC;
    adc_data_valid_in : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    M_AXIS_ARESETN_IBUF : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 105 downto 0 );
    samples_num : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_data_in : in STD_LOGIC_VECTOR ( 100 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I32 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end stream_proc;

architecture STRUCTURE of stream_proc is
  signal \<const0>\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_in : STD_LOGIC_VECTOR ( 126 downto 31 );
  signal data_in_last : STD_LOGIC;
  signal \^data_in_valid\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \n_0_M_AXIS_TKEEP[11]_i_2\ : STD_LOGIC;
  signal \n_0_M_AXIS_TKEEP[13]_i_2\ : STD_LOGIC;
  signal \n_0_M_AXIS_TKEEP[5]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[10]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[12]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[13]_i_3\ : STD_LOGIC;
  signal \n_0_data_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[14]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[14]_i_4\ : STD_LOGIC;
  signal \n_0_data_out[14]_i_5\ : STD_LOGIC;
  signal \n_0_data_out[14]_i_7\ : STD_LOGIC;
  signal \n_0_data_out[14]_i_8\ : STD_LOGIC;
  signal \n_0_data_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[15]_i_10\ : STD_LOGIC;
  signal \n_0_data_out[15]_i_11\ : STD_LOGIC;
  signal \n_0_data_out[15]_i_5\ : STD_LOGIC;
  signal \n_0_data_out[15]_i_8\ : STD_LOGIC;
  signal \n_0_data_out[15]_i_9\ : STD_LOGIC;
  signal \n_0_data_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[1]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[4]_i_2\ : STD_LOGIC;
  signal \n_0_data_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[5]_i_2\ : STD_LOGIC;
  signal n_0_data_out_last_i_1 : STD_LOGIC;
  signal n_0_data_out_valid_i_1 : STD_LOGIC;
  signal n_0_running_out_i_1 : STD_LOGIC;
  signal \n_0_s_mask_reg[0]\ : STD_LOGIC;
  signal \n_0_s_mask_reg[1]\ : STD_LOGIC;
  signal \n_0_s_mask_reg[2]\ : STD_LOGIC;
  signal \n_0_s_mask_reg[3]\ : STD_LOGIC;
  signal \n_0_s_mask_reg[4]\ : STD_LOGIC;
  signal \n_0_s_mask_reg[5]\ : STD_LOGIC;
  signal \n_0_s_mask_reg[6]\ : STD_LOGIC;
  signal \n_0_s_mask_reg[7]\ : STD_LOGIC;
  signal \n_0_s_samples_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[10]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[11]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[12]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_s_samples_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_s_samples_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_s_samples_counter[12]_i_6\ : STD_LOGIC;
  signal \n_0_s_samples_counter[13]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[14]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[15]_i_2\ : STD_LOGIC;
  signal \n_0_s_samples_counter[15]_i_4\ : STD_LOGIC;
  signal \n_0_s_samples_counter[15]_i_5\ : STD_LOGIC;
  signal \n_0_s_samples_counter[15]_i_6\ : STD_LOGIC;
  signal \n_0_s_samples_counter[1]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[2]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[3]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_s_samples_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_s_samples_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_s_samples_counter[4]_i_6\ : STD_LOGIC;
  signal \n_0_s_samples_counter[5]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[6]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[7]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[8]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_s_samples_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_s_samples_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_s_samples_counter[8]_i_6\ : STD_LOGIC;
  signal \n_0_s_samples_counter[9]_i_1\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[10]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[11]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[12]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[13]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[14]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[15]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[4]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[5]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[6]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[7]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[8]\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_s_samples_counter_reg[9]\ : STD_LOGIC;
  signal \n_0_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_state[1]_i_5\ : STD_LOGIC;
  signal \n_0_state[1]_i_6\ : STD_LOGIC;
  signal n_0_stream_mode_out_i_1 : STD_LOGIC;
  signal \n_1_s_samples_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_1_s_samples_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_s_samples_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_2_s_samples_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_2_s_samples_counter_reg[15]_i_3\ : STD_LOGIC;
  signal \n_2_s_samples_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_s_samples_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_3_s_samples_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_3_s_samples_counter_reg[15]_i_3\ : STD_LOGIC;
  signal \n_3_s_samples_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_s_samples_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \^running_out\ : STD_LOGIC;
  signal \^stream_mode\ : STD_LOGIC;
  signal \NLW_s_samples_counter_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_samples_counter_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[10]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[11]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[12]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[13]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[13]_i_3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[4]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[5]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \M_AXIS_TKEEP[9]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of M_AXIS_TLAST_i_1 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \ch_position[0]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \data_out[10]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \data_out[12]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \data_out[14]_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \data_out[15]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \data_out[1]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \data_out[4]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \data_out[5]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of data_out_last_i_1 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of data_out_valid_i_1 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[110]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[126]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[31]_i_3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[47]_i_3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[79]_i_3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \m_axis_tdata_s[94]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of running_out_i_1 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \s_samples_counter[15]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \s_samples_counter[1]_i_1\ : label is "soft_lutpair296";
begin
  O10 <= \^o10\;
  O12 <= \^o12\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O9 <= \^o9\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  data_in_valid <= \^data_in_valid\;
  running_out <= \^running_out\;
  stream_mode <= \^stream_mode\;
\FSM_onehot_state[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^running_out\,
      I1 => I3,
      O => O1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\M_AXIS_TKEEP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0EFF0E00"
    )
    port map (
      I0 => \^stream_mode\,
      I1 => \^data_in_valid\,
      I2 => \^o9\,
      I3 => M_AXIS_ARESETN_IBUF,
      I4 => I30,
      I5 => \^o12\,
      O => O32
    );
\M_AXIS_TKEEP[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => I27,
      I2 => \n_0_M_AXIS_TKEEP[11]_i_2\,
      I3 => \^o12\,
      O => O29
    );
\M_AXIS_TKEEP[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => I26,
      I2 => \n_0_M_AXIS_TKEEP[11]_i_2\,
      I3 => \^o12\,
      O => O28
    );
\M_AXIS_TKEEP[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE22222"
    )
    port map (
      I0 => \^data_in_valid\,
      I1 => \^stream_mode\,
      I2 => I14,
      I3 => I15,
      I4 => I12,
      I5 => \^o9\,
      O => \n_0_M_AXIS_TKEEP[11]_i_2\
    );
\M_AXIS_TKEEP[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => I25,
      I2 => \n_0_M_AXIS_TKEEP[13]_i_2\,
      I3 => \^o12\,
      O => O27
    );
\M_AXIS_TKEEP[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => I24,
      I2 => \n_0_M_AXIS_TKEEP[13]_i_2\,
      I3 => \^o12\,
      O => O26
    );
\M_AXIS_TKEEP[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FF008888FF00"
    )
    port map (
      I0 => I12,
      I1 => I14,
      I2 => data_in_last,
      I3 => \^data_in_valid\,
      I4 => \^stream_mode\,
      I5 => M_AXIS_ARESETN_IBUF,
      O => \n_0_M_AXIS_TKEEP[13]_i_2\
    );
\M_AXIS_TKEEP[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^data_in_valid\,
      I1 => M_AXIS_ARESETN_IBUF,
      I2 => data_in_last,
      I3 => I11,
      O => \^o12\
    );
\M_AXIS_TKEEP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0EFF0E00"
    )
    port map (
      I0 => \^stream_mode\,
      I1 => \^data_in_valid\,
      I2 => \^o9\,
      I3 => M_AXIS_ARESETN_IBUF,
      I4 => I31,
      I5 => \^o12\,
      O => O33
    );
\M_AXIS_TKEEP[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => I29,
      I2 => \n_0_M_AXIS_TKEEP[5]_i_2\,
      I3 => \^o12\,
      O => O31
    );
\M_AXIS_TKEEP[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => I28,
      I2 => \n_0_M_AXIS_TKEEP[5]_i_2\,
      I3 => \^o12\,
      O => O30
    );
\M_AXIS_TKEEP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000FF00EEEEFF00"
    )
    port map (
      I0 => I12,
      I1 => I14,
      I2 => data_in_last,
      I3 => \^data_in_valid\,
      I4 => \^stream_mode\,
      I5 => M_AXIS_ARESETN_IBUF,
      O => \n_0_M_AXIS_TKEEP[5]_i_2\
    );
\M_AXIS_TKEEP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32323202"
    )
    port map (
      I0 => I8,
      I1 => \^o9\,
      I2 => M_AXIS_ARESETN_IBUF,
      I3 => I9,
      I4 => \^o10\,
      I5 => \^o12\,
      O => O8
    );
\M_AXIS_TKEEP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32323202"
    )
    port map (
      I0 => I10,
      I1 => \^o9\,
      I2 => M_AXIS_ARESETN_IBUF,
      I3 => I9,
      I4 => \^o10\,
      I5 => \^o12\,
      O => O13
    );
\M_AXIS_TKEEP[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => M_AXIS_ARESETN_IBUF,
      I1 => \^stream_mode\,
      I2 => \^data_in_valid\,
      I3 => data_in_last,
      O => \^o9\
    );
M_AXIS_TLAST_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => data_in_last,
      I1 => \^data_in_valid\,
      I2 => M_AXIS_ARESETN_IBUF,
      O => O25
    );
M_AXIS_TVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA08AA00000000"
    )
    port map (
      I0 => \^data_in_valid\,
      I1 => I12,
      I2 => I13,
      I3 => \^stream_mode\,
      I4 => data_in_last,
      I5 => M_AXIS_ARESETN_IBUF,
      O => O21
    );
\ch_position[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1AAAAAAA"
    )
    port map (
      I0 => I15,
      I1 => data_in_last,
      I2 => \^data_in_valid\,
      I3 => \^stream_mode\,
      I4 => M_AXIS_ARESETN_IBUF,
      O => O24
    );
\ch_position[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06AAAAAAAAAAAAAA"
    )
    port map (
      I0 => I14,
      I1 => I15,
      I2 => data_in_last,
      I3 => \^data_in_valid\,
      I4 => \^stream_mode\,
      I5 => M_AXIS_ARESETN_IBUF,
      O => O22
    );
\ch_position[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09AAAAAAAAAAAAAA"
    )
    port map (
      I0 => I12,
      I1 => I13,
      I2 => data_in_last,
      I3 => \^data_in_valid\,
      I4 => \^stream_mode\,
      I5 => M_AXIS_ARESETN_IBUF,
      O => O23
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[10]_i_2\,
      I1 => I22,
      I2 => \^o3\,
      I3 => I23,
      I4 => \^o4\,
      I5 => \^o5\,
      O => \n_0_data_out[10]_i_1\
    );
\data_out[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => adc_data_valid_in,
      I3 => adc_data_in(3),
      O => \n_0_data_out[10]_i_2\
    );
\data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8FFF88888888"
    )
    port map (
      I0 => adc_data_in(4),
      I1 => \n_0_data_out[12]_i_2\,
      I2 => \n_0_data_out[14]_i_5\,
      I3 => I4,
      I4 => \^o3\,
      I5 => \n_0_data_out[14]_i_2\,
      O => \n_0_data_out[12]_i_1\
    );
\data_out[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => adc_data_valid_in,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \n_0_data_out[12]_i_2\
    );
\data_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AAAA"
    )
    port map (
      I0 => \^o4\,
      I1 => I5,
      I2 => \^o3\,
      I3 => \n_0_data_out[13]_i_3\,
      I4 => \^o5\,
      O => \n_0_data_out[13]_i_1\
    );
\data_out[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => adc_data_in(31),
      I1 => \^o6\,
      I2 => adc_data_in(46),
      I3 => \^o7\,
      I4 => \n_0_data_out[15]_i_9\,
      O => \n_0_data_out[13]_i_3\
    );
\data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA8088AAAA"
    )
    port map (
      I0 => \n_0_data_out[14]_i_2\,
      I1 => \^o6\,
      I2 => \^o3\,
      I3 => \n_0_data_out[14]_i_4\,
      I4 => \n_0_data_out[14]_i_5\,
      I5 => I6,
      O => \n_0_data_out[14]_i_1\
    );
\data_out[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => adc_data_valid_in,
      I3 => \^o5\,
      O => \n_0_data_out[14]_i_2\
    );
\data_out[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEB"
    )
    port map (
      I0 => \n_0_data_out[14]_i_7\,
      I1 => \n_0_s_mask_reg[5]\,
      I2 => \n_0_s_mask_reg[7]\,
      I3 => \n_0_s_mask_reg[1]\,
      I4 => \n_0_s_mask_reg[3]\,
      O => \^o6\
    );
\data_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE9FFFFFFFF"
    )
    port map (
      I0 => \n_0_s_mask_reg[7]\,
      I1 => \n_0_s_mask_reg[6]\,
      I2 => \n_0_s_mask_reg[3]\,
      I3 => \n_0_s_mask_reg[2]\,
      I4 => \n_0_data_out[14]_i_8\,
      I5 => adc_data_in(32),
      O => \n_0_data_out[14]_i_4\
    );
\data_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1DFF"
    )
    port map (
      I0 => adc_data_in(73),
      I1 => \^o7\,
      I2 => adc_data_in(100),
      I3 => \^o3\,
      I4 => \^o6\,
      O => \n_0_data_out[14]_i_5\
    );
\data_out[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_s_mask_reg[4]\,
      I1 => \n_0_s_mask_reg[2]\,
      I2 => \n_0_s_mask_reg[6]\,
      I3 => \n_0_s_mask_reg[0]\,
      O => \n_0_data_out[14]_i_7\
    );
\data_out[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_s_mask_reg[1]\,
      I1 => \n_0_s_mask_reg[0]\,
      I2 => \n_0_s_mask_reg[5]\,
      I3 => \n_0_s_mask_reg[4]\,
      O => \n_0_data_out[14]_i_8\
    );
\data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AAAA"
    )
    port map (
      I0 => \^o4\,
      I1 => I7,
      I2 => \^o3\,
      I3 => \n_0_data_out[15]_i_5\,
      I4 => \^o5\,
      O => \n_0_data_out[15]_i_1\
    );
\data_out[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010117"
    )
    port map (
      I0 => \n_0_s_mask_reg[3]\,
      I1 => \n_0_s_mask_reg[7]\,
      I2 => \n_0_s_mask_reg[6]\,
      I3 => \n_0_s_mask_reg[5]\,
      I4 => \n_0_s_mask_reg[2]\,
      I5 => \n_0_s_mask_reg[4]\,
      O => \n_0_data_out[15]_i_10\
    );
\data_out[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_s_mask_reg[7]\,
      I1 => \n_0_s_mask_reg[6]\,
      I2 => \n_0_s_mask_reg[5]\,
      I3 => \n_0_s_mask_reg[3]\,
      I4 => \n_0_s_mask_reg[2]\,
      I5 => \n_0_s_mask_reg[4]\,
      O => \n_0_data_out[15]_i_11\
    );
\data_out[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => adc_data_valid_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^o4\
    );
\data_out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \n_0_s_mask_reg[5]\,
      I1 => \n_0_s_mask_reg[4]\,
      I2 => \n_0_s_mask_reg[7]\,
      I3 => \n_0_s_mask_reg[6]\,
      I4 => \n_0_data_out[15]_i_8\,
      O => \^o3\
    );
\data_out[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => adc_data_in(32),
      I1 => \^o6\,
      I2 => \^o7\,
      I3 => \n_0_data_out[15]_i_9\,
      O => \n_0_data_out[15]_i_5\
    );
\data_out[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C02"
    )
    port map (
      I0 => \n_0_data_out[15]_i_10\,
      I1 => \n_0_s_mask_reg[1]\,
      I2 => \n_0_s_mask_reg[0]\,
      I3 => \n_0_data_out[15]_i_11\,
      O => \^o5\
    );
\data_out[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \n_0_s_mask_reg[7]\,
      I1 => \n_0_s_mask_reg[6]\,
      I2 => \n_0_s_mask_reg[3]\,
      I3 => \n_0_s_mask_reg[2]\,
      I4 => \n_0_data_out[14]_i_8\,
      O => \^o7\
    );
\data_out[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_s_mask_reg[3]\,
      I1 => \n_0_s_mask_reg[2]\,
      I2 => \n_0_s_mask_reg[1]\,
      I3 => \n_0_s_mask_reg[0]\,
      O => \n_0_data_out[15]_i_8\
    );
\data_out[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020228"
    )
    port map (
      I0 => adc_data_in(18),
      I1 => \n_0_s_mask_reg[5]\,
      I2 => \n_0_s_mask_reg[7]\,
      I3 => \n_0_s_mask_reg[1]\,
      I4 => \n_0_s_mask_reg[3]\,
      I5 => \n_0_data_out[14]_i_7\,
      O => \n_0_data_out[15]_i_9\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[1]_i_2\,
      I1 => I16,
      I2 => \^o3\,
      I3 => I17,
      I4 => \^o4\,
      I5 => \^o5\,
      O => \n_0_data_out[1]_i_1\
    );
\data_out[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => adc_data_valid_in,
      I3 => adc_data_in(0),
      O => \n_0_data_out[1]_i_2\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[4]_i_2\,
      I1 => I18,
      I2 => \^o3\,
      I3 => I19,
      I4 => \^o4\,
      I5 => \^o5\,
      O => \n_0_data_out[4]_i_1\
    );
\data_out[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => adc_data_valid_in,
      I3 => adc_data_in(1),
      O => \n_0_data_out[4]_i_2\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_data_out[5]_i_2\,
      I1 => I20,
      I2 => \^o3\,
      I3 => I21,
      I4 => \^o4\,
      I5 => \^o5\,
      O => \n_0_data_out[5]_i_1\
    );
\data_out[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => adc_data_valid_in,
      I3 => adc_data_in(2),
      O => \n_0_data_out[5]_i_2\
    );
data_out_last_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^o2\,
      O => n_0_data_out_last_i_1
    );
data_out_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => n_0_data_out_last_i_1,
      Q => data_in_last,
      R => \<const0>\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => I34(0),
      Q => O15(0),
      R => \<const0>\
    );
\data_out_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(79),
      Q => O15(86),
      R => I35
    );
\data_out_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(80),
      Q => O15(87),
      R => I35
    );
\data_out_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(81),
      Q => O15(88),
      R => I35
    );
\data_out_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(82),
      Q => O15(89),
      R => I35
    );
\data_out_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(83),
      Q => O15(90),
      R => I35
    );
\data_out_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(84),
      Q => O15(91),
      R => I35
    );
\data_out_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(85),
      Q => O15(92),
      R => I35
    );
\data_out_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(86),
      Q => O15(93),
      R => I35
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => \n_0_data_out[10]_i_1\,
      Q => O15(10),
      R => \<const0>\
    );
\data_out_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(87),
      Q => data_in(110),
      R => I35
    );
\data_out_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(88),
      Q => O15(94),
      R => I35
    );
\data_out_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(89),
      Q => O15(95),
      R => I35
    );
\data_out_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(90),
      Q => O15(96),
      R => I35
    );
\data_out_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(91),
      Q => O15(97),
      R => I35
    );
\data_out_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(92),
      Q => O15(98),
      R => I35
    );
\data_out_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(93),
      Q => O15(99),
      R => I35
    );
\data_out_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(94),
      Q => O15(100),
      R => I35
    );
\data_out_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(95),
      Q => O15(101),
      R => I35
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => I34(7),
      Q => O15(11),
      R => \<const0>\
    );
\data_out_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(96),
      Q => O15(102),
      R => I35
    );
\data_out_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(97),
      Q => O15(103),
      R => I35
    );
\data_out_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(98),
      Q => O15(104),
      R => I35
    );
\data_out_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(99),
      Q => O15(105),
      R => I35
    );
\data_out_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(100),
      Q => data_in(126),
      R => I35
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => \n_0_data_out[12]_i_1\,
      Q => O15(12),
      R => \<const0>\
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => \n_0_data_out[13]_i_1\,
      Q => O15(13),
      R => \<const0>\
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => \n_0_data_out[14]_i_1\,
      Q => O15(14),
      R => \<const0>\
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => \n_0_data_out[15]_i_1\,
      Q => O15(15),
      R => \<const0>\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(5),
      Q => O15(16),
      R => I35
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(6),
      Q => O15(17),
      R => I35
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(7),
      Q => O15(18),
      R => I35
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(8),
      Q => O15(19),
      R => I35
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => \n_0_data_out[1]_i_1\,
      Q => O15(1),
      R => \<const0>\
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(9),
      Q => O15(20),
      R => I35
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(10),
      Q => O15(21),
      R => I35
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(11),
      Q => O15(22),
      R => I35
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(12),
      Q => O15(23),
      R => I35
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(13),
      Q => O15(24),
      R => I35
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(14),
      Q => O15(25),
      R => I35
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(15),
      Q => O15(26),
      R => I35
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(16),
      Q => O15(27),
      R => I35
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(17),
      Q => O15(28),
      R => I35
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => I34(1),
      Q => O15(2),
      R => \<const0>\
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(18),
      Q => data_in(31),
      R => I35
    );
\data_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(19),
      Q => O15(29),
      R => I35
    );
\data_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(20),
      Q => O15(30),
      R => I35
    );
\data_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(21),
      Q => O15(31),
      R => I35
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(22),
      Q => O15(32),
      R => I35
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(23),
      Q => O15(33),
      R => I35
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(24),
      Q => O15(34),
      R => I35
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(25),
      Q => O15(35),
      R => I35
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(26),
      Q => O15(36),
      R => I35
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => I34(2),
      Q => O15(3),
      R => \<const0>\
    );
\data_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(27),
      Q => O15(37),
      R => I35
    );
\data_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(28),
      Q => O15(38),
      R => I35
    );
\data_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(29),
      Q => O15(39),
      R => I35
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(30),
      Q => O15(40),
      R => I35
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(31),
      Q => O15(41),
      R => I35
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(32),
      Q => data_in(47),
      R => I35
    );
\data_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(33),
      Q => O15(42),
      R => I35
    );
\data_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(34),
      Q => O15(43),
      R => I35
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => \n_0_data_out[4]_i_1\,
      Q => O15(4),
      R => \<const0>\
    );
\data_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(35),
      Q => O15(44),
      R => I35
    );
\data_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(36),
      Q => O15(45),
      R => I35
    );
\data_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(37),
      Q => O15(46),
      R => I35
    );
\data_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(38),
      Q => O15(47),
      R => I35
    );
\data_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(39),
      Q => O15(48),
      R => I35
    );
\data_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(40),
      Q => O15(49),
      R => I35
    );
\data_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(41),
      Q => O15(50),
      R => I35
    );
\data_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(42),
      Q => O15(51),
      R => I35
    );
\data_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(43),
      Q => O15(52),
      R => I35
    );
\data_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(44),
      Q => O15(53),
      R => I35
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => \n_0_data_out[5]_i_1\,
      Q => O15(5),
      R => \<const0>\
    );
\data_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(45),
      Q => O15(54),
      R => I35
    );
\data_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(46),
      Q => O15(55),
      R => I35
    );
\data_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(47),
      Q => O15(56),
      R => I35
    );
\data_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(48),
      Q => O15(57),
      R => I35
    );
\data_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(49),
      Q => O15(58),
      R => I35
    );
\data_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(50),
      Q => O15(59),
      R => I35
    );
\data_out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(51),
      Q => O15(60),
      R => I35
    );
\data_out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(52),
      Q => O15(61),
      R => I35
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => I34(3),
      Q => O15(6),
      R => \<const0>\
    );
\data_out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(53),
      Q => O15(62),
      R => I35
    );
\data_out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(54),
      Q => O15(63),
      R => I35
    );
\data_out_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(55),
      Q => O15(64),
      R => I35
    );
\data_out_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(56),
      Q => O15(65),
      R => I35
    );
\data_out_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(57),
      Q => O15(66),
      R => I35
    );
\data_out_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(58),
      Q => O15(67),
      R => I35
    );
\data_out_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(59),
      Q => O15(68),
      R => I35
    );
\data_out_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(60),
      Q => data_in(79),
      R => I35
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => I34(4),
      Q => O15(7),
      R => \<const0>\
    );
\data_out_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(61),
      Q => O15(69),
      R => I35
    );
\data_out_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(62),
      Q => O15(70),
      R => I35
    );
\data_out_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(63),
      Q => O15(71),
      R => I35
    );
\data_out_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(64),
      Q => O15(72),
      R => I35
    );
\data_out_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(65),
      Q => O15(73),
      R => I35
    );
\data_out_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(66),
      Q => O15(74),
      R => I35
    );
\data_out_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(67),
      Q => O15(75),
      R => I35
    );
\data_out_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(68),
      Q => O15(76),
      R => I35
    );
\data_out_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(69),
      Q => O15(77),
      R => I35
    );
\data_out_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(70),
      Q => O15(78),
      R => I35
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => I34(5),
      Q => O15(8),
      R => \<const0>\
    );
\data_out_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(71),
      Q => O15(79),
      R => I35
    );
\data_out_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(72),
      Q => O15(80),
      R => I35
    );
\data_out_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(73),
      Q => data_in(94),
      R => I35
    );
\data_out_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(74),
      Q => O15(81),
      R => I35
    );
\data_out_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(75),
      Q => O15(82),
      R => I35
    );
\data_out_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(76),
      Q => O15(83),
      R => I35
    );
\data_out_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(77),
      Q => O15(84),
      R => I35
    );
\data_out_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => adc_data_in(78),
      Q => O15(85),
      R => I35
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => I34(6),
      Q => O15(9),
      R => \<const0>\
    );
data_out_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => adc_data_valid_in,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => n_0_data_out_valid_i_1
    );
data_out_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => n_0_data_out_valid_i_1,
      Q => \^data_in_valid\,
      R => \<const0>\
    );
\m_axis_tdata_s[110]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^stream_mode\,
      I1 => \^data_in_valid\,
      I2 => data_in(110),
      O => O19
    );
\m_axis_tdata_s[123]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^data_in_valid\,
      I1 => \^stream_mode\,
      O => \^o10\
    );
\m_axis_tdata_s[126]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^stream_mode\,
      I1 => \^data_in_valid\,
      I2 => data_in(126),
      O => O20
    );
\m_axis_tdata_s[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^stream_mode\,
      I1 => \^data_in_valid\,
      I2 => data_in(31),
      O => O14
    );
\m_axis_tdata_s[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^stream_mode\,
      I1 => \^data_in_valid\,
      I2 => data_in(47),
      O => O16
    );
\m_axis_tdata_s[79]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^stream_mode\,
      I1 => \^data_in_valid\,
      I2 => data_in(79),
      O => O17
    );
\m_axis_tdata_s[94]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^stream_mode\,
      I1 => \^data_in_valid\,
      I2 => data_in(94),
      O => O18
    );
running_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => n_0_running_out_i_1
    );
running_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => n_0_running_out_i_1,
      Q => \^running_out\,
      R => \<const0>\
    );
\s_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I32(0),
      D => I33(0),
      Q => \n_0_s_mask_reg[0]\,
      R => \<const0>\
    );
\s_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I32(0),
      D => I33(1),
      Q => \n_0_s_mask_reg[1]\,
      R => \<const0>\
    );
\s_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I32(0),
      D => I33(2),
      Q => \n_0_s_mask_reg[2]\,
      R => \<const0>\
    );
\s_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I32(0),
      D => I33(3),
      Q => \n_0_s_mask_reg[3]\,
      R => \<const0>\
    );
\s_mask_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I32(0),
      D => I33(4),
      Q => \n_0_s_mask_reg[4]\,
      R => \<const0>\
    );
\s_mask_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I32(0),
      D => I33(5),
      Q => \n_0_s_mask_reg[5]\,
      R => \<const0>\
    );
\s_mask_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I32(0),
      D => I33(6),
      Q => \n_0_s_mask_reg[6]\,
      R => \<const0>\
    );
\s_mask_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I32(0),
      D => I33(7),
      Q => \n_0_s_mask_reg[7]\,
      R => \<const0>\
    );
\s_samples_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FE"
    )
    port map (
      I0 => samples_num(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \n_0_s_samples_counter_reg[0]\,
      O => \n_0_s_samples_counter[0]_i_1\
    );
\s_samples_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(10),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(10),
      O => \n_0_s_samples_counter[10]_i_1\
    );
\s_samples_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(11),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(11),
      O => \n_0_s_samples_counter[11]_i_1\
    );
\s_samples_counter[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(12),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(12),
      O => \n_0_s_samples_counter[12]_i_1\
    );
\s_samples_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[12]\,
      O => \n_0_s_samples_counter[12]_i_3\
    );
\s_samples_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[11]\,
      O => \n_0_s_samples_counter[12]_i_4\
    );
\s_samples_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[10]\,
      O => \n_0_s_samples_counter[12]_i_5\
    );
\s_samples_counter[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[9]\,
      O => \n_0_s_samples_counter[12]_i_6\
    );
\s_samples_counter[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(13),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(13),
      O => \n_0_s_samples_counter[13]_i_1\
    );
\s_samples_counter[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(14),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(14),
      O => \n_0_s_samples_counter[14]_i_1\
    );
\s_samples_counter[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(15),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(15),
      O => \n_0_s_samples_counter[15]_i_2\
    );
\s_samples_counter[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[15]\,
      O => \n_0_s_samples_counter[15]_i_4\
    );
\s_samples_counter[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[14]\,
      O => \n_0_s_samples_counter[15]_i_5\
    );
\s_samples_counter[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[13]\,
      O => \n_0_s_samples_counter[15]_i_6\
    );
\s_samples_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(1),
      O => \n_0_s_samples_counter[1]_i_1\
    );
\s_samples_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(2),
      O => \n_0_s_samples_counter[2]_i_1\
    );
\s_samples_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(3),
      O => \n_0_s_samples_counter[3]_i_1\
    );
\s_samples_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(4),
      O => \n_0_s_samples_counter[4]_i_1\
    );
\s_samples_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[4]\,
      O => \n_0_s_samples_counter[4]_i_3\
    );
\s_samples_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[3]\,
      O => \n_0_s_samples_counter[4]_i_4\
    );
\s_samples_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[2]\,
      O => \n_0_s_samples_counter[4]_i_5\
    );
\s_samples_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[1]\,
      O => \n_0_s_samples_counter[4]_i_6\
    );
\s_samples_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(5),
      O => \n_0_s_samples_counter[5]_i_1\
    );
\s_samples_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(6),
      O => \n_0_s_samples_counter[6]_i_1\
    );
\s_samples_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(7),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(7),
      O => \n_0_s_samples_counter[7]_i_1\
    );
\s_samples_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(8),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(8),
      O => \n_0_s_samples_counter[8]_i_1\
    );
\s_samples_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[8]\,
      O => \n_0_s_samples_counter[8]_i_3\
    );
\s_samples_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[7]\,
      O => \n_0_s_samples_counter[8]_i_4\
    );
\s_samples_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[6]\,
      O => \n_0_s_samples_counter[8]_i_5\
    );
\s_samples_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[5]\,
      O => \n_0_s_samples_counter[8]_i_6\
    );
\s_samples_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => samples_num(9),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => minusOp(9),
      O => \n_0_s_samples_counter[9]_i_1\
    );
\s_samples_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[0]_i_1\,
      Q => \n_0_s_samples_counter_reg[0]\,
      R => \<const0>\
    );
\s_samples_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[10]_i_1\,
      Q => \n_0_s_samples_counter_reg[10]\,
      R => \<const0>\
    );
\s_samples_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[11]_i_1\,
      Q => \n_0_s_samples_counter_reg[11]\,
      R => \<const0>\
    );
\s_samples_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[12]_i_1\,
      Q => \n_0_s_samples_counter_reg[12]\,
      R => \<const0>\
    );
\s_samples_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_samples_counter_reg[8]_i_2\,
      CO(3) => \n_0_s_samples_counter_reg[12]_i_2\,
      CO(2) => \n_1_s_samples_counter_reg[12]_i_2\,
      CO(1) => \n_2_s_samples_counter_reg[12]_i_2\,
      CO(0) => \n_3_s_samples_counter_reg[12]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_s_samples_counter_reg[12]\,
      DI(2) => \n_0_s_samples_counter_reg[11]\,
      DI(1) => \n_0_s_samples_counter_reg[10]\,
      DI(0) => \n_0_s_samples_counter_reg[9]\,
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \n_0_s_samples_counter[12]_i_3\,
      S(2) => \n_0_s_samples_counter[12]_i_4\,
      S(1) => \n_0_s_samples_counter[12]_i_5\,
      S(0) => \n_0_s_samples_counter[12]_i_6\
    );
\s_samples_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[13]_i_1\,
      Q => \n_0_s_samples_counter_reg[13]\,
      R => \<const0>\
    );
\s_samples_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[14]_i_1\,
      Q => \n_0_s_samples_counter_reg[14]\,
      R => \<const0>\
    );
\s_samples_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[15]_i_2\,
      Q => \n_0_s_samples_counter_reg[15]\,
      R => \<const0>\
    );
\s_samples_counter_reg[15]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_samples_counter_reg[12]_i_2\,
      CO(3 downto 2) => \NLW_s_samples_counter_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_s_samples_counter_reg[15]_i_3\,
      CO(0) => \n_3_s_samples_counter_reg[15]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_s_samples_counter_reg[14]\,
      DI(0) => \n_0_s_samples_counter_reg[13]\,
      O(3) => \NLW_s_samples_counter_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => minusOp(15 downto 13),
      S(3) => \<const0>\,
      S(2) => \n_0_s_samples_counter[15]_i_4\,
      S(1) => \n_0_s_samples_counter[15]_i_5\,
      S(0) => \n_0_s_samples_counter[15]_i_6\
    );
\s_samples_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[1]_i_1\,
      Q => \n_0_s_samples_counter_reg[1]\,
      R => \<const0>\
    );
\s_samples_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[2]_i_1\,
      Q => \n_0_s_samples_counter_reg[2]\,
      R => \<const0>\
    );
\s_samples_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[3]_i_1\,
      Q => \n_0_s_samples_counter_reg[3]\,
      R => \<const0>\
    );
\s_samples_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[4]_i_1\,
      Q => \n_0_s_samples_counter_reg[4]\,
      R => \<const0>\
    );
\s_samples_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_s_samples_counter_reg[4]_i_2\,
      CO(2) => \n_1_s_samples_counter_reg[4]_i_2\,
      CO(1) => \n_2_s_samples_counter_reg[4]_i_2\,
      CO(0) => \n_3_s_samples_counter_reg[4]_i_2\,
      CYINIT => \n_0_s_samples_counter_reg[0]\,
      DI(3) => \n_0_s_samples_counter_reg[4]\,
      DI(2) => \n_0_s_samples_counter_reg[3]\,
      DI(1) => \n_0_s_samples_counter_reg[2]\,
      DI(0) => \n_0_s_samples_counter_reg[1]\,
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \n_0_s_samples_counter[4]_i_3\,
      S(2) => \n_0_s_samples_counter[4]_i_4\,
      S(1) => \n_0_s_samples_counter[4]_i_5\,
      S(0) => \n_0_s_samples_counter[4]_i_6\
    );
\s_samples_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[5]_i_1\,
      Q => \n_0_s_samples_counter_reg[5]\,
      R => \<const0>\
    );
\s_samples_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[6]_i_1\,
      Q => \n_0_s_samples_counter_reg[6]\,
      R => \<const0>\
    );
\s_samples_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[7]_i_1\,
      Q => \n_0_s_samples_counter_reg[7]\,
      R => \<const0>\
    );
\s_samples_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[8]_i_1\,
      Q => \n_0_s_samples_counter_reg[8]\,
      R => \<const0>\
    );
\s_samples_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_s_samples_counter_reg[4]_i_2\,
      CO(3) => \n_0_s_samples_counter_reg[8]_i_2\,
      CO(2) => \n_1_s_samples_counter_reg[8]_i_2\,
      CO(1) => \n_2_s_samples_counter_reg[8]_i_2\,
      CO(0) => \n_3_s_samples_counter_reg[8]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_s_samples_counter_reg[8]\,
      DI(2) => \n_0_s_samples_counter_reg[7]\,
      DI(1) => \n_0_s_samples_counter_reg[6]\,
      DI(0) => \n_0_s_samples_counter_reg[5]\,
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \n_0_s_samples_counter[8]_i_3\,
      S(2) => \n_0_s_samples_counter[8]_i_4\,
      S(1) => \n_0_s_samples_counter[8]_i_5\,
      S(0) => \n_0_s_samples_counter[8]_i_6\
    );
\s_samples_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => E(0),
      D => \n_0_s_samples_counter[9]_i_1\,
      Q => \n_0_s_samples_counter_reg[9]\,
      R => \<const0>\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1013101010101010"
    )
    port map (
      I0 => \^o2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => O11(1),
      I4 => start_in,
      I5 => O11(0),
      O => \n_0_state[1]_i_2\
    );
\state[1]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_state[1]_i_4\,
      I1 => \n_0_state[1]_i_5\,
      I2 => \n_0_state[1]_i_6\,
      O => \^o2\
    );
\state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[9]\,
      I1 => \n_0_s_samples_counter_reg[10]\,
      I2 => \n_0_s_samples_counter_reg[13]\,
      I3 => \n_0_s_samples_counter_reg[14]\,
      I4 => \n_0_s_samples_counter_reg[15]\,
      O => \n_0_state[1]_i_4\
    );
\state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[2]\,
      I1 => \n_0_s_samples_counter_reg[1]\,
      I2 => \n_0_s_samples_counter_reg[0]\,
      I3 => adc_data_valid_in,
      I4 => \n_0_s_samples_counter_reg[3]\,
      I5 => \n_0_s_samples_counter_reg[4]\,
      O => \n_0_state[1]_i_5\
    );
\state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_s_samples_counter_reg[12]\,
      I1 => \n_0_s_samples_counter_reg[11]\,
      I2 => \n_0_s_samples_counter_reg[7]\,
      I3 => \n_0_s_samples_counter_reg[8]\,
      I4 => \n_0_s_samples_counter_reg[5]\,
      I5 => \n_0_s_samples_counter_reg[6]\,
      O => \n_0_state[1]_i_6\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => D(0),
      Q => \^q\(0),
      R => \<const0>\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => \n_0_state[1]_i_2\,
      Q => \^q\(1),
      R => \<const0>\
    );
stream_mode_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => n_0_stream_mode_out_i_1
    );
stream_mode_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => I2,
      CE => I1,
      D => n_0_stream_mode_out_i_1,
      Q => \^stream_mode\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_pulser_receiver_v4 is
  port (
    intr_out : out STD_LOGIC;
    pulser_clk : in STD_LOGIC;
    pulse_out_en : out STD_LOGIC;
    adc_clk_in_p : in STD_LOGIC;
    adc_clk_in_n : in STD_LOGIC;
    frame_in_p : in STD_LOGIC;
    frame_in_n : in STD_LOGIC;
    adc_clk_out : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    M_AXIS_TVALID : out STD_LOGIC;
    M_AXIS_TLAST : out STD_LOGIC;
    M_AXIS_TREADY : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    M_AXI_ARESETN : in STD_LOGIC;
    M_AXI_AWLOCK : out STD_LOGIC;
    M_AXI_AWVALID : out STD_LOGIC;
    M_AXI_AWREADY : in STD_LOGIC;
    M_AXI_WLAST : out STD_LOGIC;
    M_AXI_WVALID : out STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    M_AXI_BVALID : in STD_LOGIC;
    M_AXI_BREADY : out STD_LOGIC;
    M_AXI_ARLOCK : out STD_LOGIC;
    M_AXI_ARVALID : out STD_LOGIC;
    M_AXI_ARREADY : in STD_LOGIC;
    M_AXI_RLAST : in STD_LOGIC;
    M_AXI_RVALID : in STD_LOGIC;
    M_AXI_RREADY : out STD_LOGIC;
    pulse_out_p : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pulse_out_clamp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pulse_out_n : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din_p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_n : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of axi_pulser_receiver_v4 : entity is true;
  attribute CHANNELS : integer;
  attribute CHANNELS of axi_pulser_receiver_v4 : entity is 8;
  attribute PATTERN_BITS : integer;
  attribute PATTERN_BITS of axi_pulser_receiver_v4 : entity is 32;
  attribute OFFSET_BITS : integer;
  attribute OFFSET_BITS of axi_pulser_receiver_v4 : entity is 8;
  attribute DATA_NUM_BITS : integer;
  attribute DATA_NUM_BITS of axi_pulser_receiver_v4 : entity is 16;
  attribute FREQ_DIV_BITS : integer;
  attribute FREQ_DIV_BITS of axi_pulser_receiver_v4 : entity is 3;
  attribute maxis_raddr_width : integer;
  attribute maxis_raddr_width of axi_pulser_receiver_v4 : entity is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of axi_pulser_receiver_v4 : entity is 32;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of axi_pulser_receiver_v4 : entity is 6;
  attribute C_M_AXI_ID_WIDTH : integer;
  attribute C_M_AXI_ID_WIDTH of axi_pulser_receiver_v4 : entity is 1;
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of axi_pulser_receiver_v4 : entity is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of axi_pulser_receiver_v4 : entity is 32;
  attribute C_M_AXI_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AWUSER_WIDTH of axi_pulser_receiver_v4 : entity is 1;
  attribute C_M_AXI_ARUSER_WIDTH : integer;
  attribute C_M_AXI_ARUSER_WIDTH of axi_pulser_receiver_v4 : entity is 1;
  attribute C_M_AXI_WUSER_WIDTH : integer;
  attribute C_M_AXI_WUSER_WIDTH of axi_pulser_receiver_v4 : entity is 1;
  attribute C_M_AXI_RUSER_WIDTH : integer;
  attribute C_M_AXI_RUSER_WIDTH of axi_pulser_receiver_v4 : entity is 1;
  attribute C_M_AXI_BUSER_WIDTH : integer;
  attribute C_M_AXI_BUSER_WIDTH of axi_pulser_receiver_v4 : entity is 1;
end axi_pulser_receiver_v4;

architecture STRUCTURE of axi_pulser_receiver_v4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CLK : STD_LOGIC;
  signal M_AXIS_ACLK_IBUF : STD_LOGIC;
  signal M_AXIS_ACLK_IBUF_BUFG : STD_LOGIC;
  signal M_AXIS_ARESETN_IBUF : STD_LOGIC;
  signal M_AXI_ACLK_IBUF : STD_LOGIC;
  signal M_AXI_ACLK_IBUF_BUFG : STD_LOGIC;
  signal M_AXI_ARESETN_IBUF : STD_LOGIC;
  signal M_AXI_ARREADY_IBUF : STD_LOGIC;
  signal \M_AXI_RDATA_IBUF[0]\ : STD_LOGIC;
  signal \M_AXI_RDATA_IBUF[1]\ : STD_LOGIC;
  signal \M_AXI_RDATA_IBUF[2]\ : STD_LOGIC;
  signal \M_AXI_RDATA_IBUF[3]\ : STD_LOGIC;
  signal \M_AXI_RDATA_IBUF[4]\ : STD_LOGIC;
  signal \M_AXI_RDATA_IBUF[5]\ : STD_LOGIC;
  signal \M_AXI_RDATA_IBUF[6]\ : STD_LOGIC;
  signal \M_AXI_RDATA_IBUF[7]\ : STD_LOGIC;
  signal M_AXI_RLAST_IBUF : STD_LOGIC;
  signal M_AXI_RVALID_IBUF : STD_LOGIC;
  signal S_AXI_ACLK_IBUF : STD_LOGIC;
  signal S_AXI_ACLK_IBUF_BUFG : STD_LOGIC;
  signal \S_AXI_ARADDR_IBUF[2]\ : STD_LOGIC;
  signal \S_AXI_ARADDR_IBUF[3]\ : STD_LOGIC;
  signal \S_AXI_ARADDR_IBUF[4]\ : STD_LOGIC;
  signal \S_AXI_ARADDR_IBUF[5]\ : STD_LOGIC;
  signal S_AXI_ARESETN_IBUF : STD_LOGIC;
  signal S_AXI_ARVALID_IBUF : STD_LOGIC;
  signal \S_AXI_AWADDR_IBUF[2]\ : STD_LOGIC;
  signal \S_AXI_AWADDR_IBUF[3]\ : STD_LOGIC;
  signal \S_AXI_AWADDR_IBUF[4]\ : STD_LOGIC;
  signal \S_AXI_AWADDR_IBUF[5]\ : STD_LOGIC;
  signal S_AXI_AWVALID_IBUF : STD_LOGIC;
  signal S_AXI_BREADY_IBUF : STD_LOGIC;
  signal S_AXI_RREADY_IBUF : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[0]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[10]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[11]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[12]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[13]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[14]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[15]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[16]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[17]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[18]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[19]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[1]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[20]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[21]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[22]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[23]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[24]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[25]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[26]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[27]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[28]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[29]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[2]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[30]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[31]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[3]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[4]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[5]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[6]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[7]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[8]\ : STD_LOGIC;
  signal \S_AXI_WDATA_IBUF[9]\ : STD_LOGIC;
  signal \S_AXI_WSTRB_IBUF[0]\ : STD_LOGIC;
  signal \S_AXI_WSTRB_IBUF[1]\ : STD_LOGIC;
  signal \S_AXI_WSTRB_IBUF[2]\ : STD_LOGIC;
  signal \S_AXI_WSTRB_IBUF[3]\ : STD_LOGIC;
  signal S_AXI_WVALID_IBUF : STD_LOGIC;
  signal adc_data_in : STD_LOGIC_VECTOR ( 126 downto 1 );
  signal adc_data_valid_in : STD_LOGIC;
  signal adc_sel : STD_LOGIC;
  signal clamp_pattern_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data_in : STD_LOGIC_VECTOR ( 123 downto 0 );
  signal data_in_valid : STD_LOGIC;
  signal data_out_valid : STD_LOGIC;
  signal freq_divider : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mask_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mask_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mode_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_gen_pulsers[1].i_puls_1ch\ : STD_LOGIC;
  signal n_0_i_MAXI_read_data : STD_LOGIC;
  signal n_0_i_control_unit : STD_LOGIC;
  signal n_0_i_dataToAxis : STD_LOGIC;
  signal n_100_i_MAXI_read_data : STD_LOGIC;
  signal n_100_i_dataToAxis : STD_LOGIC;
  signal n_101_i_MAXI_read_data : STD_LOGIC;
  signal n_101_i_dataToAxis : STD_LOGIC;
  signal n_102_i_MAXI_read_data : STD_LOGIC;
  signal n_102_i_dataToAxis : STD_LOGIC;
  signal n_103_i_MAXI_read_data : STD_LOGIC;
  signal n_103_i_dataToAxis : STD_LOGIC;
  signal n_104_i_MAXI_read_data : STD_LOGIC;
  signal n_104_i_dataToAxis : STD_LOGIC;
  signal n_105_i_MAXI_read_data : STD_LOGIC;
  signal n_105_i_dataToAxis : STD_LOGIC;
  signal n_106_i_MAXI_read_data : STD_LOGIC;
  signal n_106_i_dataToAxis : STD_LOGIC;
  signal n_107_i_dataToAxis : STD_LOGIC;
  signal n_108_i_dataToAxis : STD_LOGIC;
  signal n_109_i_dataToAxis : STD_LOGIC;
  signal n_10_i_dataToAxis : STD_LOGIC;
  signal n_10_i_receiver : STD_LOGIC;
  signal n_10_i_stream_proc : STD_LOGIC;
  signal n_110_i_dataToAxis : STD_LOGIC;
  signal n_111_i_dataToAxis : STD_LOGIC;
  signal n_112_i_dataToAxis : STD_LOGIC;
  signal n_113_i_dataToAxis : STD_LOGIC;
  signal n_114_i_dataToAxis : STD_LOGIC;
  signal n_115_i_control_unit : STD_LOGIC;
  signal n_115_i_dataToAxis : STD_LOGIC;
  signal n_115_i_receiver : STD_LOGIC;
  signal n_116_i_control_unit : STD_LOGIC;
  signal n_116_i_dataToAxis : STD_LOGIC;
  signal n_116_i_receiver : STD_LOGIC;
  signal n_117_i_control_unit : STD_LOGIC;
  signal n_117_i_dataToAxis : STD_LOGIC;
  signal n_117_i_receiver : STD_LOGIC;
  signal n_118_i_control_unit : STD_LOGIC;
  signal n_118_i_dataToAxis : STD_LOGIC;
  signal n_118_i_receiver : STD_LOGIC;
  signal n_119_i_control_unit : STD_LOGIC;
  signal n_119_i_dataToAxis : STD_LOGIC;
  signal n_119_i_receiver : STD_LOGIC;
  signal n_11_i_dataToAxis : STD_LOGIC;
  signal n_11_i_receiver : STD_LOGIC;
  signal n_11_i_stream_proc : STD_LOGIC;
  signal n_120_i_control_unit : STD_LOGIC;
  signal n_120_i_dataToAxis : STD_LOGIC;
  signal n_120_i_receiver : STD_LOGIC;
  signal n_121_i_control_unit : STD_LOGIC;
  signal n_121_i_dataToAxis : STD_LOGIC;
  signal n_121_i_receiver : STD_LOGIC;
  signal n_122_i_control_unit : STD_LOGIC;
  signal n_122_i_dataToAxis : STD_LOGIC;
  signal n_122_i_receiver : STD_LOGIC;
  signal n_123_i_control_unit : STD_LOGIC;
  signal n_123_i_dataToAxis : STD_LOGIC;
  signal n_123_i_receiver : STD_LOGIC;
  signal n_124_i_control_unit : STD_LOGIC;
  signal n_124_i_dataToAxis : STD_LOGIC;
  signal n_124_i_receiver : STD_LOGIC;
  signal n_124_i_stream_proc : STD_LOGIC;
  signal n_125_i_control_unit : STD_LOGIC;
  signal n_125_i_dataToAxis : STD_LOGIC;
  signal n_125_i_receiver : STD_LOGIC;
  signal n_125_i_stream_proc : STD_LOGIC;
  signal n_126_i_control_unit : STD_LOGIC;
  signal n_126_i_dataToAxis : STD_LOGIC;
  signal n_126_i_receiver : STD_LOGIC;
  signal n_126_i_stream_proc : STD_LOGIC;
  signal n_127_i_control_unit : STD_LOGIC;
  signal n_127_i_dataToAxis : STD_LOGIC;
  signal n_127_i_receiver : STD_LOGIC;
  signal n_127_i_stream_proc : STD_LOGIC;
  signal n_128_i_control_unit : STD_LOGIC;
  signal n_128_i_dataToAxis : STD_LOGIC;
  signal n_128_i_stream_proc : STD_LOGIC;
  signal n_129_i_control_unit : STD_LOGIC;
  signal n_129_i_dataToAxis : STD_LOGIC;
  signal n_129_i_stream_proc : STD_LOGIC;
  signal n_12_i_control_unit : STD_LOGIC;
  signal n_12_i_dataToAxis : STD_LOGIC;
  signal n_12_i_receiver : STD_LOGIC;
  signal n_12_i_stream_proc : STD_LOGIC;
  signal n_130_i_control_unit : STD_LOGIC;
  signal n_130_i_dataToAxis : STD_LOGIC;
  signal n_130_i_stream_proc : STD_LOGIC;
  signal n_131_i_control_unit : STD_LOGIC;
  signal n_131_i_dataToAxis : STD_LOGIC;
  signal n_131_i_stream_proc : STD_LOGIC;
  signal n_132_i_control_unit : STD_LOGIC;
  signal n_132_i_dataToAxis : STD_LOGIC;
  signal n_132_i_stream_proc : STD_LOGIC;
  signal n_133_i_control_unit : STD_LOGIC;
  signal n_133_i_dataToAxis : STD_LOGIC;
  signal n_133_i_stream_proc : STD_LOGIC;
  signal n_134_i_control_unit : STD_LOGIC;
  signal n_134_i_dataToAxis : STD_LOGIC;
  signal n_134_i_stream_proc : STD_LOGIC;
  signal n_135_i_control_unit : STD_LOGIC;
  signal n_135_i_dataToAxis : STD_LOGIC;
  signal n_135_i_stream_proc : STD_LOGIC;
  signal n_136_i_control_unit : STD_LOGIC;
  signal n_136_i_dataToAxis : STD_LOGIC;
  signal n_136_i_stream_proc : STD_LOGIC;
  signal n_137_i_control_unit : STD_LOGIC;
  signal n_137_i_dataToAxis : STD_LOGIC;
  signal n_137_i_stream_proc : STD_LOGIC;
  signal n_138_i_control_unit : STD_LOGIC;
  signal n_138_i_dataToAxis : STD_LOGIC;
  signal n_138_i_stream_proc : STD_LOGIC;
  signal n_139_i_control_unit : STD_LOGIC;
  signal n_139_i_dataToAxis : STD_LOGIC;
  signal n_139_i_stream_proc : STD_LOGIC;
  signal n_13_i_control_unit : STD_LOGIC;
  signal n_13_i_dataToAxis : STD_LOGIC;
  signal n_13_i_receiver : STD_LOGIC;
  signal n_13_i_stream_proc : STD_LOGIC;
  signal n_140_i_control_unit : STD_LOGIC;
  signal n_140_i_dataToAxis : STD_LOGIC;
  signal n_140_i_stream_proc : STD_LOGIC;
  signal n_141_i_control_unit : STD_LOGIC;
  signal n_141_i_dataToAxis : STD_LOGIC;
  signal n_141_i_stream_proc : STD_LOGIC;
  signal n_142_i_control_unit : STD_LOGIC;
  signal n_142_i_dataToAxis : STD_LOGIC;
  signal n_143_i_control_unit : STD_LOGIC;
  signal n_143_i_dataToAxis : STD_LOGIC;
  signal n_144_i_control_unit : STD_LOGIC;
  signal n_144_i_dataToAxis : STD_LOGIC;
  signal n_145_i_control_unit : STD_LOGIC;
  signal n_145_i_dataToAxis : STD_LOGIC;
  signal n_146_i_control_unit : STD_LOGIC;
  signal n_146_i_dataToAxis : STD_LOGIC;
  signal n_147_i_control_unit : STD_LOGIC;
  signal n_147_i_dataToAxis : STD_LOGIC;
  signal n_148_i_control_unit : STD_LOGIC;
  signal n_148_i_dataToAxis : STD_LOGIC;
  signal n_149_i_control_unit : STD_LOGIC;
  signal n_149_i_dataToAxis : STD_LOGIC;
  signal n_14_i_control_unit : STD_LOGIC;
  signal n_14_i_dataToAxis : STD_LOGIC;
  signal n_14_i_stream_proc : STD_LOGIC;
  signal n_150_i_control_unit : STD_LOGIC;
  signal n_150_i_dataToAxis : STD_LOGIC;
  signal n_151_i_control_unit : STD_LOGIC;
  signal n_151_i_dataToAxis : STD_LOGIC;
  signal n_152_i_control_unit : STD_LOGIC;
  signal n_153_i_control_unit : STD_LOGIC;
  signal n_154_i_control_unit : STD_LOGIC;
  signal n_155_i_control_unit : STD_LOGIC;
  signal n_156_i_control_unit : STD_LOGIC;
  signal n_157_i_control_unit : STD_LOGIC;
  signal n_158_i_control_unit : STD_LOGIC;
  signal n_159_i_control_unit : STD_LOGIC;
  signal n_15_i_control_unit : STD_LOGIC;
  signal n_15_i_dataToAxis : STD_LOGIC;
  signal n_15_i_stream_proc : STD_LOGIC;
  signal n_160_i_control_unit : STD_LOGIC;
  signal n_161_i_control_unit : STD_LOGIC;
  signal n_162_i_control_unit : STD_LOGIC;
  signal n_163_i_control_unit : STD_LOGIC;
  signal n_164_i_control_unit : STD_LOGIC;
  signal n_165_i_control_unit : STD_LOGIC;
  signal n_166_i_control_unit : STD_LOGIC;
  signal n_167_i_control_unit : STD_LOGIC;
  signal n_168_i_control_unit : STD_LOGIC;
  signal n_16_i_control_unit : STD_LOGIC;
  signal n_16_i_dataToAxis : STD_LOGIC;
  signal n_16_i_stream_proc : STD_LOGIC;
  signal n_17_i_dataToAxis : STD_LOGIC;
  signal n_17_i_stream_proc : STD_LOGIC;
  signal n_18_i_dataToAxis : STD_LOGIC;
  signal n_19_i_control_unit : STD_LOGIC;
  signal n_19_i_dataToAxis : STD_LOGIC;
  signal n_1_i_MAXI_read_data : STD_LOGIC;
  signal n_1_i_control_unit : STD_LOGIC;
  signal n_1_i_dataToAxis : STD_LOGIC;
  signal n_1_i_receiver : STD_LOGIC;
  signal n_201_i_control_unit : STD_LOGIC;
  signal n_202_i_control_unit : STD_LOGIC;
  signal n_203_i_control_unit : STD_LOGIC;
  signal n_204_i_control_unit : STD_LOGIC;
  signal n_205_i_control_unit : STD_LOGIC;
  signal n_206_i_control_unit : STD_LOGIC;
  signal n_207_i_control_unit : STD_LOGIC;
  signal n_208_i_control_unit : STD_LOGIC;
  signal n_20_i_dataToAxis : STD_LOGIC;
  signal n_212_i_control_unit : STD_LOGIC;
  signal n_213_i_control_unit : STD_LOGIC;
  signal n_214_i_control_unit : STD_LOGIC;
  signal n_215_i_control_unit : STD_LOGIC;
  signal n_216_i_control_unit : STD_LOGIC;
  signal n_217_i_control_unit : STD_LOGIC;
  signal n_218_i_control_unit : STD_LOGIC;
  signal n_219_i_control_unit : STD_LOGIC;
  signal n_21_i_dataToAxis : STD_LOGIC;
  signal n_220_i_control_unit : STD_LOGIC;
  signal n_221_i_control_unit : STD_LOGIC;
  signal n_222_i_control_unit : STD_LOGIC;
  signal n_223_i_control_unit : STD_LOGIC;
  signal n_224_i_control_unit : STD_LOGIC;
  signal n_225_i_control_unit : STD_LOGIC;
  signal n_226_i_control_unit : STD_LOGIC;
  signal n_227_i_control_unit : STD_LOGIC;
  signal n_228_i_control_unit : STD_LOGIC;
  signal n_229_i_control_unit : STD_LOGIC;
  signal n_22_i_dataToAxis : STD_LOGIC;
  signal n_230_i_control_unit : STD_LOGIC;
  signal n_231_i_control_unit : STD_LOGIC;
  signal n_232_i_control_unit : STD_LOGIC;
  signal n_233_i_control_unit : STD_LOGIC;
  signal n_234_i_control_unit : STD_LOGIC;
  signal n_235_i_control_unit : STD_LOGIC;
  signal n_236_i_control_unit : STD_LOGIC;
  signal n_237_i_control_unit : STD_LOGIC;
  signal n_238_i_control_unit : STD_LOGIC;
  signal n_239_i_control_unit : STD_LOGIC;
  signal n_23_i_dataToAxis : STD_LOGIC;
  signal n_240_i_control_unit : STD_LOGIC;
  signal n_241_i_control_unit : STD_LOGIC;
  signal n_242_i_control_unit : STD_LOGIC;
  signal n_243_i_control_unit : STD_LOGIC;
  signal n_244_i_control_unit : STD_LOGIC;
  signal n_245_i_control_unit : STD_LOGIC;
  signal n_246_i_control_unit : STD_LOGIC;
  signal n_247_i_control_unit : STD_LOGIC;
  signal n_248_i_control_unit : STD_LOGIC;
  signal n_249_i_control_unit : STD_LOGIC;
  signal n_24_i_dataToAxis : STD_LOGIC;
  signal n_250_i_control_unit : STD_LOGIC;
  signal n_251_i_control_unit : STD_LOGIC;
  signal n_252_i_control_unit : STD_LOGIC;
  signal n_253_i_control_unit : STD_LOGIC;
  signal n_254_i_control_unit : STD_LOGIC;
  signal n_255_i_control_unit : STD_LOGIC;
  signal n_256_i_control_unit : STD_LOGIC;
  signal n_257_i_control_unit : STD_LOGIC;
  signal n_258_i_control_unit : STD_LOGIC;
  signal n_259_i_control_unit : STD_LOGIC;
  signal n_25_i_dataToAxis : STD_LOGIC;
  signal n_260_i_control_unit : STD_LOGIC;
  signal n_261_i_control_unit : STD_LOGIC;
  signal n_262_i_control_unit : STD_LOGIC;
  signal n_263_i_control_unit : STD_LOGIC;
  signal n_264_i_control_unit : STD_LOGIC;
  signal n_265_i_control_unit : STD_LOGIC;
  signal n_266_i_control_unit : STD_LOGIC;
  signal n_267_i_control_unit : STD_LOGIC;
  signal n_268_i_control_unit : STD_LOGIC;
  signal n_269_i_control_unit : STD_LOGIC;
  signal n_26_i_dataToAxis : STD_LOGIC;
  signal n_270_i_control_unit : STD_LOGIC;
  signal n_271_i_control_unit : STD_LOGIC;
  signal n_272_i_control_unit : STD_LOGIC;
  signal n_273_i_control_unit : STD_LOGIC;
  signal n_274_i_control_unit : STD_LOGIC;
  signal n_275_i_control_unit : STD_LOGIC;
  signal n_27_i_dataToAxis : STD_LOGIC;
  signal n_28_i_dataToAxis : STD_LOGIC;
  signal n_29_i_dataToAxis : STD_LOGIC;
  signal \n_2_gen_pulsers[0].i_puls_1ch\ : STD_LOGIC;
  signal \n_2_gen_pulsers[1].i_puls_1ch\ : STD_LOGIC;
  signal \n_2_gen_pulsers[2].i_puls_1ch\ : STD_LOGIC;
  signal \n_2_gen_pulsers[3].i_puls_1ch\ : STD_LOGIC;
  signal \n_2_gen_pulsers[4].i_puls_1ch\ : STD_LOGIC;
  signal \n_2_gen_pulsers[5].i_puls_1ch\ : STD_LOGIC;
  signal \n_2_gen_pulsers[6].i_puls_1ch\ : STD_LOGIC;
  signal \n_2_gen_pulsers[7].i_puls_1ch\ : STD_LOGIC;
  signal n_2_i_dataToAxis : STD_LOGIC;
  signal n_2_i_receiver : STD_LOGIC;
  signal n_30_i_dataToAxis : STD_LOGIC;
  signal n_31_i_dataToAxis : STD_LOGIC;
  signal n_32_i_dataToAxis : STD_LOGIC;
  signal n_33_i_dataToAxis : STD_LOGIC;
  signal n_34_i_dataToAxis : STD_LOGIC;
  signal n_35_i_dataToAxis : STD_LOGIC;
  signal n_36_i_dataToAxis : STD_LOGIC;
  signal n_37_i_dataToAxis : STD_LOGIC;
  signal n_38_i_dataToAxis : STD_LOGIC;
  signal n_39_i_dataToAxis : STD_LOGIC;
  signal \n_3_gen_pulsers[0].i_puls_1ch\ : STD_LOGIC;
  signal \n_3_gen_pulsers[1].i_puls_1ch\ : STD_LOGIC;
  signal \n_3_gen_pulsers[2].i_puls_1ch\ : STD_LOGIC;
  signal \n_3_gen_pulsers[3].i_puls_1ch\ : STD_LOGIC;
  signal \n_3_gen_pulsers[4].i_puls_1ch\ : STD_LOGIC;
  signal \n_3_gen_pulsers[5].i_puls_1ch\ : STD_LOGIC;
  signal \n_3_gen_pulsers[6].i_puls_1ch\ : STD_LOGIC;
  signal \n_3_gen_pulsers[7].i_puls_1ch\ : STD_LOGIC;
  signal n_3_i_dataToAxis : STD_LOGIC;
  signal n_3_i_stream_proc : STD_LOGIC;
  signal n_40_i_dataToAxis : STD_LOGIC;
  signal n_41_i_dataToAxis : STD_LOGIC;
  signal n_42_i_dataToAxis : STD_LOGIC;
  signal n_43_i_dataToAxis : STD_LOGIC;
  signal n_44_i_dataToAxis : STD_LOGIC;
  signal n_45_i_dataToAxis : STD_LOGIC;
  signal n_46_i_dataToAxis : STD_LOGIC;
  signal n_47_i_dataToAxis : STD_LOGIC;
  signal n_48_i_dataToAxis : STD_LOGIC;
  signal n_49_i_dataToAxis : STD_LOGIC;
  signal \n_4_gen_pulsers[0].i_puls_1ch\ : STD_LOGIC;
  signal \n_4_gen_pulsers[1].i_puls_1ch\ : STD_LOGIC;
  signal \n_4_gen_pulsers[2].i_puls_1ch\ : STD_LOGIC;
  signal \n_4_gen_pulsers[3].i_puls_1ch\ : STD_LOGIC;
  signal \n_4_gen_pulsers[4].i_puls_1ch\ : STD_LOGIC;
  signal \n_4_gen_pulsers[5].i_puls_1ch\ : STD_LOGIC;
  signal \n_4_gen_pulsers[6].i_puls_1ch\ : STD_LOGIC;
  signal \n_4_gen_pulsers[7].i_puls_1ch\ : STD_LOGIC;
  signal n_4_i_control_unit : STD_LOGIC;
  signal n_4_i_dataToAxis : STD_LOGIC;
  signal n_50_i_dataToAxis : STD_LOGIC;
  signal n_51_i_control_unit : STD_LOGIC;
  signal n_51_i_dataToAxis : STD_LOGIC;
  signal n_52_i_dataToAxis : STD_LOGIC;
  signal n_53_i_dataToAxis : STD_LOGIC;
  signal n_54_i_dataToAxis : STD_LOGIC;
  signal n_55_i_dataToAxis : STD_LOGIC;
  signal n_56_i_dataToAxis : STD_LOGIC;
  signal n_57_i_dataToAxis : STD_LOGIC;
  signal n_58_i_dataToAxis : STD_LOGIC;
  signal n_59_i_dataToAxis : STD_LOGIC;
  signal \n_5_gen_pulsers[0].i_puls_1ch\ : STD_LOGIC;
  signal \n_5_gen_pulsers[6].i_puls_1ch\ : STD_LOGIC;
  signal n_5_i_control_unit : STD_LOGIC;
  signal n_5_i_dataToAxis : STD_LOGIC;
  signal n_60_i_dataToAxis : STD_LOGIC;
  signal n_61_i_dataToAxis : STD_LOGIC;
  signal n_62_i_dataToAxis : STD_LOGIC;
  signal n_63_i_dataToAxis : STD_LOGIC;
  signal n_64_i_dataToAxis : STD_LOGIC;
  signal n_65_i_dataToAxis : STD_LOGIC;
  signal n_66_i_dataToAxis : STD_LOGIC;
  signal n_67_i_dataToAxis : STD_LOGIC;
  signal n_68_i_dataToAxis : STD_LOGIC;
  signal n_69_i_dataToAxis : STD_LOGIC;
  signal n_6_i_control_unit : STD_LOGIC;
  signal n_6_i_dataToAxis : STD_LOGIC;
  signal n_6_i_receiver : STD_LOGIC;
  signal n_6_i_stream_proc : STD_LOGIC;
  signal n_70_i_dataToAxis : STD_LOGIC;
  signal n_71_i_dataToAxis : STD_LOGIC;
  signal n_72_i_dataToAxis : STD_LOGIC;
  signal n_73_i_dataToAxis : STD_LOGIC;
  signal n_74_i_MAXI_read_data : STD_LOGIC;
  signal n_74_i_dataToAxis : STD_LOGIC;
  signal n_75_i_MAXI_read_data : STD_LOGIC;
  signal n_75_i_dataToAxis : STD_LOGIC;
  signal n_76_i_MAXI_read_data : STD_LOGIC;
  signal n_76_i_dataToAxis : STD_LOGIC;
  signal n_77_i_MAXI_read_data : STD_LOGIC;
  signal n_77_i_dataToAxis : STD_LOGIC;
  signal n_78_i_MAXI_read_data : STD_LOGIC;
  signal n_78_i_dataToAxis : STD_LOGIC;
  signal n_79_i_MAXI_read_data : STD_LOGIC;
  signal n_79_i_dataToAxis : STD_LOGIC;
  signal n_7_i_control_unit : STD_LOGIC;
  signal n_7_i_dataToAxis : STD_LOGIC;
  signal n_7_i_receiver : STD_LOGIC;
  signal n_7_i_stream_proc : STD_LOGIC;
  signal n_80_i_MAXI_read_data : STD_LOGIC;
  signal n_80_i_dataToAxis : STD_LOGIC;
  signal n_81_i_MAXI_read_data : STD_LOGIC;
  signal n_81_i_dataToAxis : STD_LOGIC;
  signal n_82_i_MAXI_read_data : STD_LOGIC;
  signal n_82_i_dataToAxis : STD_LOGIC;
  signal n_83_i_MAXI_read_data : STD_LOGIC;
  signal n_83_i_control_unit : STD_LOGIC;
  signal n_83_i_dataToAxis : STD_LOGIC;
  signal n_84_i_MAXI_read_data : STD_LOGIC;
  signal n_84_i_dataToAxis : STD_LOGIC;
  signal n_85_i_MAXI_read_data : STD_LOGIC;
  signal n_85_i_dataToAxis : STD_LOGIC;
  signal n_86_i_MAXI_read_data : STD_LOGIC;
  signal n_86_i_dataToAxis : STD_LOGIC;
  signal n_87_i_MAXI_read_data : STD_LOGIC;
  signal n_87_i_dataToAxis : STD_LOGIC;
  signal n_88_i_MAXI_read_data : STD_LOGIC;
  signal n_88_i_dataToAxis : STD_LOGIC;
  signal n_89_i_MAXI_read_data : STD_LOGIC;
  signal n_89_i_dataToAxis : STD_LOGIC;
  signal n_8_i_dataToAxis : STD_LOGIC;
  signal n_8_i_receiver : STD_LOGIC;
  signal n_8_i_stream_proc : STD_LOGIC;
  signal n_90_i_MAXI_read_data : STD_LOGIC;
  signal n_90_i_dataToAxis : STD_LOGIC;
  signal n_91_i_MAXI_read_data : STD_LOGIC;
  signal n_91_i_dataToAxis : STD_LOGIC;
  signal n_92_i_MAXI_read_data : STD_LOGIC;
  signal n_92_i_dataToAxis : STD_LOGIC;
  signal n_93_i_MAXI_read_data : STD_LOGIC;
  signal n_93_i_dataToAxis : STD_LOGIC;
  signal n_94_i_MAXI_read_data : STD_LOGIC;
  signal n_94_i_dataToAxis : STD_LOGIC;
  signal n_95_i_MAXI_read_data : STD_LOGIC;
  signal n_95_i_dataToAxis : STD_LOGIC;
  signal n_96_i_MAXI_read_data : STD_LOGIC;
  signal n_96_i_dataToAxis : STD_LOGIC;
  signal n_97_i_MAXI_read_data : STD_LOGIC;
  signal n_97_i_dataToAxis : STD_LOGIC;
  signal n_98_i_MAXI_read_data : STD_LOGIC;
  signal n_98_i_dataToAxis : STD_LOGIC;
  signal n_99_i_MAXI_read_data : STD_LOGIC;
  signal n_99_i_dataToAxis : STD_LOGIC;
  signal n_9_i_control_unit : STD_LOGIC;
  signal n_9_i_dataToAxis : STD_LOGIC;
  signal n_9_i_receiver : STD_LOGIC;
  signal n_9_i_stream_proc : STD_LOGIC;
  signal n_pattern_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal offsets_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_pattern_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal prefix_en_in : STD_LOGIC;
  signal pulse_out_en0_in : STD_LOGIC;
  signal pulse_out_en1_in : STD_LOGIC;
  signal pulse_out_en2_in : STD_LOGIC;
  signal pulse_out_en3_in : STD_LOGIC;
  signal pulse_out_en4_in : STD_LOGIC;
  signal pulse_out_en5_in : STD_LOGIC;
  signal pulse_out_en6_in : STD_LOGIC;
  signal pulser_clk_IBUF : STD_LOGIC;
  signal pulser_clk_IBUF_BUFG : STD_LOGIC;
  signal rdata_addr_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdata_valid_in : STD_LOGIC;
  signal receiver_ready : STD_LOGIC;
  signal rst_in : STD_LOGIC;
  signal running_out : STD_LOGIC;
  signal samples_num : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal start_in : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal state_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal state_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal state_3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal state_4 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal state_5 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal state_6 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal state_7 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal stream_mode : STD_LOGIC;
  signal test_patt_en : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
M_AXIS_ACLK_IBUF_BUFG_inst: unisim.vcomponents.BUFG
    port map (
      I => M_AXIS_ACLK_IBUF,
      O => M_AXIS_ACLK_IBUF_BUFG
    );
M_AXIS_ACLK_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => M_AXIS_ACLK,
      O => M_AXIS_ACLK_IBUF
    );
M_AXIS_ARESETN_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => M_AXIS_ARESETN,
      O => M_AXIS_ARESETN_IBUF
    );
\M_AXIS_TDATA_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_151_i_dataToAxis,
      O => M_AXIS_TDATA(0)
    );
\M_AXIS_TDATA_OBUF[100]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_51_i_dataToAxis,
      O => M_AXIS_TDATA(100)
    );
\M_AXIS_TDATA_OBUF[101]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_50_i_dataToAxis,
      O => M_AXIS_TDATA(101)
    );
\M_AXIS_TDATA_OBUF[102]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_49_i_dataToAxis,
      O => M_AXIS_TDATA(102)
    );
\M_AXIS_TDATA_OBUF[103]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_48_i_dataToAxis,
      O => M_AXIS_TDATA(103)
    );
\M_AXIS_TDATA_OBUF[104]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_47_i_dataToAxis,
      O => M_AXIS_TDATA(104)
    );
\M_AXIS_TDATA_OBUF[105]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_46_i_dataToAxis,
      O => M_AXIS_TDATA(105)
    );
\M_AXIS_TDATA_OBUF[106]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_45_i_dataToAxis,
      O => M_AXIS_TDATA(106)
    );
\M_AXIS_TDATA_OBUF[107]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_44_i_dataToAxis,
      O => M_AXIS_TDATA(107)
    );
\M_AXIS_TDATA_OBUF[108]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_43_i_dataToAxis,
      O => M_AXIS_TDATA(108)
    );
\M_AXIS_TDATA_OBUF[109]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_42_i_dataToAxis,
      O => M_AXIS_TDATA(109)
    );
\M_AXIS_TDATA_OBUF[10]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_141_i_dataToAxis,
      O => M_AXIS_TDATA(10)
    );
\M_AXIS_TDATA_OBUF[110]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_41_i_dataToAxis,
      O => M_AXIS_TDATA(110)
    );
\M_AXIS_TDATA_OBUF[111]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_40_i_dataToAxis,
      O => M_AXIS_TDATA(111)
    );
\M_AXIS_TDATA_OBUF[112]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_39_i_dataToAxis,
      O => M_AXIS_TDATA(112)
    );
\M_AXIS_TDATA_OBUF[113]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_38_i_dataToAxis,
      O => M_AXIS_TDATA(113)
    );
\M_AXIS_TDATA_OBUF[114]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_37_i_dataToAxis,
      O => M_AXIS_TDATA(114)
    );
\M_AXIS_TDATA_OBUF[115]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_36_i_dataToAxis,
      O => M_AXIS_TDATA(115)
    );
\M_AXIS_TDATA_OBUF[116]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_35_i_dataToAxis,
      O => M_AXIS_TDATA(116)
    );
\M_AXIS_TDATA_OBUF[117]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_34_i_dataToAxis,
      O => M_AXIS_TDATA(117)
    );
\M_AXIS_TDATA_OBUF[118]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_33_i_dataToAxis,
      O => M_AXIS_TDATA(118)
    );
\M_AXIS_TDATA_OBUF[119]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_32_i_dataToAxis,
      O => M_AXIS_TDATA(119)
    );
\M_AXIS_TDATA_OBUF[11]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_140_i_dataToAxis,
      O => M_AXIS_TDATA(11)
    );
\M_AXIS_TDATA_OBUF[120]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_31_i_dataToAxis,
      O => M_AXIS_TDATA(120)
    );
\M_AXIS_TDATA_OBUF[121]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_30_i_dataToAxis,
      O => M_AXIS_TDATA(121)
    );
\M_AXIS_TDATA_OBUF[122]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_29_i_dataToAxis,
      O => M_AXIS_TDATA(122)
    );
\M_AXIS_TDATA_OBUF[123]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_28_i_dataToAxis,
      O => M_AXIS_TDATA(123)
    );
\M_AXIS_TDATA_OBUF[124]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_27_i_dataToAxis,
      O => M_AXIS_TDATA(124)
    );
\M_AXIS_TDATA_OBUF[125]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_26_i_dataToAxis,
      O => M_AXIS_TDATA(125)
    );
\M_AXIS_TDATA_OBUF[126]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_25_i_dataToAxis,
      O => M_AXIS_TDATA(126)
    );
\M_AXIS_TDATA_OBUF[127]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_24_i_dataToAxis,
      O => M_AXIS_TDATA(127)
    );
\M_AXIS_TDATA_OBUF[12]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_139_i_dataToAxis,
      O => M_AXIS_TDATA(12)
    );
\M_AXIS_TDATA_OBUF[13]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_138_i_dataToAxis,
      O => M_AXIS_TDATA(13)
    );
\M_AXIS_TDATA_OBUF[14]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_137_i_dataToAxis,
      O => M_AXIS_TDATA(14)
    );
\M_AXIS_TDATA_OBUF[15]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_136_i_dataToAxis,
      O => M_AXIS_TDATA(15)
    );
\M_AXIS_TDATA_OBUF[16]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_135_i_dataToAxis,
      O => M_AXIS_TDATA(16)
    );
\M_AXIS_TDATA_OBUF[17]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_134_i_dataToAxis,
      O => M_AXIS_TDATA(17)
    );
\M_AXIS_TDATA_OBUF[18]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_133_i_dataToAxis,
      O => M_AXIS_TDATA(18)
    );
\M_AXIS_TDATA_OBUF[19]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_132_i_dataToAxis,
      O => M_AXIS_TDATA(19)
    );
\M_AXIS_TDATA_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_150_i_dataToAxis,
      O => M_AXIS_TDATA(1)
    );
\M_AXIS_TDATA_OBUF[20]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_131_i_dataToAxis,
      O => M_AXIS_TDATA(20)
    );
\M_AXIS_TDATA_OBUF[21]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_130_i_dataToAxis,
      O => M_AXIS_TDATA(21)
    );
\M_AXIS_TDATA_OBUF[22]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_129_i_dataToAxis,
      O => M_AXIS_TDATA(22)
    );
\M_AXIS_TDATA_OBUF[23]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_128_i_dataToAxis,
      O => M_AXIS_TDATA(23)
    );
\M_AXIS_TDATA_OBUF[24]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_127_i_dataToAxis,
      O => M_AXIS_TDATA(24)
    );
\M_AXIS_TDATA_OBUF[25]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_126_i_dataToAxis,
      O => M_AXIS_TDATA(25)
    );
\M_AXIS_TDATA_OBUF[26]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_125_i_dataToAxis,
      O => M_AXIS_TDATA(26)
    );
\M_AXIS_TDATA_OBUF[27]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_124_i_dataToAxis,
      O => M_AXIS_TDATA(27)
    );
\M_AXIS_TDATA_OBUF[28]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_123_i_dataToAxis,
      O => M_AXIS_TDATA(28)
    );
\M_AXIS_TDATA_OBUF[29]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_122_i_dataToAxis,
      O => M_AXIS_TDATA(29)
    );
\M_AXIS_TDATA_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_149_i_dataToAxis,
      O => M_AXIS_TDATA(2)
    );
\M_AXIS_TDATA_OBUF[30]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_121_i_dataToAxis,
      O => M_AXIS_TDATA(30)
    );
\M_AXIS_TDATA_OBUF[31]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_120_i_dataToAxis,
      O => M_AXIS_TDATA(31)
    );
\M_AXIS_TDATA_OBUF[32]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_119_i_dataToAxis,
      O => M_AXIS_TDATA(32)
    );
\M_AXIS_TDATA_OBUF[33]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_118_i_dataToAxis,
      O => M_AXIS_TDATA(33)
    );
\M_AXIS_TDATA_OBUF[34]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_117_i_dataToAxis,
      O => M_AXIS_TDATA(34)
    );
\M_AXIS_TDATA_OBUF[35]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_116_i_dataToAxis,
      O => M_AXIS_TDATA(35)
    );
\M_AXIS_TDATA_OBUF[36]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_115_i_dataToAxis,
      O => M_AXIS_TDATA(36)
    );
\M_AXIS_TDATA_OBUF[37]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_114_i_dataToAxis,
      O => M_AXIS_TDATA(37)
    );
\M_AXIS_TDATA_OBUF[38]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_113_i_dataToAxis,
      O => M_AXIS_TDATA(38)
    );
\M_AXIS_TDATA_OBUF[39]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_112_i_dataToAxis,
      O => M_AXIS_TDATA(39)
    );
\M_AXIS_TDATA_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_148_i_dataToAxis,
      O => M_AXIS_TDATA(3)
    );
\M_AXIS_TDATA_OBUF[40]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_111_i_dataToAxis,
      O => M_AXIS_TDATA(40)
    );
\M_AXIS_TDATA_OBUF[41]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_110_i_dataToAxis,
      O => M_AXIS_TDATA(41)
    );
\M_AXIS_TDATA_OBUF[42]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_109_i_dataToAxis,
      O => M_AXIS_TDATA(42)
    );
\M_AXIS_TDATA_OBUF[43]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_108_i_dataToAxis,
      O => M_AXIS_TDATA(43)
    );
\M_AXIS_TDATA_OBUF[44]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_107_i_dataToAxis,
      O => M_AXIS_TDATA(44)
    );
\M_AXIS_TDATA_OBUF[45]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_106_i_dataToAxis,
      O => M_AXIS_TDATA(45)
    );
\M_AXIS_TDATA_OBUF[46]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_105_i_dataToAxis,
      O => M_AXIS_TDATA(46)
    );
\M_AXIS_TDATA_OBUF[47]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_104_i_dataToAxis,
      O => M_AXIS_TDATA(47)
    );
\M_AXIS_TDATA_OBUF[48]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_103_i_dataToAxis,
      O => M_AXIS_TDATA(48)
    );
\M_AXIS_TDATA_OBUF[49]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_102_i_dataToAxis,
      O => M_AXIS_TDATA(49)
    );
\M_AXIS_TDATA_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_147_i_dataToAxis,
      O => M_AXIS_TDATA(4)
    );
\M_AXIS_TDATA_OBUF[50]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_101_i_dataToAxis,
      O => M_AXIS_TDATA(50)
    );
\M_AXIS_TDATA_OBUF[51]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_100_i_dataToAxis,
      O => M_AXIS_TDATA(51)
    );
\M_AXIS_TDATA_OBUF[52]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_99_i_dataToAxis,
      O => M_AXIS_TDATA(52)
    );
\M_AXIS_TDATA_OBUF[53]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_98_i_dataToAxis,
      O => M_AXIS_TDATA(53)
    );
\M_AXIS_TDATA_OBUF[54]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_97_i_dataToAxis,
      O => M_AXIS_TDATA(54)
    );
\M_AXIS_TDATA_OBUF[55]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_96_i_dataToAxis,
      O => M_AXIS_TDATA(55)
    );
\M_AXIS_TDATA_OBUF[56]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_95_i_dataToAxis,
      O => M_AXIS_TDATA(56)
    );
\M_AXIS_TDATA_OBUF[57]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_94_i_dataToAxis,
      O => M_AXIS_TDATA(57)
    );
\M_AXIS_TDATA_OBUF[58]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_93_i_dataToAxis,
      O => M_AXIS_TDATA(58)
    );
\M_AXIS_TDATA_OBUF[59]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_92_i_dataToAxis,
      O => M_AXIS_TDATA(59)
    );
\M_AXIS_TDATA_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_146_i_dataToAxis,
      O => M_AXIS_TDATA(5)
    );
\M_AXIS_TDATA_OBUF[60]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_91_i_dataToAxis,
      O => M_AXIS_TDATA(60)
    );
\M_AXIS_TDATA_OBUF[61]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_90_i_dataToAxis,
      O => M_AXIS_TDATA(61)
    );
\M_AXIS_TDATA_OBUF[62]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_89_i_dataToAxis,
      O => M_AXIS_TDATA(62)
    );
\M_AXIS_TDATA_OBUF[63]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_88_i_dataToAxis,
      O => M_AXIS_TDATA(63)
    );
\M_AXIS_TDATA_OBUF[64]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_87_i_dataToAxis,
      O => M_AXIS_TDATA(64)
    );
\M_AXIS_TDATA_OBUF[65]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_86_i_dataToAxis,
      O => M_AXIS_TDATA(65)
    );
\M_AXIS_TDATA_OBUF[66]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_85_i_dataToAxis,
      O => M_AXIS_TDATA(66)
    );
\M_AXIS_TDATA_OBUF[67]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_84_i_dataToAxis,
      O => M_AXIS_TDATA(67)
    );
\M_AXIS_TDATA_OBUF[68]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_83_i_dataToAxis,
      O => M_AXIS_TDATA(68)
    );
\M_AXIS_TDATA_OBUF[69]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_82_i_dataToAxis,
      O => M_AXIS_TDATA(69)
    );
\M_AXIS_TDATA_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_145_i_dataToAxis,
      O => M_AXIS_TDATA(6)
    );
\M_AXIS_TDATA_OBUF[70]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_81_i_dataToAxis,
      O => M_AXIS_TDATA(70)
    );
\M_AXIS_TDATA_OBUF[71]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_80_i_dataToAxis,
      O => M_AXIS_TDATA(71)
    );
\M_AXIS_TDATA_OBUF[72]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_79_i_dataToAxis,
      O => M_AXIS_TDATA(72)
    );
\M_AXIS_TDATA_OBUF[73]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_78_i_dataToAxis,
      O => M_AXIS_TDATA(73)
    );
\M_AXIS_TDATA_OBUF[74]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_77_i_dataToAxis,
      O => M_AXIS_TDATA(74)
    );
\M_AXIS_TDATA_OBUF[75]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_76_i_dataToAxis,
      O => M_AXIS_TDATA(75)
    );
\M_AXIS_TDATA_OBUF[76]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_75_i_dataToAxis,
      O => M_AXIS_TDATA(76)
    );
\M_AXIS_TDATA_OBUF[77]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_74_i_dataToAxis,
      O => M_AXIS_TDATA(77)
    );
\M_AXIS_TDATA_OBUF[78]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_73_i_dataToAxis,
      O => M_AXIS_TDATA(78)
    );
\M_AXIS_TDATA_OBUF[79]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_72_i_dataToAxis,
      O => M_AXIS_TDATA(79)
    );
\M_AXIS_TDATA_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_144_i_dataToAxis,
      O => M_AXIS_TDATA(7)
    );
\M_AXIS_TDATA_OBUF[80]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_71_i_dataToAxis,
      O => M_AXIS_TDATA(80)
    );
\M_AXIS_TDATA_OBUF[81]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_70_i_dataToAxis,
      O => M_AXIS_TDATA(81)
    );
\M_AXIS_TDATA_OBUF[82]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_69_i_dataToAxis,
      O => M_AXIS_TDATA(82)
    );
\M_AXIS_TDATA_OBUF[83]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_68_i_dataToAxis,
      O => M_AXIS_TDATA(83)
    );
\M_AXIS_TDATA_OBUF[84]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_67_i_dataToAxis,
      O => M_AXIS_TDATA(84)
    );
\M_AXIS_TDATA_OBUF[85]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_66_i_dataToAxis,
      O => M_AXIS_TDATA(85)
    );
\M_AXIS_TDATA_OBUF[86]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_65_i_dataToAxis,
      O => M_AXIS_TDATA(86)
    );
\M_AXIS_TDATA_OBUF[87]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_64_i_dataToAxis,
      O => M_AXIS_TDATA(87)
    );
\M_AXIS_TDATA_OBUF[88]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_63_i_dataToAxis,
      O => M_AXIS_TDATA(88)
    );
\M_AXIS_TDATA_OBUF[89]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_62_i_dataToAxis,
      O => M_AXIS_TDATA(89)
    );
\M_AXIS_TDATA_OBUF[8]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_143_i_dataToAxis,
      O => M_AXIS_TDATA(8)
    );
\M_AXIS_TDATA_OBUF[90]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_61_i_dataToAxis,
      O => M_AXIS_TDATA(90)
    );
\M_AXIS_TDATA_OBUF[91]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_60_i_dataToAxis,
      O => M_AXIS_TDATA(91)
    );
\M_AXIS_TDATA_OBUF[92]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_59_i_dataToAxis,
      O => M_AXIS_TDATA(92)
    );
\M_AXIS_TDATA_OBUF[93]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_58_i_dataToAxis,
      O => M_AXIS_TDATA(93)
    );
\M_AXIS_TDATA_OBUF[94]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_57_i_dataToAxis,
      O => M_AXIS_TDATA(94)
    );
\M_AXIS_TDATA_OBUF[95]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_56_i_dataToAxis,
      O => M_AXIS_TDATA(95)
    );
\M_AXIS_TDATA_OBUF[96]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_55_i_dataToAxis,
      O => M_AXIS_TDATA(96)
    );
\M_AXIS_TDATA_OBUF[97]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_54_i_dataToAxis,
      O => M_AXIS_TDATA(97)
    );
\M_AXIS_TDATA_OBUF[98]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_53_i_dataToAxis,
      O => M_AXIS_TDATA(98)
    );
\M_AXIS_TDATA_OBUF[99]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_52_i_dataToAxis,
      O => M_AXIS_TDATA(99)
    );
\M_AXIS_TDATA_OBUF[9]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_142_i_dataToAxis,
      O => M_AXIS_TDATA(9)
    );
\M_AXIS_TKEEP_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_15_i_dataToAxis,
      O => M_AXIS_TKEEP(0)
    );
\M_AXIS_TKEEP_OBUF[10]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_5_i_dataToAxis,
      O => M_AXIS_TKEEP(10)
    );
\M_AXIS_TKEEP_OBUF[11]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_4_i_dataToAxis,
      O => M_AXIS_TKEEP(11)
    );
\M_AXIS_TKEEP_OBUF[12]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_3_i_dataToAxis,
      O => M_AXIS_TKEEP(12)
    );
\M_AXIS_TKEEP_OBUF[13]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_2_i_dataToAxis,
      O => M_AXIS_TKEEP(13)
    );
\M_AXIS_TKEEP_OBUF[14]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_1_i_dataToAxis,
      O => M_AXIS_TKEEP(14)
    );
\M_AXIS_TKEEP_OBUF[15]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_0_i_dataToAxis,
      O => M_AXIS_TKEEP(15)
    );
\M_AXIS_TKEEP_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_14_i_dataToAxis,
      O => M_AXIS_TKEEP(1)
    );
\M_AXIS_TKEEP_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_13_i_dataToAxis,
      O => M_AXIS_TKEEP(2)
    );
\M_AXIS_TKEEP_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_12_i_dataToAxis,
      O => M_AXIS_TKEEP(3)
    );
\M_AXIS_TKEEP_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_11_i_dataToAxis,
      O => M_AXIS_TKEEP(4)
    );
\M_AXIS_TKEEP_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_10_i_dataToAxis,
      O => M_AXIS_TKEEP(5)
    );
\M_AXIS_TKEEP_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_9_i_dataToAxis,
      O => M_AXIS_TKEEP(6)
    );
\M_AXIS_TKEEP_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_8_i_dataToAxis,
      O => M_AXIS_TKEEP(7)
    );
\M_AXIS_TKEEP_OBUF[8]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_7_i_dataToAxis,
      O => M_AXIS_TKEEP(8)
    );
\M_AXIS_TKEEP_OBUF[9]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_6_i_dataToAxis,
      O => M_AXIS_TKEEP(9)
    );
M_AXIS_TLAST_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_17_i_dataToAxis,
      O => M_AXIS_TLAST
    );
M_AXIS_TVALID_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_16_i_dataToAxis,
      O => M_AXIS_TVALID
    );
M_AXI_ACLK_IBUF_BUFG_inst: unisim.vcomponents.BUFG
    port map (
      I => M_AXI_ACLK_IBUF,
      O => M_AXI_ACLK_IBUF_BUFG
    );
M_AXI_ACLK_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_ACLK,
      O => M_AXI_ACLK_IBUF
    );
\M_AXI_ARADDR_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_105_i_MAXI_read_data,
      O => M_AXI_ARADDR(0)
    );
\M_AXI_ARADDR_OBUF[10]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_95_i_MAXI_read_data,
      O => M_AXI_ARADDR(10)
    );
\M_AXI_ARADDR_OBUF[11]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_94_i_MAXI_read_data,
      O => M_AXI_ARADDR(11)
    );
\M_AXI_ARADDR_OBUF[12]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_93_i_MAXI_read_data,
      O => M_AXI_ARADDR(12)
    );
\M_AXI_ARADDR_OBUF[13]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_92_i_MAXI_read_data,
      O => M_AXI_ARADDR(13)
    );
\M_AXI_ARADDR_OBUF[14]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_91_i_MAXI_read_data,
      O => M_AXI_ARADDR(14)
    );
\M_AXI_ARADDR_OBUF[15]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_90_i_MAXI_read_data,
      O => M_AXI_ARADDR(15)
    );
\M_AXI_ARADDR_OBUF[16]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_89_i_MAXI_read_data,
      O => M_AXI_ARADDR(16)
    );
\M_AXI_ARADDR_OBUF[17]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_88_i_MAXI_read_data,
      O => M_AXI_ARADDR(17)
    );
\M_AXI_ARADDR_OBUF[18]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_87_i_MAXI_read_data,
      O => M_AXI_ARADDR(18)
    );
\M_AXI_ARADDR_OBUF[19]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_86_i_MAXI_read_data,
      O => M_AXI_ARADDR(19)
    );
\M_AXI_ARADDR_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_104_i_MAXI_read_data,
      O => M_AXI_ARADDR(1)
    );
\M_AXI_ARADDR_OBUF[20]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_85_i_MAXI_read_data,
      O => M_AXI_ARADDR(20)
    );
\M_AXI_ARADDR_OBUF[21]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_84_i_MAXI_read_data,
      O => M_AXI_ARADDR(21)
    );
\M_AXI_ARADDR_OBUF[22]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_83_i_MAXI_read_data,
      O => M_AXI_ARADDR(22)
    );
\M_AXI_ARADDR_OBUF[23]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_82_i_MAXI_read_data,
      O => M_AXI_ARADDR(23)
    );
\M_AXI_ARADDR_OBUF[24]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_81_i_MAXI_read_data,
      O => M_AXI_ARADDR(24)
    );
\M_AXI_ARADDR_OBUF[25]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_80_i_MAXI_read_data,
      O => M_AXI_ARADDR(25)
    );
\M_AXI_ARADDR_OBUF[26]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_79_i_MAXI_read_data,
      O => M_AXI_ARADDR(26)
    );
\M_AXI_ARADDR_OBUF[27]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_78_i_MAXI_read_data,
      O => M_AXI_ARADDR(27)
    );
\M_AXI_ARADDR_OBUF[28]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_77_i_MAXI_read_data,
      O => M_AXI_ARADDR(28)
    );
\M_AXI_ARADDR_OBUF[29]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_76_i_MAXI_read_data,
      O => M_AXI_ARADDR(29)
    );
\M_AXI_ARADDR_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_103_i_MAXI_read_data,
      O => M_AXI_ARADDR(2)
    );
\M_AXI_ARADDR_OBUF[30]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_75_i_MAXI_read_data,
      O => M_AXI_ARADDR(30)
    );
\M_AXI_ARADDR_OBUF[31]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_74_i_MAXI_read_data,
      O => M_AXI_ARADDR(31)
    );
\M_AXI_ARADDR_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_102_i_MAXI_read_data,
      O => M_AXI_ARADDR(3)
    );
\M_AXI_ARADDR_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_101_i_MAXI_read_data,
      O => M_AXI_ARADDR(4)
    );
\M_AXI_ARADDR_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_100_i_MAXI_read_data,
      O => M_AXI_ARADDR(5)
    );
\M_AXI_ARADDR_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_99_i_MAXI_read_data,
      O => M_AXI_ARADDR(6)
    );
\M_AXI_ARADDR_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_98_i_MAXI_read_data,
      O => M_AXI_ARADDR(7)
    );
\M_AXI_ARADDR_OBUF[8]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_97_i_MAXI_read_data,
      O => M_AXI_ARADDR(8)
    );
\M_AXI_ARADDR_OBUF[9]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_96_i_MAXI_read_data,
      O => M_AXI_ARADDR(9)
    );
\M_AXI_ARBURST_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const1>\,
      O => M_AXI_ARBURST(0)
    );
\M_AXI_ARBURST_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARBURST(1)
    );
\M_AXI_ARCACHE_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARCACHE(0)
    );
\M_AXI_ARCACHE_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARCACHE(1)
    );
\M_AXI_ARCACHE_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARCACHE(2)
    );
\M_AXI_ARCACHE_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARCACHE(3)
    );
M_AXI_ARESETN_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_ARESETN,
      O => M_AXI_ARESETN_IBUF
    );
\M_AXI_ARID_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARID(0)
    );
\M_AXI_ARLEN_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARLEN(0)
    );
\M_AXI_ARLEN_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARLEN(1)
    );
\M_AXI_ARLEN_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARLEN(2)
    );
\M_AXI_ARLEN_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_106_i_MAXI_read_data,
      O => M_AXI_ARLEN(3)
    );
\M_AXI_ARLEN_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARLEN(4)
    );
\M_AXI_ARLEN_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARLEN(5)
    );
\M_AXI_ARLEN_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARLEN(6)
    );
\M_AXI_ARLEN_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARLEN(7)
    );
M_AXI_ARLOCK_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARLOCK
    );
\M_AXI_ARPROT_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARPROT(0)
    );
\M_AXI_ARPROT_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARPROT(1)
    );
\M_AXI_ARPROT_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARPROT(2)
    );
\M_AXI_ARQOS_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARQOS(0)
    );
\M_AXI_ARQOS_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARQOS(1)
    );
\M_AXI_ARQOS_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARQOS(2)
    );
\M_AXI_ARQOS_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARQOS(3)
    );
M_AXI_ARREADY_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_ARREADY,
      O => M_AXI_ARREADY_IBUF
    );
\M_AXI_ARSIZE_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARSIZE(0)
    );
\M_AXI_ARSIZE_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const1>\,
      O => M_AXI_ARSIZE(1)
    );
\M_AXI_ARSIZE_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARSIZE(2)
    );
\M_AXI_ARUSER_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_ARUSER(0)
    );
M_AXI_ARVALID_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_1_i_MAXI_read_data,
      O => M_AXI_ARVALID
    );
\M_AXI_AWADDR_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(0)
    );
\M_AXI_AWADDR_OBUF[10]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(10)
    );
\M_AXI_AWADDR_OBUF[11]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(11)
    );
\M_AXI_AWADDR_OBUF[12]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(12)
    );
\M_AXI_AWADDR_OBUF[13]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(13)
    );
\M_AXI_AWADDR_OBUF[14]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(14)
    );
\M_AXI_AWADDR_OBUF[15]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(15)
    );
\M_AXI_AWADDR_OBUF[16]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(16)
    );
\M_AXI_AWADDR_OBUF[17]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(17)
    );
\M_AXI_AWADDR_OBUF[18]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(18)
    );
\M_AXI_AWADDR_OBUF[19]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(19)
    );
\M_AXI_AWADDR_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(1)
    );
\M_AXI_AWADDR_OBUF[20]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(20)
    );
\M_AXI_AWADDR_OBUF[21]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(21)
    );
\M_AXI_AWADDR_OBUF[22]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(22)
    );
\M_AXI_AWADDR_OBUF[23]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(23)
    );
\M_AXI_AWADDR_OBUF[24]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(24)
    );
\M_AXI_AWADDR_OBUF[25]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(25)
    );
\M_AXI_AWADDR_OBUF[26]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(26)
    );
\M_AXI_AWADDR_OBUF[27]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(27)
    );
\M_AXI_AWADDR_OBUF[28]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(28)
    );
\M_AXI_AWADDR_OBUF[29]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(29)
    );
\M_AXI_AWADDR_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(2)
    );
\M_AXI_AWADDR_OBUF[30]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(30)
    );
\M_AXI_AWADDR_OBUF[31]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(31)
    );
\M_AXI_AWADDR_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(3)
    );
\M_AXI_AWADDR_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(4)
    );
\M_AXI_AWADDR_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(5)
    );
\M_AXI_AWADDR_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(6)
    );
\M_AXI_AWADDR_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(7)
    );
\M_AXI_AWADDR_OBUF[8]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(8)
    );
\M_AXI_AWADDR_OBUF[9]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWADDR(9)
    );
\M_AXI_AWBURST_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWBURST(0)
    );
\M_AXI_AWBURST_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWBURST(1)
    );
\M_AXI_AWCACHE_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWCACHE(0)
    );
\M_AXI_AWCACHE_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWCACHE(1)
    );
\M_AXI_AWCACHE_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWCACHE(2)
    );
\M_AXI_AWCACHE_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWCACHE(3)
    );
\M_AXI_AWID_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWID(0)
    );
\M_AXI_AWLEN_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWLEN(0)
    );
\M_AXI_AWLEN_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWLEN(1)
    );
\M_AXI_AWLEN_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWLEN(2)
    );
\M_AXI_AWLEN_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWLEN(3)
    );
\M_AXI_AWLEN_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWLEN(4)
    );
\M_AXI_AWLEN_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWLEN(5)
    );
\M_AXI_AWLEN_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWLEN(6)
    );
\M_AXI_AWLEN_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWLEN(7)
    );
M_AXI_AWLOCK_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWLOCK
    );
\M_AXI_AWPROT_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWPROT(0)
    );
\M_AXI_AWPROT_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWPROT(1)
    );
\M_AXI_AWPROT_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWPROT(2)
    );
\M_AXI_AWQOS_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWQOS(0)
    );
\M_AXI_AWQOS_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWQOS(1)
    );
\M_AXI_AWQOS_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWQOS(2)
    );
\M_AXI_AWQOS_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWQOS(3)
    );
\M_AXI_AWSIZE_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWSIZE(0)
    );
\M_AXI_AWSIZE_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWSIZE(1)
    );
\M_AXI_AWSIZE_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWSIZE(2)
    );
\M_AXI_AWUSER_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWUSER(0)
    );
M_AXI_AWVALID_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_AWVALID
    );
M_AXI_BREADY_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_BREADY
    );
\M_AXI_RDATA_IBUF[0]_inst\: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_RDATA(0),
      O => \M_AXI_RDATA_IBUF[0]\
    );
\M_AXI_RDATA_IBUF[1]_inst\: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_RDATA(1),
      O => \M_AXI_RDATA_IBUF[1]\
    );
\M_AXI_RDATA_IBUF[2]_inst\: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_RDATA(2),
      O => \M_AXI_RDATA_IBUF[2]\
    );
\M_AXI_RDATA_IBUF[3]_inst\: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_RDATA(3),
      O => \M_AXI_RDATA_IBUF[3]\
    );
\M_AXI_RDATA_IBUF[4]_inst\: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_RDATA(4),
      O => \M_AXI_RDATA_IBUF[4]\
    );
\M_AXI_RDATA_IBUF[5]_inst\: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_RDATA(5),
      O => \M_AXI_RDATA_IBUF[5]\
    );
\M_AXI_RDATA_IBUF[6]_inst\: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_RDATA(6),
      O => \M_AXI_RDATA_IBUF[6]\
    );
\M_AXI_RDATA_IBUF[7]_inst\: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_RDATA(7),
      O => \M_AXI_RDATA_IBUF[7]\
    );
M_AXI_RLAST_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_RLAST,
      O => M_AXI_RLAST_IBUF
    );
M_AXI_RREADY_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_0_i_MAXI_read_data,
      O => M_AXI_RREADY
    );
M_AXI_RVALID_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => M_AXI_RVALID,
      O => M_AXI_RVALID_IBUF
    );
\M_AXI_WDATA_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(0)
    );
\M_AXI_WDATA_OBUF[10]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(10)
    );
\M_AXI_WDATA_OBUF[11]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(11)
    );
\M_AXI_WDATA_OBUF[12]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(12)
    );
\M_AXI_WDATA_OBUF[13]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(13)
    );
\M_AXI_WDATA_OBUF[14]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(14)
    );
\M_AXI_WDATA_OBUF[15]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(15)
    );
\M_AXI_WDATA_OBUF[16]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(16)
    );
\M_AXI_WDATA_OBUF[17]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(17)
    );
\M_AXI_WDATA_OBUF[18]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(18)
    );
\M_AXI_WDATA_OBUF[19]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(19)
    );
\M_AXI_WDATA_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(1)
    );
\M_AXI_WDATA_OBUF[20]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(20)
    );
\M_AXI_WDATA_OBUF[21]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(21)
    );
\M_AXI_WDATA_OBUF[22]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(22)
    );
\M_AXI_WDATA_OBUF[23]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(23)
    );
\M_AXI_WDATA_OBUF[24]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(24)
    );
\M_AXI_WDATA_OBUF[25]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(25)
    );
\M_AXI_WDATA_OBUF[26]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(26)
    );
\M_AXI_WDATA_OBUF[27]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(27)
    );
\M_AXI_WDATA_OBUF[28]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(28)
    );
\M_AXI_WDATA_OBUF[29]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(29)
    );
\M_AXI_WDATA_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(2)
    );
\M_AXI_WDATA_OBUF[30]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(30)
    );
\M_AXI_WDATA_OBUF[31]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(31)
    );
\M_AXI_WDATA_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(3)
    );
\M_AXI_WDATA_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(4)
    );
\M_AXI_WDATA_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(5)
    );
\M_AXI_WDATA_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(6)
    );
\M_AXI_WDATA_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(7)
    );
\M_AXI_WDATA_OBUF[8]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(8)
    );
\M_AXI_WDATA_OBUF[9]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WDATA(9)
    );
M_AXI_WLAST_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WLAST
    );
\M_AXI_WSTRB_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WSTRB(0)
    );
\M_AXI_WSTRB_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WSTRB(1)
    );
\M_AXI_WSTRB_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WSTRB(2)
    );
\M_AXI_WSTRB_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WSTRB(3)
    );
\M_AXI_WUSER_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WUSER(0)
    );
M_AXI_WVALID_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => M_AXI_WVALID
    );
S_AXI_ACLK_IBUF_BUFG_inst: unisim.vcomponents.BUFG
    port map (
      I => S_AXI_ACLK_IBUF,
      O => S_AXI_ACLK_IBUF_BUFG
    );
S_AXI_ACLK_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_ACLK,
      O => S_AXI_ACLK_IBUF
    );
\S_AXI_ARADDR_IBUF[2]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_ARADDR(2),
      O => \S_AXI_ARADDR_IBUF[2]\
    );
\S_AXI_ARADDR_IBUF[3]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_ARADDR(3),
      O => \S_AXI_ARADDR_IBUF[3]\
    );
\S_AXI_ARADDR_IBUF[4]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_ARADDR(4),
      O => \S_AXI_ARADDR_IBUF[4]\
    );
\S_AXI_ARADDR_IBUF[5]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_ARADDR(5),
      O => \S_AXI_ARADDR_IBUF[5]\
    );
S_AXI_ARESETN_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_ARESETN,
      O => S_AXI_ARESETN_IBUF
    );
S_AXI_ARREADY_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_4_i_control_unit,
      O => S_AXI_ARREADY
    );
S_AXI_ARVALID_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_ARVALID,
      O => S_AXI_ARVALID_IBUF
    );
\S_AXI_AWADDR_IBUF[2]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_AWADDR(2),
      O => \S_AXI_AWADDR_IBUF[2]\
    );
\S_AXI_AWADDR_IBUF[3]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_AWADDR(3),
      O => \S_AXI_AWADDR_IBUF[3]\
    );
\S_AXI_AWADDR_IBUF[4]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_AWADDR(4),
      O => \S_AXI_AWADDR_IBUF[4]\
    );
\S_AXI_AWADDR_IBUF[5]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_AWADDR(5),
      O => \S_AXI_AWADDR_IBUF[5]\
    );
S_AXI_AWREADY_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_0_i_control_unit,
      O => S_AXI_AWREADY
    );
S_AXI_AWVALID_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_AWVALID,
      O => S_AXI_AWVALID_IBUF
    );
S_AXI_BREADY_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_BREADY,
      O => S_AXI_BREADY_IBUF
    );
\S_AXI_BRESP_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => S_AXI_BRESP(0)
    );
\S_AXI_BRESP_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => S_AXI_BRESP(1)
    );
S_AXI_BVALID_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_6_i_control_unit,
      O => S_AXI_BVALID
    );
\S_AXI_RDATA_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_138_i_control_unit,
      O => S_AXI_RDATA(0)
    );
\S_AXI_RDATA_OBUF[10]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_148_i_control_unit,
      O => S_AXI_RDATA(10)
    );
\S_AXI_RDATA_OBUF[11]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_149_i_control_unit,
      O => S_AXI_RDATA(11)
    );
\S_AXI_RDATA_OBUF[12]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_150_i_control_unit,
      O => S_AXI_RDATA(12)
    );
\S_AXI_RDATA_OBUF[13]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_151_i_control_unit,
      O => S_AXI_RDATA(13)
    );
\S_AXI_RDATA_OBUF[14]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_152_i_control_unit,
      O => S_AXI_RDATA(14)
    );
\S_AXI_RDATA_OBUF[15]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_153_i_control_unit,
      O => S_AXI_RDATA(15)
    );
\S_AXI_RDATA_OBUF[16]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_154_i_control_unit,
      O => S_AXI_RDATA(16)
    );
\S_AXI_RDATA_OBUF[17]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_155_i_control_unit,
      O => S_AXI_RDATA(17)
    );
\S_AXI_RDATA_OBUF[18]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_156_i_control_unit,
      O => S_AXI_RDATA(18)
    );
\S_AXI_RDATA_OBUF[19]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_157_i_control_unit,
      O => S_AXI_RDATA(19)
    );
\S_AXI_RDATA_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_139_i_control_unit,
      O => S_AXI_RDATA(1)
    );
\S_AXI_RDATA_OBUF[20]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_158_i_control_unit,
      O => S_AXI_RDATA(20)
    );
\S_AXI_RDATA_OBUF[21]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_159_i_control_unit,
      O => S_AXI_RDATA(21)
    );
\S_AXI_RDATA_OBUF[22]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_160_i_control_unit,
      O => S_AXI_RDATA(22)
    );
\S_AXI_RDATA_OBUF[23]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_161_i_control_unit,
      O => S_AXI_RDATA(23)
    );
\S_AXI_RDATA_OBUF[24]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_162_i_control_unit,
      O => S_AXI_RDATA(24)
    );
\S_AXI_RDATA_OBUF[25]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_163_i_control_unit,
      O => S_AXI_RDATA(25)
    );
\S_AXI_RDATA_OBUF[26]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_164_i_control_unit,
      O => S_AXI_RDATA(26)
    );
\S_AXI_RDATA_OBUF[27]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_165_i_control_unit,
      O => S_AXI_RDATA(27)
    );
\S_AXI_RDATA_OBUF[28]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_166_i_control_unit,
      O => S_AXI_RDATA(28)
    );
\S_AXI_RDATA_OBUF[29]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_167_i_control_unit,
      O => S_AXI_RDATA(29)
    );
\S_AXI_RDATA_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_140_i_control_unit,
      O => S_AXI_RDATA(2)
    );
\S_AXI_RDATA_OBUF[30]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_168_i_control_unit,
      O => S_AXI_RDATA(30)
    );
\S_AXI_RDATA_OBUF[31]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_137_i_control_unit,
      O => S_AXI_RDATA(31)
    );
\S_AXI_RDATA_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_141_i_control_unit,
      O => S_AXI_RDATA(3)
    );
\S_AXI_RDATA_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_142_i_control_unit,
      O => S_AXI_RDATA(4)
    );
\S_AXI_RDATA_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_143_i_control_unit,
      O => S_AXI_RDATA(5)
    );
\S_AXI_RDATA_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_144_i_control_unit,
      O => S_AXI_RDATA(6)
    );
\S_AXI_RDATA_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_145_i_control_unit,
      O => S_AXI_RDATA(7)
    );
\S_AXI_RDATA_OBUF[8]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_146_i_control_unit,
      O => S_AXI_RDATA(8)
    );
\S_AXI_RDATA_OBUF[9]_inst\: unisim.vcomponents.OBUF
    port map (
      I => n_147_i_control_unit,
      O => S_AXI_RDATA(9)
    );
S_AXI_RREADY_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_RREADY,
      O => S_AXI_RREADY_IBUF
    );
\S_AXI_RRESP_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => S_AXI_RRESP(0)
    );
\S_AXI_RRESP_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \<const0>\,
      O => S_AXI_RRESP(1)
    );
S_AXI_RVALID_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_7_i_control_unit,
      O => S_AXI_RVALID
    );
\S_AXI_WDATA_IBUF[0]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(0),
      O => \S_AXI_WDATA_IBUF[0]\
    );
\S_AXI_WDATA_IBUF[10]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(10),
      O => \S_AXI_WDATA_IBUF[10]\
    );
\S_AXI_WDATA_IBUF[11]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(11),
      O => \S_AXI_WDATA_IBUF[11]\
    );
\S_AXI_WDATA_IBUF[12]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(12),
      O => \S_AXI_WDATA_IBUF[12]\
    );
\S_AXI_WDATA_IBUF[13]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(13),
      O => \S_AXI_WDATA_IBUF[13]\
    );
\S_AXI_WDATA_IBUF[14]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(14),
      O => \S_AXI_WDATA_IBUF[14]\
    );
\S_AXI_WDATA_IBUF[15]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(15),
      O => \S_AXI_WDATA_IBUF[15]\
    );
\S_AXI_WDATA_IBUF[16]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(16),
      O => \S_AXI_WDATA_IBUF[16]\
    );
\S_AXI_WDATA_IBUF[17]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(17),
      O => \S_AXI_WDATA_IBUF[17]\
    );
\S_AXI_WDATA_IBUF[18]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(18),
      O => \S_AXI_WDATA_IBUF[18]\
    );
\S_AXI_WDATA_IBUF[19]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(19),
      O => \S_AXI_WDATA_IBUF[19]\
    );
\S_AXI_WDATA_IBUF[1]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(1),
      O => \S_AXI_WDATA_IBUF[1]\
    );
\S_AXI_WDATA_IBUF[20]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(20),
      O => \S_AXI_WDATA_IBUF[20]\
    );
\S_AXI_WDATA_IBUF[21]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(21),
      O => \S_AXI_WDATA_IBUF[21]\
    );
\S_AXI_WDATA_IBUF[22]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(22),
      O => \S_AXI_WDATA_IBUF[22]\
    );
\S_AXI_WDATA_IBUF[23]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(23),
      O => \S_AXI_WDATA_IBUF[23]\
    );
\S_AXI_WDATA_IBUF[24]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(24),
      O => \S_AXI_WDATA_IBUF[24]\
    );
\S_AXI_WDATA_IBUF[25]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(25),
      O => \S_AXI_WDATA_IBUF[25]\
    );
\S_AXI_WDATA_IBUF[26]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(26),
      O => \S_AXI_WDATA_IBUF[26]\
    );
\S_AXI_WDATA_IBUF[27]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(27),
      O => \S_AXI_WDATA_IBUF[27]\
    );
\S_AXI_WDATA_IBUF[28]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(28),
      O => \S_AXI_WDATA_IBUF[28]\
    );
\S_AXI_WDATA_IBUF[29]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(29),
      O => \S_AXI_WDATA_IBUF[29]\
    );
\S_AXI_WDATA_IBUF[2]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(2),
      O => \S_AXI_WDATA_IBUF[2]\
    );
\S_AXI_WDATA_IBUF[30]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(30),
      O => \S_AXI_WDATA_IBUF[30]\
    );
\S_AXI_WDATA_IBUF[31]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(31),
      O => \S_AXI_WDATA_IBUF[31]\
    );
\S_AXI_WDATA_IBUF[3]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(3),
      O => \S_AXI_WDATA_IBUF[3]\
    );
\S_AXI_WDATA_IBUF[4]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(4),
      O => \S_AXI_WDATA_IBUF[4]\
    );
\S_AXI_WDATA_IBUF[5]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(5),
      O => \S_AXI_WDATA_IBUF[5]\
    );
\S_AXI_WDATA_IBUF[6]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(6),
      O => \S_AXI_WDATA_IBUF[6]\
    );
\S_AXI_WDATA_IBUF[7]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(7),
      O => \S_AXI_WDATA_IBUF[7]\
    );
\S_AXI_WDATA_IBUF[8]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(8),
      O => \S_AXI_WDATA_IBUF[8]\
    );
\S_AXI_WDATA_IBUF[9]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WDATA(9),
      O => \S_AXI_WDATA_IBUF[9]\
    );
S_AXI_WREADY_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_1_i_control_unit,
      O => S_AXI_WREADY
    );
\S_AXI_WSTRB_IBUF[0]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WSTRB(0),
      O => \S_AXI_WSTRB_IBUF[0]\
    );
\S_AXI_WSTRB_IBUF[1]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WSTRB(1),
      O => \S_AXI_WSTRB_IBUF[1]\
    );
\S_AXI_WSTRB_IBUF[2]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WSTRB(2),
      O => \S_AXI_WSTRB_IBUF[2]\
    );
\S_AXI_WSTRB_IBUF[3]_inst\: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WSTRB(3),
      O => \S_AXI_WSTRB_IBUF[3]\
    );
S_AXI_WVALID_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => S_AXI_WVALID,
      O => S_AXI_WVALID_IBUF
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
adc_clk_out_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_1_i_receiver,
      O => adc_clk_out
    );
\gen_pulsers[0].i_puls_1ch\: entity work.pulser_1ch_v2_0
    port map (
      CLK => pulser_clk_IBUF_BUFG,
      D(0) => n_19_i_control_unit,
      I1 => n_274_i_control_unit,
      I10 => \n_5_gen_pulsers[6].i_puls_1ch\,
      I11(0) => n_51_i_control_unit,
      I12(0) => n_83_i_control_unit,
      I2 => n_273_i_control_unit,
      I3 => n_272_i_control_unit,
      I4 => n_271_i_control_unit,
      I5 => n_270_i_control_unit,
      I6 => n_269_i_control_unit,
      I7 => n_268_i_control_unit,
      I8 => n_275_i_control_unit,
      I9 => n_208_i_control_unit,
      O1 => \n_2_gen_pulsers[0].i_puls_1ch\,
      O13(30 downto 0) => p_pattern_in(31 downto 1),
      O15(30 downto 0) => clamp_pattern_in(31 downto 1),
      O17(30 downto 0) => n_pattern_in(31 downto 1),
      O2 => \n_3_gen_pulsers[0].i_puls_1ch\,
      O3 => \n_4_gen_pulsers[0].i_puls_1ch\,
      O4 => \n_5_gen_pulsers[0].i_puls_1ch\,
      O80(2 downto 0) => freq_divider(2 downto 0),
      Q(0) => state_0(1),
      pulse_out_en0_in => pulse_out_en0_in,
      pulse_out_en6_in => pulse_out_en6_in
    );
\gen_pulsers[1].i_puls_1ch\: entity work.pulser_1ch_v2_4
    port map (
      D(0) => n_115_i_control_unit,
      I1 => n_266_i_control_unit,
      I10(0) => n_116_i_control_unit,
      I11(0) => n_117_i_control_unit,
      I2 => n_265_i_control_unit,
      I3 => n_264_i_control_unit,
      I4 => n_263_i_control_unit,
      I5 => n_262_i_control_unit,
      I6 => n_261_i_control_unit,
      I7 => n_260_i_control_unit,
      I8 => n_267_i_control_unit,
      I9 => n_207_i_control_unit,
      O1 => \n_0_gen_pulsers[1].i_puls_1ch\,
      O13(30 downto 0) => p_pattern_in(31 downto 1),
      O15(30 downto 0) => clamp_pattern_in(31 downto 1),
      O17(30 downto 0) => n_pattern_in(31 downto 1),
      O2 => \n_2_gen_pulsers[1].i_puls_1ch\,
      O3 => \n_3_gen_pulsers[1].i_puls_1ch\,
      O4 => \n_4_gen_pulsers[1].i_puls_1ch\,
      O80(2 downto 0) => freq_divider(2 downto 0),
      Q(0) => state_5(1),
      pulser_clk_IBUF_BUFG => pulser_clk_IBUF_BUFG
    );
\gen_pulsers[2].i_puls_1ch\: entity work.pulser_1ch_v2_1
    port map (
      CLK => pulser_clk_IBUF_BUFG,
      D(0) => n_118_i_control_unit,
      I1 => n_258_i_control_unit,
      I10(0) => n_119_i_control_unit,
      I11(0) => n_120_i_control_unit,
      I2 => n_257_i_control_unit,
      I3 => n_256_i_control_unit,
      I4 => n_255_i_control_unit,
      I5 => n_254_i_control_unit,
      I6 => n_253_i_control_unit,
      I7 => n_252_i_control_unit,
      I8 => n_259_i_control_unit,
      I9 => n_206_i_control_unit,
      O1 => \n_2_gen_pulsers[2].i_puls_1ch\,
      O13(30 downto 0) => p_pattern_in(31 downto 1),
      O15(30 downto 0) => clamp_pattern_in(31 downto 1),
      O17(30 downto 0) => n_pattern_in(31 downto 1),
      O2 => \n_3_gen_pulsers[2].i_puls_1ch\,
      O3 => \n_4_gen_pulsers[2].i_puls_1ch\,
      O80(2 downto 0) => freq_divider(2 downto 0),
      Q(0) => state_2(1),
      pulse_out_en1_in => pulse_out_en1_in
    );
\gen_pulsers[3].i_puls_1ch\: entity work.pulser_1ch_v2_5
    port map (
      D(0) => n_121_i_control_unit,
      I1 => n_250_i_control_unit,
      I10(0) => n_122_i_control_unit,
      I11(0) => n_123_i_control_unit,
      I2 => n_249_i_control_unit,
      I3 => n_248_i_control_unit,
      I4 => n_247_i_control_unit,
      I5 => n_246_i_control_unit,
      I6 => n_245_i_control_unit,
      I7 => n_244_i_control_unit,
      I8 => n_251_i_control_unit,
      I9 => n_205_i_control_unit,
      O1 => \n_2_gen_pulsers[3].i_puls_1ch\,
      O13(30 downto 0) => p_pattern_in(31 downto 1),
      O15(30 downto 0) => clamp_pattern_in(31 downto 1),
      O17(30 downto 0) => n_pattern_in(31 downto 1),
      O2 => \n_3_gen_pulsers[3].i_puls_1ch\,
      O3 => \n_4_gen_pulsers[3].i_puls_1ch\,
      O80(2 downto 0) => freq_divider(2 downto 0),
      Q(0) => state_6(1),
      pulse_out_en2_in => pulse_out_en2_in,
      pulser_clk_IBUF_BUFG => pulser_clk_IBUF_BUFG
    );
\gen_pulsers[4].i_puls_1ch\: entity work.pulser_1ch_v2_6
    port map (
      D(0) => n_124_i_control_unit,
      I1 => n_242_i_control_unit,
      I10(0) => n_125_i_control_unit,
      I11(0) => n_126_i_control_unit,
      I2 => n_241_i_control_unit,
      I3 => n_240_i_control_unit,
      I4 => n_239_i_control_unit,
      I5 => n_238_i_control_unit,
      I6 => n_237_i_control_unit,
      I7 => n_236_i_control_unit,
      I8 => n_243_i_control_unit,
      I9 => n_204_i_control_unit,
      O1 => \n_2_gen_pulsers[4].i_puls_1ch\,
      O13(30 downto 0) => p_pattern_in(31 downto 1),
      O15(30 downto 0) => clamp_pattern_in(31 downto 1),
      O17(30 downto 0) => n_pattern_in(31 downto 1),
      O2 => \n_3_gen_pulsers[4].i_puls_1ch\,
      O3 => \n_4_gen_pulsers[4].i_puls_1ch\,
      O80(2 downto 0) => freq_divider(2 downto 0),
      Q(0) => state_7(1),
      pulse_out_en3_in => pulse_out_en3_in,
      pulser_clk_IBUF_BUFG => pulser_clk_IBUF_BUFG
    );
\gen_pulsers[5].i_puls_1ch\: entity work.pulser_1ch_v2_2
    port map (
      D(0) => n_127_i_control_unit,
      I1 => n_234_i_control_unit,
      I10(0) => n_128_i_control_unit,
      I11(0) => n_129_i_control_unit,
      I2 => n_233_i_control_unit,
      I3 => n_232_i_control_unit,
      I4 => n_231_i_control_unit,
      I5 => n_230_i_control_unit,
      I6 => n_229_i_control_unit,
      I7 => n_228_i_control_unit,
      I8 => n_235_i_control_unit,
      I9 => n_203_i_control_unit,
      O1 => \n_2_gen_pulsers[5].i_puls_1ch\,
      O13(30 downto 0) => p_pattern_in(31 downto 1),
      O15(30 downto 0) => clamp_pattern_in(31 downto 1),
      O17(30 downto 0) => n_pattern_in(31 downto 1),
      O2 => \n_3_gen_pulsers[5].i_puls_1ch\,
      O3 => \n_4_gen_pulsers[5].i_puls_1ch\,
      O80(2 downto 0) => freq_divider(2 downto 0),
      Q(0) => state_3(1),
      pulse_out_en4_in => pulse_out_en4_in,
      pulser_clk_IBUF_BUFG => pulser_clk_IBUF_BUFG
    );
\gen_pulsers[6].i_puls_1ch\: entity work.pulser_1ch_v2
    port map (
      CLK => pulser_clk_IBUF_BUFG,
      D(0) => n_130_i_control_unit,
      I1 => n_226_i_control_unit,
      I10 => \n_0_gen_pulsers[1].i_puls_1ch\,
      I11(0) => n_131_i_control_unit,
      I12(0) => n_132_i_control_unit,
      I2 => n_225_i_control_unit,
      I3 => n_224_i_control_unit,
      I4 => n_223_i_control_unit,
      I5 => n_222_i_control_unit,
      I6 => n_221_i_control_unit,
      I7 => n_220_i_control_unit,
      I8 => n_227_i_control_unit,
      I9 => n_202_i_control_unit,
      O1 => \n_2_gen_pulsers[6].i_puls_1ch\,
      O13(30 downto 0) => p_pattern_in(31 downto 1),
      O15(30 downto 0) => clamp_pattern_in(31 downto 1),
      O17(30 downto 0) => n_pattern_in(31 downto 1),
      O2 => \n_3_gen_pulsers[6].i_puls_1ch\,
      O3 => \n_4_gen_pulsers[6].i_puls_1ch\,
      O4 => \n_5_gen_pulsers[6].i_puls_1ch\,
      O80(2 downto 0) => freq_divider(2 downto 0),
      Q(0) => state(1),
      pulse_out_en1_in => pulse_out_en1_in,
      pulse_out_en2_in => pulse_out_en2_in,
      pulse_out_en3_in => pulse_out_en3_in,
      pulse_out_en4_in => pulse_out_en4_in,
      pulse_out_en5_in => pulse_out_en5_in
    );
\gen_pulsers[7].i_puls_1ch\: entity work.pulser_1ch_v2_3
    port map (
      D(0) => n_133_i_control_unit,
      I1 => n_218_i_control_unit,
      I10(0) => n_134_i_control_unit,
      I11(0) => n_135_i_control_unit,
      I2 => n_217_i_control_unit,
      I3 => n_216_i_control_unit,
      I4 => n_215_i_control_unit,
      I5 => n_214_i_control_unit,
      I6 => n_213_i_control_unit,
      I7 => n_212_i_control_unit,
      I8 => n_219_i_control_unit,
      I9 => n_201_i_control_unit,
      O1 => \n_2_gen_pulsers[7].i_puls_1ch\,
      O13(30 downto 0) => p_pattern_in(31 downto 1),
      O15(30 downto 0) => clamp_pattern_in(31 downto 1),
      O17(30 downto 0) => n_pattern_in(31 downto 1),
      O2 => \n_3_gen_pulsers[7].i_puls_1ch\,
      O3 => \n_4_gen_pulsers[7].i_puls_1ch\,
      O80(2 downto 0) => freq_divider(2 downto 0),
      Q(0) => state_4(1),
      pulse_out_en6_in => pulse_out_en6_in,
      pulser_clk_IBUF_BUFG => pulser_clk_IBUF_BUFG
    );
i_MAXI_read_data: entity work.M_AXI_read_data
    port map (
      D(7) => \M_AXI_RDATA_IBUF[7]\,
      D(6) => \M_AXI_RDATA_IBUF[6]\,
      D(5) => \M_AXI_RDATA_IBUF[5]\,
      D(4) => \M_AXI_RDATA_IBUF[4]\,
      D(3) => \M_AXI_RDATA_IBUF[3]\,
      D(2) => \M_AXI_RDATA_IBUF[2]\,
      D(1) => \M_AXI_RDATA_IBUF[1]\,
      D(0) => \M_AXI_RDATA_IBUF[0]\,
      M_AXI_ACLK_IBUF_BUFG => M_AXI_ACLK_IBUF_BUFG,
      M_AXI_ARESETN_IBUF => M_AXI_ARESETN_IBUF,
      M_AXI_ARREADY_IBUF => M_AXI_ARREADY_IBUF,
      M_AXI_RLAST_IBUF => M_AXI_RLAST_IBUF,
      M_AXI_RVALID_IBUF => M_AXI_RVALID_IBUF,
      O1 => n_0_i_MAXI_read_data,
      O10 => n_81_i_MAXI_read_data,
      O11 => n_82_i_MAXI_read_data,
      O12 => n_83_i_MAXI_read_data,
      O13 => n_84_i_MAXI_read_data,
      O14 => n_85_i_MAXI_read_data,
      O15 => n_86_i_MAXI_read_data,
      O16 => n_87_i_MAXI_read_data,
      O17 => n_88_i_MAXI_read_data,
      O18 => n_89_i_MAXI_read_data,
      O19 => n_90_i_MAXI_read_data,
      O2 => n_1_i_MAXI_read_data,
      O20 => n_91_i_MAXI_read_data,
      O21 => n_92_i_MAXI_read_data,
      O22 => n_93_i_MAXI_read_data,
      O23 => n_94_i_MAXI_read_data,
      O24 => n_95_i_MAXI_read_data,
      O25 => n_96_i_MAXI_read_data,
      O26 => n_97_i_MAXI_read_data,
      O27 => n_98_i_MAXI_read_data,
      O28 => n_99_i_MAXI_read_data,
      O29 => n_100_i_MAXI_read_data,
      O3 => n_74_i_MAXI_read_data,
      O30 => n_101_i_MAXI_read_data,
      O31 => n_102_i_MAXI_read_data,
      O32 => n_103_i_MAXI_read_data,
      O33 => n_104_i_MAXI_read_data,
      O34 => n_105_i_MAXI_read_data,
      O35 => n_106_i_MAXI_read_data,
      O4 => n_75_i_MAXI_read_data,
      O5 => n_76_i_MAXI_read_data,
      O6 => n_77_i_MAXI_read_data,
      O7 => n_78_i_MAXI_read_data,
      O8 => n_79_i_MAXI_read_data,
      O9 => n_80_i_MAXI_read_data,
      data_out_valid => data_out_valid,
      mask_out(7 downto 0) => mask_out(7 downto 0),
      offsets_out(63 downto 0) => offsets_out(63 downto 0),
      rdata_addr_in(31 downto 0) => rdata_addr_in(31 downto 0),
      rdata_valid_in => rdata_valid_in
    );
i_control_unit: entity work.control_unit_s_axi
    port map (
      D(0) => n_16_i_control_unit,
      E(0) => n_14_i_control_unit,
      I1 => n_3_i_stream_proc,
      I10(0) => state_7(1),
      I11(0) => state_3(1),
      I12(0) => state(1),
      I13(0) => state_4(1),
      I14(3) => \S_AXI_AWADDR_IBUF[5]\,
      I14(2) => \S_AXI_AWADDR_IBUF[4]\,
      I14(1) => \S_AXI_AWADDR_IBUF[3]\,
      I14(0) => \S_AXI_AWADDR_IBUF[2]\,
      I15(3) => \S_AXI_ARADDR_IBUF[5]\,
      I15(2) => \S_AXI_ARADDR_IBUF[4]\,
      I15(1) => \S_AXI_ARADDR_IBUF[3]\,
      I15(0) => \S_AXI_ARADDR_IBUF[2]\,
      I2 => n_2_i_receiver,
      I3 => n_127_i_receiver,
      I4(1 downto 0) => state_1(1 downto 0),
      I5 => n_6_i_stream_proc,
      I6(0) => state_0(1),
      I7(0) => state_5(1),
      I8(0) => state_2(1),
      I9(0) => state_6(1),
      O1 => n_0_i_control_unit,
      O10(0) => n_15_i_control_unit,
      O100 => n_231_i_control_unit,
      O101 => n_232_i_control_unit,
      O102 => n_233_i_control_unit,
      O103 => n_234_i_control_unit,
      O104 => n_235_i_control_unit,
      O105 => n_236_i_control_unit,
      O106 => n_237_i_control_unit,
      O107 => n_238_i_control_unit,
      O108 => n_239_i_control_unit,
      O109 => n_240_i_control_unit,
      O11(1 downto 0) => mode_in(1 downto 0),
      O110 => n_241_i_control_unit,
      O111 => n_242_i_control_unit,
      O112 => n_243_i_control_unit,
      O113 => n_244_i_control_unit,
      O114 => n_245_i_control_unit,
      O115 => n_246_i_control_unit,
      O116 => n_247_i_control_unit,
      O117 => n_248_i_control_unit,
      O118 => n_249_i_control_unit,
      O119 => n_250_i_control_unit,
      O12(0) => n_19_i_control_unit,
      O120 => n_251_i_control_unit,
      O121 => n_252_i_control_unit,
      O122 => n_253_i_control_unit,
      O123 => n_254_i_control_unit,
      O124 => n_255_i_control_unit,
      O125 => n_256_i_control_unit,
      O126 => n_257_i_control_unit,
      O127 => n_258_i_control_unit,
      O128 => n_259_i_control_unit,
      O129 => n_260_i_control_unit,
      O13(30 downto 0) => p_pattern_in(31 downto 1),
      O130 => n_261_i_control_unit,
      O131 => n_262_i_control_unit,
      O132 => n_263_i_control_unit,
      O133 => n_264_i_control_unit,
      O134 => n_265_i_control_unit,
      O135 => n_266_i_control_unit,
      O136 => n_267_i_control_unit,
      O137 => n_268_i_control_unit,
      O138 => n_269_i_control_unit,
      O139 => n_270_i_control_unit,
      O14(0) => n_51_i_control_unit,
      O140 => n_271_i_control_unit,
      O141 => n_272_i_control_unit,
      O142 => n_273_i_control_unit,
      O143 => n_274_i_control_unit,
      O144 => n_275_i_control_unit,
      O145(7 downto 0) => mask_in(7 downto 0),
      O15(30 downto 0) => clamp_pattern_in(31 downto 1),
      O16(0) => n_83_i_control_unit,
      O17(30 downto 0) => n_pattern_in(31 downto 1),
      O18(0) => n_115_i_control_unit,
      O19(0) => n_116_i_control_unit,
      O2 => n_1_i_control_unit,
      O20(0) => n_117_i_control_unit,
      O21(0) => n_118_i_control_unit,
      O22(0) => n_119_i_control_unit,
      O23(0) => n_120_i_control_unit,
      O24(0) => n_121_i_control_unit,
      O25(0) => n_122_i_control_unit,
      O26(0) => n_123_i_control_unit,
      O27(0) => n_124_i_control_unit,
      O28(0) => n_125_i_control_unit,
      O29(0) => n_126_i_control_unit,
      O3 => n_4_i_control_unit,
      O30(0) => n_127_i_control_unit,
      O31(0) => n_128_i_control_unit,
      O32(0) => n_129_i_control_unit,
      O33(0) => n_130_i_control_unit,
      O34(0) => n_131_i_control_unit,
      O35(0) => n_132_i_control_unit,
      O36(0) => n_133_i_control_unit,
      O37(0) => n_134_i_control_unit,
      O38(0) => n_135_i_control_unit,
      O39 => n_136_i_control_unit,
      O4 => n_5_i_control_unit,
      O40 => n_137_i_control_unit,
      O41 => n_138_i_control_unit,
      O42 => n_139_i_control_unit,
      O43 => n_140_i_control_unit,
      O44 => n_141_i_control_unit,
      O45 => n_142_i_control_unit,
      O46 => n_143_i_control_unit,
      O47 => n_144_i_control_unit,
      O48 => n_145_i_control_unit,
      O49 => n_146_i_control_unit,
      O5 => n_6_i_control_unit,
      O50 => n_147_i_control_unit,
      O51 => n_148_i_control_unit,
      O52 => n_149_i_control_unit,
      O53 => n_150_i_control_unit,
      O54 => n_151_i_control_unit,
      O55 => n_152_i_control_unit,
      O56 => n_153_i_control_unit,
      O57 => n_154_i_control_unit,
      O58 => n_155_i_control_unit,
      O59 => n_156_i_control_unit,
      O6 => n_7_i_control_unit,
      O60 => n_157_i_control_unit,
      O61 => n_158_i_control_unit,
      O62 => n_159_i_control_unit,
      O63 => n_160_i_control_unit,
      O64 => n_161_i_control_unit,
      O65 => n_162_i_control_unit,
      O66 => n_163_i_control_unit,
      O67 => n_164_i_control_unit,
      O68 => n_165_i_control_unit,
      O69 => n_166_i_control_unit,
      O7 => n_9_i_control_unit,
      O70 => n_167_i_control_unit,
      O71 => n_168_i_control_unit,
      O72 => n_201_i_control_unit,
      O73 => n_202_i_control_unit,
      O74 => n_203_i_control_unit,
      O75 => n_204_i_control_unit,
      O76 => n_205_i_control_unit,
      O77 => n_206_i_control_unit,
      O78 => n_207_i_control_unit,
      O79 => n_208_i_control_unit,
      O8 => n_12_i_control_unit,
      O80(2 downto 0) => freq_divider(2 downto 0),
      O81 => n_212_i_control_unit,
      O82 => n_213_i_control_unit,
      O83 => n_214_i_control_unit,
      O84 => n_215_i_control_unit,
      O85 => n_216_i_control_unit,
      O86 => n_217_i_control_unit,
      O87 => n_218_i_control_unit,
      O88 => n_219_i_control_unit,
      O89 => n_220_i_control_unit,
      O9 => n_13_i_control_unit,
      O90 => n_221_i_control_unit,
      O91 => n_222_i_control_unit,
      O92 => n_223_i_control_unit,
      O93 => n_224_i_control_unit,
      O94 => n_225_i_control_unit,
      O95 => n_226_i_control_unit,
      O96 => n_227_i_control_unit,
      O97 => n_228_i_control_unit,
      O98 => n_229_i_control_unit,
      O99 => n_230_i_control_unit,
      Q(7 downto 0) => mask_out(7 downto 0),
      S_AXI_ACLK_IBUF_BUFG => S_AXI_ACLK_IBUF_BUFG,
      S_AXI_ARESETN_IBUF => S_AXI_ARESETN_IBUF,
      S_AXI_ARVALID_IBUF => S_AXI_ARVALID_IBUF,
      S_AXI_AWVALID_IBUF => S_AXI_AWVALID_IBUF,
      S_AXI_BREADY_IBUF => S_AXI_BREADY_IBUF,
      S_AXI_RREADY_IBUF => S_AXI_RREADY_IBUF,
      \S_AXI_WDATA_IBUF[0]\ => \S_AXI_WDATA_IBUF[0]\,
      \S_AXI_WDATA_IBUF[10]\ => \S_AXI_WDATA_IBUF[10]\,
      \S_AXI_WDATA_IBUF[11]\ => \S_AXI_WDATA_IBUF[11]\,
      \S_AXI_WDATA_IBUF[12]\ => \S_AXI_WDATA_IBUF[12]\,
      \S_AXI_WDATA_IBUF[13]\ => \S_AXI_WDATA_IBUF[13]\,
      \S_AXI_WDATA_IBUF[14]\ => \S_AXI_WDATA_IBUF[14]\,
      \S_AXI_WDATA_IBUF[15]\ => \S_AXI_WDATA_IBUF[15]\,
      \S_AXI_WDATA_IBUF[16]\ => \S_AXI_WDATA_IBUF[16]\,
      \S_AXI_WDATA_IBUF[17]\ => \S_AXI_WDATA_IBUF[17]\,
      \S_AXI_WDATA_IBUF[18]\ => \S_AXI_WDATA_IBUF[18]\,
      \S_AXI_WDATA_IBUF[19]\ => \S_AXI_WDATA_IBUF[19]\,
      \S_AXI_WDATA_IBUF[1]\ => \S_AXI_WDATA_IBUF[1]\,
      \S_AXI_WDATA_IBUF[20]\ => \S_AXI_WDATA_IBUF[20]\,
      \S_AXI_WDATA_IBUF[21]\ => \S_AXI_WDATA_IBUF[21]\,
      \S_AXI_WDATA_IBUF[22]\ => \S_AXI_WDATA_IBUF[22]\,
      \S_AXI_WDATA_IBUF[23]\ => \S_AXI_WDATA_IBUF[23]\,
      \S_AXI_WDATA_IBUF[24]\ => \S_AXI_WDATA_IBUF[24]\,
      \S_AXI_WDATA_IBUF[25]\ => \S_AXI_WDATA_IBUF[25]\,
      \S_AXI_WDATA_IBUF[26]\ => \S_AXI_WDATA_IBUF[26]\,
      \S_AXI_WDATA_IBUF[27]\ => \S_AXI_WDATA_IBUF[27]\,
      \S_AXI_WDATA_IBUF[28]\ => \S_AXI_WDATA_IBUF[28]\,
      \S_AXI_WDATA_IBUF[29]\ => \S_AXI_WDATA_IBUF[29]\,
      \S_AXI_WDATA_IBUF[2]\ => \S_AXI_WDATA_IBUF[2]\,
      \S_AXI_WDATA_IBUF[30]\ => \S_AXI_WDATA_IBUF[30]\,
      \S_AXI_WDATA_IBUF[31]\ => \S_AXI_WDATA_IBUF[31]\,
      \S_AXI_WDATA_IBUF[3]\ => \S_AXI_WDATA_IBUF[3]\,
      \S_AXI_WDATA_IBUF[4]\ => \S_AXI_WDATA_IBUF[4]\,
      \S_AXI_WDATA_IBUF[5]\ => \S_AXI_WDATA_IBUF[5]\,
      \S_AXI_WDATA_IBUF[6]\ => \S_AXI_WDATA_IBUF[6]\,
      \S_AXI_WDATA_IBUF[7]\ => \S_AXI_WDATA_IBUF[7]\,
      \S_AXI_WDATA_IBUF[8]\ => \S_AXI_WDATA_IBUF[8]\,
      \S_AXI_WDATA_IBUF[9]\ => \S_AXI_WDATA_IBUF[9]\,
      \S_AXI_WSTRB_IBUF[0]\ => \S_AXI_WSTRB_IBUF[0]\,
      \S_AXI_WSTRB_IBUF[1]\ => \S_AXI_WSTRB_IBUF[1]\,
      \S_AXI_WSTRB_IBUF[2]\ => \S_AXI_WSTRB_IBUF[2]\,
      \S_AXI_WSTRB_IBUF[3]\ => \S_AXI_WSTRB_IBUF[3]\,
      S_AXI_WVALID_IBUF => S_AXI_WVALID_IBUF,
      adc_data_valid_in => adc_data_valid_in,
      adc_sel => adc_sel,
      data_out_valid => data_out_valid,
      offsets_out(63 downto 0) => offsets_out(63 downto 0),
      prefix_en_in => prefix_en_in,
      pulse_out_en => \n_0_gen_pulsers[1].i_puls_1ch\,
      pulse_out_en0_in => pulse_out_en0_in,
      pulse_out_en1_in => pulse_out_en1_in,
      pulse_out_en2_in => pulse_out_en2_in,
      pulse_out_en3_in => pulse_out_en3_in,
      pulse_out_en4_in => pulse_out_en4_in,
      pulse_out_en5_in => pulse_out_en5_in,
      pulse_out_en6_in => pulse_out_en6_in,
      rdata_addr_in(31 downto 0) => rdata_addr_in(31 downto 0),
      rdata_valid_in => rdata_valid_in,
      receiver_ready => receiver_ready,
      rst_in => rst_in,
      running_out => running_out,
      samples_num(15 downto 0) => samples_num(15 downto 0),
      start_in => start_in,
      test_patt_en => test_patt_en
    );
i_dataToAxis: entity work.dataToAxis
    port map (
      I1 => n_134_i_stream_proc,
      I10 => n_140_i_stream_proc,
      I11 => n_129_i_stream_proc,
      I12 => n_133_i_stream_proc,
      I13 => n_132_i_stream_proc,
      I14 => n_131_i_stream_proc,
      I15 => n_130_i_stream_proc,
      I16(105 downto 94) => data_in(123 downto 112),
      I16(93 downto 81) => data_in(107 downto 95),
      I16(80 downto 69) => data_in(91 downto 80),
      I16(68) => data_in(78),
      I16(67 downto 56) => data_in(75 downto 64),
      I16(55 downto 42) => data_in(61 downto 48),
      I16(41) => data_in(45),
      I16(40 downto 29) => data_in(43 downto 32),
      I16(28 downto 0) => data_in(28 downto 0),
      I17 => n_128_i_stream_proc,
      I18 => n_14_i_stream_proc,
      I19 => n_127_i_stream_proc,
      I2 => n_135_i_stream_proc,
      I20 => n_126_i_stream_proc,
      I21 => n_125_i_stream_proc,
      I22 => n_124_i_stream_proc,
      I23 => n_17_i_stream_proc,
      I24 => n_13_i_stream_proc,
      I25 => n_15_i_stream_proc,
      I3 => n_136_i_stream_proc,
      I4 => n_137_i_stream_proc,
      I5 => n_16_i_stream_proc,
      I6 => n_12_i_stream_proc,
      I7 => n_138_i_stream_proc,
      I8 => n_139_i_stream_proc,
      I9 => n_141_i_stream_proc,
      M_AXIS_ACLK_IBUF_BUFG => M_AXIS_ACLK_IBUF_BUFG,
      M_AXIS_ARESETN_IBUF => M_AXIS_ARESETN_IBUF,
      O1 => n_0_i_dataToAxis,
      O10 => n_9_i_dataToAxis,
      O100 => n_99_i_dataToAxis,
      O101 => n_100_i_dataToAxis,
      O102 => n_101_i_dataToAxis,
      O103 => n_102_i_dataToAxis,
      O104 => n_103_i_dataToAxis,
      O105 => n_104_i_dataToAxis,
      O106 => n_105_i_dataToAxis,
      O107 => n_106_i_dataToAxis,
      O108 => n_107_i_dataToAxis,
      O109 => n_108_i_dataToAxis,
      O11 => n_10_i_dataToAxis,
      O110 => n_109_i_dataToAxis,
      O111 => n_110_i_dataToAxis,
      O112 => n_111_i_dataToAxis,
      O113 => n_112_i_dataToAxis,
      O114 => n_113_i_dataToAxis,
      O115 => n_114_i_dataToAxis,
      O116 => n_115_i_dataToAxis,
      O117 => n_116_i_dataToAxis,
      O118 => n_117_i_dataToAxis,
      O119 => n_118_i_dataToAxis,
      O12 => n_11_i_dataToAxis,
      O120 => n_119_i_dataToAxis,
      O121 => n_120_i_dataToAxis,
      O122 => n_121_i_dataToAxis,
      O123 => n_122_i_dataToAxis,
      O124 => n_123_i_dataToAxis,
      O125 => n_124_i_dataToAxis,
      O126 => n_125_i_dataToAxis,
      O127 => n_126_i_dataToAxis,
      O128 => n_127_i_dataToAxis,
      O129 => n_128_i_dataToAxis,
      O13 => n_12_i_dataToAxis,
      O130 => n_129_i_dataToAxis,
      O131 => n_130_i_dataToAxis,
      O132 => n_131_i_dataToAxis,
      O133 => n_132_i_dataToAxis,
      O134 => n_133_i_dataToAxis,
      O135 => n_134_i_dataToAxis,
      O136 => n_135_i_dataToAxis,
      O137 => n_136_i_dataToAxis,
      O138 => n_137_i_dataToAxis,
      O139 => n_138_i_dataToAxis,
      O14 => n_13_i_dataToAxis,
      O140 => n_139_i_dataToAxis,
      O141 => n_140_i_dataToAxis,
      O142 => n_141_i_dataToAxis,
      O143 => n_142_i_dataToAxis,
      O144 => n_143_i_dataToAxis,
      O145 => n_144_i_dataToAxis,
      O146 => n_145_i_dataToAxis,
      O147 => n_146_i_dataToAxis,
      O148 => n_147_i_dataToAxis,
      O149 => n_148_i_dataToAxis,
      O15 => n_14_i_dataToAxis,
      O150 => n_149_i_dataToAxis,
      O151 => n_150_i_dataToAxis,
      O152 => n_151_i_dataToAxis,
      O16 => n_15_i_dataToAxis,
      O17 => n_16_i_dataToAxis,
      O18 => n_17_i_dataToAxis,
      O19 => n_18_i_dataToAxis,
      O2 => n_1_i_dataToAxis,
      O20 => n_19_i_dataToAxis,
      O21 => n_20_i_dataToAxis,
      O22 => n_21_i_dataToAxis,
      O23 => n_22_i_dataToAxis,
      O24 => n_23_i_dataToAxis,
      O25 => n_24_i_dataToAxis,
      O26 => n_25_i_dataToAxis,
      O27 => n_26_i_dataToAxis,
      O28 => n_27_i_dataToAxis,
      O29 => n_28_i_dataToAxis,
      O3 => n_2_i_dataToAxis,
      O30 => n_29_i_dataToAxis,
      O31 => n_30_i_dataToAxis,
      O32 => n_31_i_dataToAxis,
      O33 => n_32_i_dataToAxis,
      O34 => n_33_i_dataToAxis,
      O35 => n_34_i_dataToAxis,
      O36 => n_35_i_dataToAxis,
      O37 => n_36_i_dataToAxis,
      O38 => n_37_i_dataToAxis,
      O39 => n_38_i_dataToAxis,
      O4 => n_3_i_dataToAxis,
      O40 => n_39_i_dataToAxis,
      O41 => n_40_i_dataToAxis,
      O42 => n_41_i_dataToAxis,
      O43 => n_42_i_dataToAxis,
      O44 => n_43_i_dataToAxis,
      O45 => n_44_i_dataToAxis,
      O46 => n_45_i_dataToAxis,
      O47 => n_46_i_dataToAxis,
      O48 => n_47_i_dataToAxis,
      O49 => n_48_i_dataToAxis,
      O5 => n_4_i_dataToAxis,
      O50 => n_49_i_dataToAxis,
      O51 => n_50_i_dataToAxis,
      O52 => n_51_i_dataToAxis,
      O53 => n_52_i_dataToAxis,
      O54 => n_53_i_dataToAxis,
      O55 => n_54_i_dataToAxis,
      O56 => n_55_i_dataToAxis,
      O57 => n_56_i_dataToAxis,
      O58 => n_57_i_dataToAxis,
      O59 => n_58_i_dataToAxis,
      O6 => n_5_i_dataToAxis,
      O60 => n_59_i_dataToAxis,
      O61 => n_60_i_dataToAxis,
      O62 => n_61_i_dataToAxis,
      O63 => n_62_i_dataToAxis,
      O64 => n_63_i_dataToAxis,
      O65 => n_64_i_dataToAxis,
      O66 => n_65_i_dataToAxis,
      O67 => n_66_i_dataToAxis,
      O68 => n_67_i_dataToAxis,
      O69 => n_68_i_dataToAxis,
      O7 => n_6_i_dataToAxis,
      O70 => n_69_i_dataToAxis,
      O71 => n_70_i_dataToAxis,
      O72 => n_71_i_dataToAxis,
      O73 => n_72_i_dataToAxis,
      O74 => n_73_i_dataToAxis,
      O75 => n_74_i_dataToAxis,
      O76 => n_75_i_dataToAxis,
      O77 => n_76_i_dataToAxis,
      O78 => n_77_i_dataToAxis,
      O79 => n_78_i_dataToAxis,
      O8 => n_7_i_dataToAxis,
      O80 => n_79_i_dataToAxis,
      O81 => n_80_i_dataToAxis,
      O82 => n_81_i_dataToAxis,
      O83 => n_82_i_dataToAxis,
      O84 => n_83_i_dataToAxis,
      O85 => n_84_i_dataToAxis,
      O86 => n_85_i_dataToAxis,
      O87 => n_86_i_dataToAxis,
      O88 => n_87_i_dataToAxis,
      O89 => n_88_i_dataToAxis,
      O9 => n_8_i_dataToAxis,
      O90 => n_89_i_dataToAxis,
      O91 => n_90_i_dataToAxis,
      O92 => n_91_i_dataToAxis,
      O93 => n_92_i_dataToAxis,
      O94 => n_93_i_dataToAxis,
      O95 => n_94_i_dataToAxis,
      O96 => n_95_i_dataToAxis,
      O97 => n_96_i_dataToAxis,
      O98 => n_97_i_dataToAxis,
      O99 => n_98_i_dataToAxis,
      data_in_valid => data_in_valid,
      stream_mode => stream_mode
    );
i_receiver: entity work.receiver
    port map (
      CLK => CLK,
      CLKB => CLK,
      I1 => n_12_i_control_unit,
      I2 => n_9_i_stream_proc,
      I3 => n_7_i_stream_proc,
      I34(7) => n_6_i_receiver,
      I34(6) => n_7_i_receiver,
      I34(5) => n_8_i_receiver,
      I34(4) => n_9_i_receiver,
      I34(3) => n_10_i_receiver,
      I34(2) => n_11_i_receiver,
      I34(1) => n_12_i_receiver,
      I34(0) => n_13_i_receiver,
      I4 => n_8_i_stream_proc,
      I5 => n_11_i_stream_proc,
      I6 => n_10_i_stream_proc,
      O1 => n_1_i_receiver,
      O10 => n_121_i_receiver,
      O11 => n_122_i_receiver,
      O12 => n_123_i_receiver,
      O13 => n_124_i_receiver,
      O14 => n_125_i_receiver,
      O15 => n_126_i_receiver,
      O16 => n_127_i_receiver,
      O2 => n_2_i_receiver,
      O3(100) => adc_data_in(126),
      O3(99 downto 88) => adc_data_in(123 downto 112),
      O3(87) => adc_data_in(110),
      O3(86 downto 73) => adc_data_in(107 downto 94),
      O3(72 downto 59) => adc_data_in(91 downto 78),
      O3(58 downto 47) => adc_data_in(75 downto 64),
      O3(46 downto 32) => adc_data_in(61 downto 47),
      O3(31) => adc_data_in(45),
      O3(30 downto 18) => adc_data_in(43 downto 31),
      O3(17 downto 5) => adc_data_in(28 downto 16),
      O3(4) => adc_data_in(12),
      O3(3) => adc_data_in(10),
      O3(2 downto 1) => adc_data_in(5 downto 4),
      O3(0) => adc_data_in(1),
      O4 => n_115_i_receiver,
      O5 => n_116_i_receiver,
      O6 => n_117_i_receiver,
      O7 => n_118_i_receiver,
      O8 => n_119_i_receiver,
      O9 => n_120_i_receiver,
      Q(1 downto 0) => state_1(1 downto 0),
      adc_clk_in_n => adc_clk_in_n,
      adc_clk_in_p => adc_clk_in_p,
      adc_data_valid_in => adc_data_valid_in,
      adc_sel => adc_sel,
      din_n(7 downto 0) => din_n(7 downto 0),
      din_p(7 downto 0) => din_p(7 downto 0),
      prefix_en_in => prefix_en_in,
      receiver_ready => receiver_ready,
      rst_in => rst_in,
      test_patt_en => test_patt_en
    );
i_stream_proc: entity work.stream_proc
    port map (
      D(0) => n_16_i_control_unit,
      E(0) => n_14_i_control_unit,
      I1 => n_13_i_control_unit,
      I10 => n_6_i_dataToAxis,
      I11 => n_21_i_dataToAxis,
      I12 => n_19_i_dataToAxis,
      I13 => n_23_i_dataToAxis,
      I14 => n_20_i_dataToAxis,
      I15 => n_18_i_dataToAxis,
      I16 => n_124_i_receiver,
      I17 => n_118_i_receiver,
      I18 => n_123_i_receiver,
      I19 => n_117_i_receiver,
      I2 => n_1_i_receiver,
      I20 => n_122_i_receiver,
      I21 => n_116_i_receiver,
      I22 => n_121_i_receiver,
      I23 => n_115_i_receiver,
      I24 => n_2_i_dataToAxis,
      I25 => n_3_i_dataToAxis,
      I26 => n_4_i_dataToAxis,
      I27 => n_5_i_dataToAxis,
      I28 => n_10_i_dataToAxis,
      I29 => n_11_i_dataToAxis,
      I3 => n_9_i_control_unit,
      I30 => n_15_i_dataToAxis,
      I31 => n_14_i_dataToAxis,
      I32(0) => n_15_i_control_unit,
      I33(7 downto 0) => mask_in(7 downto 0),
      I34(7) => n_6_i_receiver,
      I34(6) => n_7_i_receiver,
      I34(5) => n_8_i_receiver,
      I34(4) => n_9_i_receiver,
      I34(3) => n_10_i_receiver,
      I34(2) => n_11_i_receiver,
      I34(1) => n_12_i_receiver,
      I34(0) => n_13_i_receiver,
      I35 => n_136_i_control_unit,
      I4 => n_120_i_receiver,
      I5 => n_125_i_receiver,
      I6 => n_119_i_receiver,
      I7 => n_126_i_receiver,
      I8 => n_7_i_dataToAxis,
      I9 => n_22_i_dataToAxis,
      M_AXIS_ARESETN_IBUF => M_AXIS_ARESETN_IBUF,
      O1 => n_3_i_stream_proc,
      O10 => n_14_i_stream_proc,
      O11(1 downto 0) => mode_in(1 downto 0),
      O12 => n_15_i_stream_proc,
      O13 => n_16_i_stream_proc,
      O14 => n_17_i_stream_proc,
      O15(105 downto 94) => data_in(123 downto 112),
      O15(93 downto 81) => data_in(107 downto 95),
      O15(80 downto 69) => data_in(91 downto 80),
      O15(68) => data_in(78),
      O15(67 downto 56) => data_in(75 downto 64),
      O15(55 downto 42) => data_in(61 downto 48),
      O15(41) => data_in(45),
      O15(40 downto 29) => data_in(43 downto 32),
      O15(28 downto 0) => data_in(28 downto 0),
      O16 => n_124_i_stream_proc,
      O17 => n_125_i_stream_proc,
      O18 => n_126_i_stream_proc,
      O19 => n_127_i_stream_proc,
      O2 => n_6_i_stream_proc,
      O20 => n_128_i_stream_proc,
      O21 => n_129_i_stream_proc,
      O22 => n_130_i_stream_proc,
      O23 => n_131_i_stream_proc,
      O24 => n_132_i_stream_proc,
      O25 => n_133_i_stream_proc,
      O26 => n_134_i_stream_proc,
      O27 => n_135_i_stream_proc,
      O28 => n_136_i_stream_proc,
      O29 => n_137_i_stream_proc,
      O3 => n_7_i_stream_proc,
      O30 => n_138_i_stream_proc,
      O31 => n_139_i_stream_proc,
      O32 => n_140_i_stream_proc,
      O33 => n_141_i_stream_proc,
      O4 => n_8_i_stream_proc,
      O5 => n_9_i_stream_proc,
      O6 => n_10_i_stream_proc,
      O7 => n_11_i_stream_proc,
      O8 => n_12_i_stream_proc,
      O9 => n_13_i_stream_proc,
      Q(1 downto 0) => state_1(1 downto 0),
      adc_data_in(100) => adc_data_in(126),
      adc_data_in(99 downto 88) => adc_data_in(123 downto 112),
      adc_data_in(87) => adc_data_in(110),
      adc_data_in(86 downto 73) => adc_data_in(107 downto 94),
      adc_data_in(72 downto 59) => adc_data_in(91 downto 78),
      adc_data_in(58 downto 47) => adc_data_in(75 downto 64),
      adc_data_in(46 downto 32) => adc_data_in(61 downto 47),
      adc_data_in(31) => adc_data_in(45),
      adc_data_in(30 downto 18) => adc_data_in(43 downto 31),
      adc_data_in(17 downto 5) => adc_data_in(28 downto 16),
      adc_data_in(4) => adc_data_in(12),
      adc_data_in(3) => adc_data_in(10),
      adc_data_in(2 downto 1) => adc_data_in(5 downto 4),
      adc_data_in(0) => adc_data_in(1),
      adc_data_valid_in => adc_data_valid_in,
      data_in_valid => data_in_valid,
      running_out => running_out,
      samples_num(15 downto 0) => samples_num(15 downto 0),
      start_in => start_in,
      stream_mode => stream_mode
    );
intr_out_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => n_5_i_control_unit,
      O => intr_out
    );
\pulse_out_clamp_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_3_gen_pulsers[0].i_puls_1ch\,
      O => pulse_out_clamp(0)
    );
\pulse_out_clamp_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_3_gen_pulsers[1].i_puls_1ch\,
      O => pulse_out_clamp(1)
    );
\pulse_out_clamp_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_3_gen_pulsers[2].i_puls_1ch\,
      O => pulse_out_clamp(2)
    );
\pulse_out_clamp_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_3_gen_pulsers[3].i_puls_1ch\,
      O => pulse_out_clamp(3)
    );
\pulse_out_clamp_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_3_gen_pulsers[4].i_puls_1ch\,
      O => pulse_out_clamp(4)
    );
\pulse_out_clamp_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_3_gen_pulsers[5].i_puls_1ch\,
      O => pulse_out_clamp(5)
    );
\pulse_out_clamp_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_3_gen_pulsers[6].i_puls_1ch\,
      O => pulse_out_clamp(6)
    );
\pulse_out_clamp_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_3_gen_pulsers[7].i_puls_1ch\,
      O => pulse_out_clamp(7)
    );
pulse_out_en_OBUF_inst: unisim.vcomponents.OBUF
    port map (
      I => \n_5_gen_pulsers[0].i_puls_1ch\,
      O => pulse_out_en
    );
\pulse_out_n_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_4_gen_pulsers[0].i_puls_1ch\,
      O => pulse_out_n(0)
    );
\pulse_out_n_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_4_gen_pulsers[1].i_puls_1ch\,
      O => pulse_out_n(1)
    );
\pulse_out_n_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_4_gen_pulsers[2].i_puls_1ch\,
      O => pulse_out_n(2)
    );
\pulse_out_n_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_4_gen_pulsers[3].i_puls_1ch\,
      O => pulse_out_n(3)
    );
\pulse_out_n_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_4_gen_pulsers[4].i_puls_1ch\,
      O => pulse_out_n(4)
    );
\pulse_out_n_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_4_gen_pulsers[5].i_puls_1ch\,
      O => pulse_out_n(5)
    );
\pulse_out_n_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_4_gen_pulsers[6].i_puls_1ch\,
      O => pulse_out_n(6)
    );
\pulse_out_n_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_4_gen_pulsers[7].i_puls_1ch\,
      O => pulse_out_n(7)
    );
\pulse_out_p_OBUF[0]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_2_gen_pulsers[0].i_puls_1ch\,
      O => pulse_out_p(0)
    );
\pulse_out_p_OBUF[1]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_2_gen_pulsers[1].i_puls_1ch\,
      O => pulse_out_p(1)
    );
\pulse_out_p_OBUF[2]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_2_gen_pulsers[2].i_puls_1ch\,
      O => pulse_out_p(2)
    );
\pulse_out_p_OBUF[3]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_2_gen_pulsers[3].i_puls_1ch\,
      O => pulse_out_p(3)
    );
\pulse_out_p_OBUF[4]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_2_gen_pulsers[4].i_puls_1ch\,
      O => pulse_out_p(4)
    );
\pulse_out_p_OBUF[5]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_2_gen_pulsers[5].i_puls_1ch\,
      O => pulse_out_p(5)
    );
\pulse_out_p_OBUF[6]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_2_gen_pulsers[6].i_puls_1ch\,
      O => pulse_out_p(6)
    );
\pulse_out_p_OBUF[7]_inst\: unisim.vcomponents.OBUF
    port map (
      I => \n_2_gen_pulsers[7].i_puls_1ch\,
      O => pulse_out_p(7)
    );
pulser_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
    port map (
      I => pulser_clk_IBUF,
      O => pulser_clk_IBUF_BUFG
    );
pulser_clk_IBUF_inst: unisim.vcomponents.IBUF
    port map (
      I => pulser_clk,
      O => pulser_clk_IBUF
    );
end STRUCTURE;
