> alta::tcl_whisper "Cmd : [alta::prog_path] [alta::prog_version]([alta::prog_subversion])\n"
Cmd : F:/fpga1/agm32/AgRV_pio/packages/tool-agrv_logic/bin/af.exe 2023.12.b0(351a5c37)
> alta::tcl_whisper "Args : [string map {\{ \" \} \"} $tcl_cmd_args]\n"
Args : -X "set QUARTUS_SDC true" -X "set FITTING Auto" -X "set FITTER full" -X "set EFFORT high" -X "set HOLDX default" -X "set SKEW   basic" -X "set MODE QUARTUS" -X "set FLOW ALL" -F ./af_run.tcl
> 
> set_seed_rand $SEED
> set ar_timing_derate ${TIMING_DERATE}
> 
> date_time
Thu Mar 21 15:28:09 2024
> if { [file exists [file join . ${DESIGN}.pre.asf]] } {
  alta::tcl_highlight "Using pre-ASF file ${DESIGN}.pre.asf.\n"
  source [file join . ${DESIGN}.pre.asf]
}
Using pre-ASF file example_board.pre.asf.
> # pio_begin  >>>>>> DO NOT MODIFY THIS SECTION! >>>>>>
> set BOARD_PLL_CLKIN PIN_HSE
> set db_io_name_priority true
> set ip_pll_vco_lowpower true
> set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION "OFF"
> # pio_end    <<<<<< DO NOT MODIFY THIS SECTION! <<<<<<
> 
> set LOAD_DB    false
> set LOAD_PLACE false
> set LOAD_ROUTE false
> if { $FLOW == "LOAD" || $FLOW == "CHECK" || $FLOW == "PROBE" } {
  set LOAD_DB    true
  set LOAD_PLACE true
  set LOAD_ROUTE true
} elseif { $FLOW == "R" || $FLOW == "ROUTE" } {
  set LOAD_DB    true
  set LOAD_PLACE true
}
> 
> set ORIGINAL_QSF "./example_board.qsf"
> set ORIGINAL_PIN ""
> 
> #################################################################################
> 
> while (1) {
if { [info exists CORNER] } { set_mode -corner $CORNER; }

eval "load_architect ${no_route} -type ${DEVICE} 1 1 1000 1000"
foreach ip_file $IP_FILES { read_ip $ip_file; }


if { $FLOW == "GEN" } {
  if { ! [info exists CONFIG_BITS] } {
    set CONFIG_BITS [file join ${RESULT_DIR} ${DESIGN}.bin]
  }
  if { [llength $CONFIG_BITS] > 1 } {
    if { ! [info exists BOOT_BINARY] } {
      set BOOT_BINARY [file join ${RESULT_DIR} ${DESIGN}_boot.bin]
    }
    if { ! [info exists CONFIG_ADDRESSES] } {
      set CONFIG_ADDRESSES ""
    }
    generate_binary -master $BOOT_BINARY -inputs $CONFIG_BITS -address $CONFIG_ADDRESSES
  } else {
    set CONFIG_ROOT   [file rootname [lindex $CONFIG_BITS 0]]
    set SLAVE_RBF     "${CONFIG_ROOT}_slave.rbf"
    set MASTER_BINARY "${CONFIG_ROOT}_master.bin"
    if { [file exists [lindex $CONFIG_BITS 0]] } {
      generate_binary -slave  $SLAVE_RBF     -inputs [lindex $CONFIG_BITS 0] -reverse
      generate_binary -master $MASTER_BINARY -inputs [lindex $CONFIG_BITS 0]
    }
    if { ! [info exists BOOT_BINARY] } {
      set BOOT_BINARY $MASTER_BINARY
    }
  }
  set PRG_FILE [file rootname $BOOT_BINARY].prg
  set AS_FILE  [file rootname $BOOT_BINARY]_as.prg
  generate_programming_file $BOOT_BINARY -erase $ERASE \
                            -program $PROGRAM -verify $VERIFY -offset $OFFSET \
                            -prg $PRG_FILE -as $AS_FILE
  break
}

if { $LOAD_DB } {
  load_db -top ${TOP_MODULE}
  set sdc [file join . ${DESIGN}.adc]
  if { ! [file exists $sdc] } { set sdc [file join . ${DESIGN}.sdc]; }
  if { [file exists $sdc] } { read_sdc $sdc; }

} elseif { $MODE == "QUARTUS" } {
  set verilog ${DESIGN}.vo
  set is_migrated false
  if { ! [file exists $verilog] } {
    set verilog [file join . simulation modelsim ${DESIGN}.vo]
    set is_migrated true
  }
  if { ! [file exists $verilog] } {
    error "Can not find design verilog file $verilog"
  }
  alta::tcl_highlight "Using design verilog file $verilog.\n"
  set ret [read_design -top ${TOP_MODULE} -ve $VE_FILE -qsf $ORIGINAL_QSF $verilog -hierachy 1]
  if { !$ret } { exit -1; }

  set sdc [file join . ${DESIGN}.adc]
  if { ! [file exists $sdc] } { set sdc [file join . ${DESIGN}.sdc]; }
  if { ! [file exists $sdc] } {
    alta::tcl_warn "Can not find design SDC file $sdc"
  } else {
    alta::tcl_highlight "Using design SDC file $sdc.\n"
    read_sdc $sdc
  }

} elseif { $MODE == "SYNPLICITY" || $MODE == "NATIVE" } {
  set db_gclk_assignment_level 2
  set verilog ${DESIGN}.vqm
  set is_migrated false
  if { ! [file exists $verilog] } {
    error "Can not find design verilog file $verilog"
  }

  set sdc [file join . ${DESIGN}.adc]
  if { ! [file exists $sdc] } { set sdc [file join . ${DESIGN}.sdc]; }
  alta::tcl_highlight "Using design verilog file $verilog.\n"
  if { ! [file exists $sdc] } {
    alta::tcl_warn "Can not find design SDC file $sdc"
    set ret [read_design_and_pack -sdc $sdc  -top ${TOP_MODULE} $verilog]
  } else {
    alta::tcl_highlight "Using design SDC file $sdc.\n"
    set ret [read_design_and_pack -top ${TOP_MODULE} $verilog]
  }
  if { !$ret } { exit -1; }

} else {
  error "Unsupported mode $MODE"
}

if { $FLOW == "PACK" } { break }

if { [info exists FITTING] } {
  if { $FITTING == "Auto" } { set FITTING auto; }
  set_mode -fitting $FITTING
}
if { [info exists FITTER] } {
  if { $FITTER == "Auto" } {
    if { $MODE == "QUARTUS" } { set FITTER hybrid; } else { set FITTER full; }
  }
  if { $MODE == "SYNPLICITY" || $MODE == "NATIVE" } { set FITTER full; }
  set_mode -fitter $FITTER
}
if { [info exists EFFORT] } { set_mode -effort $EFFORT; }
if { [info exists SKEW  ] } { set_mode -skew   $SKEW  ; }
if { [info exists SKOPE ] } { set_mode -skope  $SKOPE ; }
if { [info exists HOLDX ] } { set_mode -holdx  $HOLDX; }
if { [info exists TUNING] } { set_mode -tuning $TUNING; }
if { [info exists TARGET] } { set_mode -target $TARGET; }
if { [info exists PRESET] } { set_mode -preset $PRESET; }
if { [info exists ADJUST] } { set pl_criticality_wadjust $ADJUST; }

set alta_aqf [file join $::alta_work alta.aqf]
if { $LOAD_DB } {
  # Empty
} elseif { true } {
  if { $ORIGINAL_PIN != "" } {
    if { [file exists $VE_FILE] } {
      set ORIGINAL_PIN ""
    } elseif { $ORIGINAL_PIN == "-" } {
      set ORIGINAL_PIN ""
    } elseif { ! [file exists $ORIGINAL_PIN] } {
      if { $is_migrated } {
        error "Can not find design PIN file $ORIGINAL_PIN, please compile design first"
      }
      set ORIGINAL_PIN ""
    }
  }
  if { $ORIGINAL_QSF != "" } {
    if { $ORIGINAL_QSF == "-" } {
      set ORIGINAL_QSF ""
    } elseif { ! [file exists $ORIGINAL_QSF] } {
      if { $is_migrated } {
        error "Can not find design exported QSF file $ORIGINAL_QSF, please export assigments first"
      }
    }
  }
  alta::convert_quartus_settings_cmd $ORIGINAL_QSF $ORIGINAL_PIN $alta_aqf
}
if { [file exists "$alta_aqf"] } {
  alta::tcl_highlight "Using AQF file $alta_aqf.\n"
  source "$alta_aqf"
}
if { [file exists [file join . ${DESIGN}.asf]] } {
  alta::tcl_highlight "Using ASF file ${DESIGN}.asf.\n"
  source [file join . ${DESIGN}.asf]
}

if { $FLOW == "PROBE" } {
  set ret [place_pseudo -user_io -place_io -place_pll -place_gclk]
  if { !$ret } { exit -1 }

  set force ""
  if { [info exists PROBE_FORCE] && $PROBE_FORCE } { set force "-force" }
  eval "probe_design -froms {${PROBE_FROMS}} -tos {${PROBE_TOS}} ${force}"

} elseif { $FLOW == "CHECK" } {
  set ret [place_pseudo -user_io -place_io -place_pll -place_gclk]
  if { !$ret } { exit -1 }

  if { [file exists [file join . ${DESIGN}.chk]] } {
    alta::tcl_highlight "Using CHK file ${DESIGN}.chk.\n"
    source [file join . ${DESIGN}.chk]
    place_design -dry
    check_design -rule led_guide
  } else {
    error "Can not find design CHECK file ${DESIGN}.chk"
  }

} else {
  set ret [place_pseudo -user_io -place_io -place_pll -place_gclk -warn_io]
  if { !$ret } { exit -1 }

  set org_place ""
  set load_place ""
  set load_route ""
  set quiet ""
  if {  $ORG_PLACE } { set  org_place "-org_place" ; }
  if { $LOAD_PLACE } { set load_place "-load_place"; }
  if { $LOAD_ROUTE } { set load_route "-load_route"; }
  eval "place_and_route_design $org_place $load_place $load_route \
                               -retry $RETRY $seed_rand $quiet"
}

date_time
if { $FLOW != "CHECK" } {
if { $FLOW != "PROBE" } {
report_timing -verbose 2 -setup -file $::alta_work/setup.rpt.gz
report_timing -verbose 1 -setup -file $::alta_work/setup_summary.rpt
report_timing -verbose 2 -hold -file $::alta_work/hold.rpt.gz
report_timing -verbose 1 -hold -file $::alta_work/hold_summary.rpt

set ta_report_auto_constraints 0
report_timing -fmax -file $::alta_work/fmax.rpt
report_timing -xfer -file $::alta_work/xfer.rpt
set ta_report_auto_constraints $ta_report_auto

set ta_dump_uncovered 1
report_timing -verbose 1 -coverage >! $::alta_work/coverage.rpt.gz
set ta_dump_uncovered -1


if { ! [info exists rt_report_timing_fast] } {
  set rt_report_timing_fast false
}
if { $rt_report_timing_fast } {
  set_timing_corner fast
  route_delay -quiet
  report_timing -verbose 2 -setup -file $::alta_work/setup_fast.rpt.gz
  report_timing -verbose 1 -setup -file $::alta_work/setup_fast_summary.rpt
  report_timing -verbose 2 -hold -file $::alta_work/hold_fast.rpt.gz
  report_timing -verbose 1 -hold -file $::alta_work/hold_fast_summary.rpt
  set ta_report_auto_constraints 0
  report_timing -fmax -file $::alta_work/fmax_fast.rpt
  report_timing -xfer -file $::alta_work/xfer_fast.rpt
  set ta_report_auto_constraints $ta_report_auto
}

write_routed_design "${RESULT_DIR}/${RESULT}_routed.v"
}

bitgen normal -prg "${RESULT_DIR}/${RESULT}.prg" -bin "${RESULT_DIR}/${RESULT}.bin"
if { true } {
alta::bin_to_asc "${RESULT_DIR}/${RESULT}.bin" "${RESULT_DIR}/${RESULT}.inc"
set python_exe [expr {$tcl_platform(platform) eq "unix" ? "python3" : "python.exe"}]
if { ! [ info exist BATCH_ARG ] } {
  set BATCH_ARG ""
}
set LOGIC_COMPRESS [alta::get_global_assignment_cmd ON_CHIP_BITSTREAM_DECOMPRESSION false]
if { [string toupper $LOGIC_COMPRESS] != "OFF" } {
  set BATCH_ARG "$BATCH_ARG --logic-compress"
}
set GEN_BATCH "{[alta::prog_home]/python_dist/$python_exe} {[alta::prog_home]/pio/gen_batch}\
  -d [[alta::get_device_info_cmd $DEVICE] device_id]\
  -i 0xbff5105000730062aa234371030002b7\
  -o ${RESULT_DIR}/${RESULT}_batch.bin\
  --logic-config ${RESULT_DIR}/${RESULT}.bin\
  --logic-address 0x80007000\
  $BATCH_ARG"
alta::tcl_highlight "Generating batch file: $GEN_BATCH\n"
eval exec $GEN_BATCH
} else {
bitgen sram -prg "${RESULT_DIR}/${RESULT}_sram.prg"
bitgen download -bin "${RESULT_DIR}/${RESULT}.bin" -svf "${RESULT_DIR}/${RESULT}_download.svf"
generate_binary -slave "${RESULT_DIR}/${RESULT}_slave.rbf" \
                -inputs "${RESULT_DIR}/${RESULT}.bin" -reverse
generate_binary -master "${RESULT_DIR}/${RESULT}_master.bin" \
                -inputs "${RESULT_DIR}/${RESULT}.bin"
generate_programming_file "${RESULT_DIR}/${RESULT}_master.bin" -prg "${RESULT_DIR}/${RESULT}_master.prg" \
  -as "${RESULT_DIR}/${RESULT}_master_as.prg" -hybrid "${RESULT_DIR}/${RESULT}_hybrid.prg"
}
}
break
}
Total IO  : 150
Total Pin : 128/17
Top array is built.
Loading architect libraries...
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 48MB (48MB)
Loading route table...
## CPU time: 0:0:6, REAL time: 0:0:6
## Memory Usage: 305MB (305MB)
Using design verilog file ./simulation/modelsim/example_board.vo.
Preparing design...
Info: Rename duplicated module cell alta_adc to alta_adc_duplicated at ./alta_db/flatten.vx:1.
Info: Rename duplicated module cell alta_rv32 to alta_rv32_duplicated at ./alta_db/flatten.vx:62.
Info: Removing bbox feeder slice ext_dma_DMACBREQ[0] driving BBOX rv32|ext_dma_DMACBREQ[0].
Info: Removing bbox feeder slice ext_dma_DMACCLR[0] driven by BBOX rv32|ext_dma_DMACCLR[0].
Info: Removing bbox feeder slice gpio4_io_in[1] driving BBOX rv32|gpio4_io_in[1].
Info: Removing bbox feeder slice gpio4_io_in[2] driving BBOX rv32|gpio4_io_in[2].
Info: Removing bbox feeder slice gpio4_io_in[3] driving BBOX rv32|gpio4_io_in[3].
Info: Removing bbox feeder slice gpio4_io_out_data[1] driven by BBOX rv32|gpio4_io_out_data[1].
Info: Removing bbox feeder slice gpio4_io_out_data[2] driven by BBOX rv32|gpio4_io_out_data[2].
Info: Removing bbox feeder slice gpio4_io_out_data[3] driven by BBOX rv32|gpio4_io_out_data[3].
Info: Removing bbox feeder slice gpio4_io_out_en[1] driven by BBOX rv32|gpio4_io_out_en[1].
Info: Removing bbox feeder slice gpio4_io_out_en[2] driven by BBOX rv32|gpio4_io_out_en[2].
Info: Removing bbox feeder slice gpio4_io_out_en[3] driven by BBOX rv32|gpio4_io_out_en[3].
Info: Removing bbox feeder slice gpio6_io_in[1] driving BBOX rv32|gpio6_io_in[1].
Info: Removing bbox feeder slice gpio7_io_out_data[6] driven by BBOX rv32|gpio7_io_out_data[6].
Info: Removing bbox feeder slice gpio7_io_out_en[6] driven by BBOX rv32|gpio7_io_out_en[6].
Info: Removing bbox feeder slice macro_inst|gen_per[0].gen_adc.adc_inst|adc_en~_wirecell driving BBOX macro_inst|gen_per[0].gen_adc.adc_inst|adc_inst|enb inverted.
Info: Removing bbox feeder slice macro_inst|gen_per[0].gen_adc.adc_inst|apb_db[11]~feeder driven by BBOX macro_inst|gen_per[0].gen_adc.adc_inst|adc_inst|db[11].
Info: Removing bbox feeder slice macro_inst|gen_per[0].gen_adc.adc_inst|apb_db[5]~feeder driven by BBOX macro_inst|gen_per[0].gen_adc.adc_inst|adc_inst|db[5].
Info: Removing bbox feeder slice macro_inst|gen_per[0].gen_adc.adc_inst|apb_db[7]~feeder driven by BBOX macro_inst|gen_per[0].gen_adc.adc_inst|adc_inst|db[7].
Info: Removing bbox feeder slice macro_inst|gen_per[0].gen_adc.adc_inst|apb_db[8]~feeder driven by BBOX macro_inst|gen_per[0].gen_adc.adc_inst|adc_inst|db[8].
Info: Removing bbox feeder slice macro_inst|gen_per[0].gen_adc.adc_inst|apb_db[9]~feeder driven by BBOX macro_inst|gen_per[0].gen_adc.adc_inst|adc_inst|db[9].
Info: Removing bbox feeder slice mem_ahb_haddr[10] driven by BBOX rv32|mem_ahb_haddr[10].
Info: Removing bbox feeder slice mem_ahb_haddr[11] driven by BBOX rv32|mem_ahb_haddr[11].
Info: Removing bbox feeder slice mem_ahb_haddr[12] driven by BBOX rv32|mem_ahb_haddr[12].
Info: Removing bbox feeder slice mem_ahb_haddr[13] driven by BBOX rv32|mem_ahb_haddr[13].
Info: Removing bbox feeder slice mem_ahb_haddr[14] driven by BBOX rv32|mem_ahb_haddr[14].
Info: Removing bbox feeder slice mem_ahb_haddr[15] driven by BBOX rv32|mem_ahb_haddr[15].
Info: Removing bbox feeder slice mem_ahb_haddr[2] driven by BBOX rv32|mem_ahb_haddr[2].
Info: Removing bbox feeder slice mem_ahb_haddr[3] driven by BBOX rv32|mem_ahb_haddr[3].
Info: Removing bbox feeder slice mem_ahb_haddr[4] driven by BBOX rv32|mem_ahb_haddr[4].
Info: Removing bbox feeder slice mem_ahb_haddr[5] driven by BBOX rv32|mem_ahb_haddr[5].
Info: Removing bbox feeder slice mem_ahb_haddr[6] driven by BBOX rv32|mem_ahb_haddr[6].
Info: Removing bbox feeder slice mem_ahb_haddr[7] driven by BBOX rv32|mem_ahb_haddr[7].
Info: Removing bbox feeder slice mem_ahb_haddr[8] driven by BBOX rv32|mem_ahb_haddr[8].
Info: Removing bbox feeder slice mem_ahb_haddr[9] driven by BBOX rv32|mem_ahb_haddr[9].
Info: Removing bbox feeder slice mem_ahb_hrdata[0] driving BBOX rv32|mem_ahb_hrdata[0].
Info: Removing bbox feeder slice mem_ahb_hrdata[10] driving BBOX rv32|mem_ahb_hrdata[10].
Info: Removing bbox feeder slice mem_ahb_hrdata[11] driving BBOX rv32|mem_ahb_hrdata[11].
Info: Removing bbox feeder slice mem_ahb_hrdata[12] driving BBOX rv32|mem_ahb_hrdata[12].
Info: Removing bbox feeder slice mem_ahb_hrdata[13] driving BBOX rv32|mem_ahb_hrdata[13].
Info: Removing bbox feeder slice mem_ahb_hrdata[14] driving BBOX rv32|mem_ahb_hrdata[14].
Info: Removing bbox feeder slice mem_ahb_hrdata[15] driving BBOX rv32|mem_ahb_hrdata[15].
Info: Removing bbox feeder slice mem_ahb_hrdata[16] driving BBOX rv32|mem_ahb_hrdata[16].
Info: Removing bbox feeder slice mem_ahb_hrdata[17] driving BBOX rv32|mem_ahb_hrdata[17].
Info: Removing bbox feeder slice mem_ahb_hrdata[18] driving BBOX rv32|mem_ahb_hrdata[18].
Info: Removing bbox feeder slice mem_ahb_hrdata[19] driving BBOX rv32|mem_ahb_hrdata[19].
Info: Removing bbox feeder slice mem_ahb_hrdata[1] driving BBOX rv32|mem_ahb_hrdata[1].
Info: Removing bbox feeder slice mem_ahb_hrdata[20] driving BBOX rv32|mem_ahb_hrdata[20].
Info: Removing bbox feeder slice mem_ahb_hrdata[21] driving BBOX rv32|mem_ahb_hrdata[21].
Info: Removing bbox feeder slice mem_ahb_hrdata[22] driving BBOX rv32|mem_ahb_hrdata[22].
Info: Removing bbox feeder slice mem_ahb_hrdata[23] driving BBOX rv32|mem_ahb_hrdata[23].
Info: Removing bbox feeder slice mem_ahb_hrdata[24] driving BBOX rv32|mem_ahb_hrdata[24].
Info: Removing bbox feeder slice mem_ahb_hrdata[25] driving BBOX rv32|mem_ahb_hrdata[25].
Info: Removing bbox feeder slice mem_ahb_hrdata[26] driving BBOX rv32|mem_ahb_hrdata[26].
Info: Removing bbox feeder slice mem_ahb_hrdata[27] driving BBOX rv32|mem_ahb_hrdata[27].
Info: Removing bbox feeder slice mem_ahb_hrdata[28] driving BBOX rv32|mem_ahb_hrdata[28].
Info: Removing bbox feeder slice mem_ahb_hrdata[29] driving BBOX rv32|mem_ahb_hrdata[29].
Info: Removing bbox feeder slice mem_ahb_hrdata[2] driving BBOX rv32|mem_ahb_hrdata[2].
Info: Removing bbox feeder slice mem_ahb_hrdata[30] driving BBOX rv32|mem_ahb_hrdata[30].
Info: Removing bbox feeder slice mem_ahb_hrdata[31] driving BBOX rv32|mem_ahb_hrdata[31].
Info: Removing bbox feeder slice mem_ahb_hrdata[3] driving BBOX rv32|mem_ahb_hrdata[3].
Info: Removing bbox feeder slice mem_ahb_hrdata[4] driving BBOX rv32|mem_ahb_hrdata[4].
Info: Removing bbox feeder slice mem_ahb_hrdata[5] driving BBOX rv32|mem_ahb_hrdata[5].
Info: Removing bbox feeder slice mem_ahb_hrdata[6] driving BBOX rv32|mem_ahb_hrdata[6].
Info: Removing bbox feeder slice mem_ahb_hrdata[7] driving BBOX rv32|mem_ahb_hrdata[7].
Info: Removing bbox feeder slice mem_ahb_hrdata[8] driving BBOX rv32|mem_ahb_hrdata[8].
Info: Removing bbox feeder slice mem_ahb_hrdata[9] driving BBOX rv32|mem_ahb_hrdata[9].
Info: Removing bbox feeder slice mem_ahb_hreadyout driving BBOX rv32|mem_ahb_hreadyout inverted.
Info: Removing bbox feeder slice mem_ahb_htrans[1] driven by BBOX rv32|mem_ahb_htrans[1].
Info: Removing bbox feeder slice mem_ahb_hwdata[0] driven by BBOX rv32|mem_ahb_hwdata[0].
Info: Removing bbox feeder slice mem_ahb_hwdata[16] driven by BBOX rv32|mem_ahb_hwdata[16].
Info: Removing bbox feeder slice mem_ahb_hwdata[17] driven by BBOX rv32|mem_ahb_hwdata[17].
Info: Removing bbox feeder slice mem_ahb_hwdata[18] driven by BBOX rv32|mem_ahb_hwdata[18].
Info: Removing bbox feeder slice mem_ahb_hwdata[19] driven by BBOX rv32|mem_ahb_hwdata[19].
Info: Removing bbox feeder slice mem_ahb_hwdata[1] driven by BBOX rv32|mem_ahb_hwdata[1].
Info: Removing bbox feeder slice mem_ahb_hwdata[20] driven by BBOX rv32|mem_ahb_hwdata[20].
Info: Removing bbox feeder slice mem_ahb_hwdata[21] driven by BBOX rv32|mem_ahb_hwdata[21].
Info: Removing bbox feeder slice mem_ahb_hwdata[22] driven by BBOX rv32|mem_ahb_hwdata[22].
Info: Removing bbox feeder slice mem_ahb_hwdata[23] driven by BBOX rv32|mem_ahb_hwdata[23].
Info: Removing bbox feeder slice mem_ahb_hwdata[24] driven by BBOX rv32|mem_ahb_hwdata[24].
Info: Removing bbox feeder slice mem_ahb_hwdata[25] driven by BBOX rv32|mem_ahb_hwdata[25].
Info: Removing bbox feeder slice mem_ahb_hwdata[26] driven by BBOX rv32|mem_ahb_hwdata[26].
Info: Removing bbox feeder slice mem_ahb_hwdata[27] driven by BBOX rv32|mem_ahb_hwdata[27].
Info: Removing bbox feeder slice mem_ahb_hwdata[28] driven by BBOX rv32|mem_ahb_hwdata[28].
Info: Removing bbox feeder slice mem_ahb_hwdata[29] driven by BBOX rv32|mem_ahb_hwdata[29].
Info: Removing bbox feeder slice mem_ahb_hwdata[2] driven by BBOX rv32|mem_ahb_hwdata[2].
Info: Removing bbox feeder slice mem_ahb_hwdata[30] driven by BBOX rv32|mem_ahb_hwdata[30].
Info: Removing bbox feeder slice mem_ahb_hwdata[31] driven by BBOX rv32|mem_ahb_hwdata[31].
Info: Removing bbox feeder slice mem_ahb_hwdata[3] driven by BBOX rv32|mem_ahb_hwdata[3].
Info: Removing bbox feeder slice mem_ahb_hwdata[4] driven by BBOX rv32|mem_ahb_hwdata[4].
Info: Removing bbox feeder slice mem_ahb_hwrite driven by BBOX rv32|mem_ahb_hwrite.
Info: Removing bbox feeder slice sys_ctrl_clkSource[0] driven by BBOX rv32|sys_ctrl_clkSource[0].
Info: Removing bbox feeder slice sys_ctrl_clkSource[1] driven by BBOX rv32|sys_ctrl_clkSource[1].
Info: Removing bbox feeder slice sys_ctrl_stop driven by BBOX rv32|sys_ctrl_stop.
Info: Removing bbox feeder slice sys_ctrl_stop driving BBOX macro_inst|gen_per[0].gen_adc.adc_inst|adc_inst|stop.
## CPU time: 0:0:0, REAL time: 0:0:1
## Memory Usage: 306MB (306MB)
Pseudo pack design...
Info: IO PIN_10 is tentatively assigned to location PIN_10 based on it's name.
Info: IO PIN_37 is tentatively assigned to location PIN_37 based on it's name.
Info: IO PIN_38 is tentatively assigned to location PIN_38 based on it's name.
Info: IO PIN_42 is tentatively assigned to location PIN_42 based on it's name.
Info: IO PIN_43 is tentatively assigned to location PIN_43 based on it's name.
Info: IO PIN_62 is tentatively assigned to location PIN_62 based on it's name.
Info: IO PIN_8 is tentatively assigned to location PIN_8 based on it's name.
Info: IO PIN_9 is tentatively assigned to location PIN_9 based on it's name.
Info: IO PIN_HSE is tentatively assigned to location PIN_HSE based on it's name.
Info: IO PIN_HSI is tentatively assigned to location PIN_HSI based on it's name.
Info: IO PIN_OSC is tentatively assigned to location PIN_OSC based on it's name.
VCO frequency: 500.000 Mhz
  clkout0: Enabled , 100.000 Mhz
  clkout1: Disabled, 0.977 Mhz
  clkout2: Disabled, 0.977 Mhz
  clkout3: Disabled, 0.977 Mhz
  clkout4: Disabled, 0.977 Mhz
Info: Instance gclksw_inst|gclk_switch is identified as a clock switch.
Packing Statistics
 Total      Logics : 503/2112 ( 23%)
 Total        LUTs : 441/2112 ( 20%)
 Total   Registers : 268/2112 ( 12%)
 Total  Block Rams :   0/   4 (  0%)
 Total        PLLs :   1/   1 (100%)
 Total        Pins :  11/ 128 (  8%)
 Global    Signals :   2/   5 ( 40%)
                           PLL_ENABLE~clkctrl_outclk (from:                               PLL_ENABLE~combout)
      auto_generated_inst.hbo_22_f9ff3d300b43c0f2_bp (from:   auto_generated_inst.hbo_22_f9ff3d300b43c0f2_bp)
 Total Lonely   Datain   : 30
 Total Lonely   Register : 32
 Total LUT-FF   Pairs    : 139
 Total Register Packings : 67
 Registers with synchronous    reset : 0
 Registers with asynchronous   reset : 219
 Registers with sync and async reset : 16
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 307MB (307MB)
Filter verilog...
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 307MB (307MB)
Reading DB design...
## CPU time: 0:0:0, REAL time: 0:0:1
## Memory Usage: 324MB (324MB)
Processing design...
> set_instance_assignment -name ENABLE_OPEN_DRAIN -to PIN_62~output false
> set_instance_assignment -name ENABLE_OPEN_DRAIN -to PIN_9~output false
> set_instance_assignment -name ENABLE_OPEN_DRAIN -to PIN_42~output false
> set_instance_assignment -name ENABLE_OPEN_DRAIN -to PIN_10~output false
> set_instance_assignment -name ENABLE_OPEN_DRAIN -to PIN_8~output false
> set_instance_assignment -name CLKIN_FREQ -extension -to pll_inst|auto_generated|pll1 8
> set_instance_assignment -extension -name FIXED_COORD -to gclksw_inst|gclk_switch__alta_gclksw {22 4 0}
> set_instance_assignment -extension -name FIXED_COORD -to gclksw_inst|gclk_switch {22 4 5}
> set_location_assignment -to PIN_10 PIN_10
> set_location_assignment -to PIN_37 PIN_37
> set_location_assignment -to PIN_38 PIN_38
> set_location_assignment -to PIN_42 PIN_42
> set_location_assignment -to PIN_43 PIN_43
> set_location_assignment -to PIN_62 PIN_62
> set_location_assignment -to PIN_8 PIN_8
> set_location_assignment -to PIN_9 PIN_9
> set_location_assignment -to PIN_HSE PIN_HSE
> set_location_assignment -to PIN_HSI PIN_HSI
> set_location_assignment -to PIN_OSC PIN_OSC
Info: Found GCLK net PLL_ENABLE~clkctrl_outclk (1).
Info: Found GCLK net auto_generated_inst.hbo_22_f9ff3d300b43c0f2_bp (43).
Info: Fixing net rv32.resetn_out, from rv32|resetn_out to gclksw_inst|gclk_switch__alta_gclksw|resetn.
Info: Fixing net gclksw_inst|gclk_switch__alta_gclksw__clkout, from gclksw_inst|gclk_switch__alta_gclksw|clkout to rv32|sys_clk.
Info: Fixing net auto_generated_inst.hbo_13_c009752f840d604c_bp, from pll_inst|auto_generated|pll1|lock to rv32|sys_ctrl_pllReady.
Info: Slice ext_dma_DMACBREQ[2] is removed.
Info: Slice slave_ahb_hwdata[9] is removed.
Info: Slice slave_ahb_haddr[24] is removed.
Info: Slice slave_ahb_haddr[10] is removed.
Info: Slice gpio0_io_in[6] is removed.
Info: Slice slave_ahb_haddr[29] is removed.
Info: Slice slave_ahb_hwdata[31] is removed.
Info: Slice gpio9_io_in[7] is removed.
Info: Slice gpio1_io_in[4] is removed.
Info: Slice ext_dma_DMACLSREQ[0] is removed.
Info: Slice gpio8_io_in[7] is removed.
Info: Slice gpio2_io_in[4] is removed.
Info: Slice slave_ahb_haddr[14] is removed.
Info: Slice mem_ahb_hresp is removed.
Info: Slice gpio2_io_in[1] is removed.
Info: Slice slave_ahb_hwdata[25] is removed.
Info: Slice slave_ahb_haddr[16] is removed.
Info: Slice slave_ahb_haddr[5] is removed.
Info: Slice ext_dma_DMACLBREQ[0] is removed.
Info: Slice ext_dma_DMACLSREQ[3] is removed.
Info: Slice slave_ahb_haddr[21] is removed.
Info: Slice slave_ahb_haddr[0] is removed.
Info: Slice gpio4_io_in[4] is removed.
Info: Slice gpio3_io_in[5] is removed.
Info: Slice slave_ahb_hwdata[1] is removed.
Info: Slice slave_ahb_hwdata[27] is removed.
Info: Slice slave_ahb_hwdata[14] is removed.
Info: Slice gpio7_io_in[3] is removed.
Info: Slice slave_ahb_haddr[2] is removed.
Info: Slice ext_dma_DMACLBREQ[1] is removed.
Info: Slice gpio2_io_in[7] is removed.
Info: Slice gpio2_io_in[2] is removed.
Info: Slice slave_ahb_htrans[1] is removed.
Info: Slice gpio5_io_in[7] is removed.
Info: Slice gpio0_io_in[4] is removed.
Info: Slice gpio1_io_in[6] is removed.
Info: Slice slave_ahb_hsel is removed.
Info: Slice slave_ahb_hwdata[20] is removed.
Info: Slice gpio8_io_in[6] is removed.
Info: Slice gpio8_io_in[3] is removed.
Info: Slice gpio9_io_in[4] is removed.
Info: Slice ext_dma_DMACSREQ[3] is removed.
Info: Slice gpio0_io_in[0] is removed.
Info: Slice gpio6_io_in[5] is removed.
Info: Slice slave_ahb_haddr[27] is removed.
Info: Slice gpio7_io_in[7] is removed.
Info: Slice gpio1_io_in[1] is removed.
Info: Slice gpio6_io_in[2] is removed.
Info: Slice gpio2_io_in[6] is removed.
Info: Slice slave_ahb_haddr[19] is removed.
Info: Slice slave_ahb_haddr[13] is removed.
Info: Slice local_int[0] is removed.
Info: Slice slave_ahb_hwdata[17] is removed.
Info: Slice gpio7_io_in[1] is removed.
Info: Slice ext_dma_DMACSREQ[2] is removed.
Info: Slice gpio7_io_in[4] is removed.
Info: Slice slave_ahb_hwdata[10] is removed.
Info: Slice ext_dma_DMACLSREQ[1] is removed.
Info: Slice slave_ahb_haddr[1] is removed.
Info: Slice slave_ahb_haddr[18] is removed.
Info: Slice ext_dma_DMACSREQ[0] is removed.
Info: Slice slave_ahb_hwdata[28] is removed.
Info: Slice slave_ahb_haddr[12] is removed.
Info: Slice gpio5_io_in[1] is removed.
Info: Slice slave_ahb_hwdata[13] is removed.
Info: Slice gpio1_io_in[2] is removed.
Info: Slice gpio6_io_in[4] is removed.
Info: Slice slave_ahb_hwdata[12] is removed.
Info: Slice slave_ahb_hwdata[26] is removed.
Info: Slice gpio1_io_in[5] is removed.
Info: Slice slave_ahb_hburst[0] is removed.
Info: Slice slave_ahb_hsize[0] is removed.
Info: Slice slave_ahb_hwdata[29] is removed.
Info: Slice gpio4_io_in[6] is removed.
Info: Slice gpio6_io_in[6] is removed.
Info: Slice ext_dma_DMACBREQ[3] is removed.
Info: Slice gpio8_io_in[2] is removed.
Info: Slice gpio4_io_in[0] is removed.
Info: Slice slave_ahb_haddr[26] is removed.
Info: Slice slave_ahb_haddr[30] is removed.
Info: Slice gpio3_io_in[6] is removed.
Info: Slice gpio3_io_in[7] is removed.
Info: Slice gpio4_io_in[5] is removed.
Info: Slice slave_ahb_hwrite is removed.
Info: Slice local_int[3] is removed.
Info: Slice gpio7_io_in[5] is removed.
Info: Slice ext_dma_DMACLBREQ[3] is removed.
Info: Slice slave_ahb_hwdata[6] is removed.
Info: Slice slave_ahb_haddr[11] is removed.
Info: Slice slave_ahb_haddr[28] is removed.
Info: Slice gpio9_io_in[2] is removed.
Info: Slice slave_ahb_hwdata[3] is removed.
Info: Slice slave_ahb_hready is removed.
Info: Slice gpio5_io_in[0] is removed.
Info: Slice slave_ahb_haddr[3] is removed.
Info: Slice slave_ahb_hwdata[18] is removed.
Info: Slice slave_ahb_hwdata[8] is removed.
Info: Slice slave_ahb_haddr[25] is removed.
Info: Slice slave_ahb_haddr[8] is removed.
Info: Slice slave_ahb_hburst[1] is removed.
Info: Slice slave_ahb_haddr[15] is removed.
Info: Slice slave_ahb_hwdata[22] is removed.
Info: Slice slave_ahb_hwdata[16] is removed.
Info: Slice gpio6_io_in[7] is removed.
Info: Slice slave_ahb_hburst[2] is removed.
Info: Slice ext_dma_DMACLSREQ[2] is removed.
Info: Slice gpio5_io_in[6] is removed.
Info: Slice ext_dma_DMACLBREQ[2] is removed.
Info: Slice gpio1_io_in[0] is removed.
Info: Slice gpio7_io_in[6] is removed.
Info: Slice slave_ahb_haddr[20] is removed.
Info: Slice slave_ahb_hwdata[24] is removed.
Info: Slice gpio2_io_in[3] is removed.
Info: Slice gpio3_io_in[2] is removed.
Info: Slice ~VCC is removed.
Info: Slice gpio7_io_in[2] is removed.
Info: Slice ext_dma_DMACBREQ[1] is removed.
Info: Slice gpio7_io_in[0] is removed.
Info: Slice gpio0_io_in[3] is removed.
Info: Slice gpio0_io_in[7] is removed.
Info: Slice gpio4_io_in[7] is removed.
Info: Slice slave_ahb_haddr[31] is removed.
Info: Slice ~GND is removed.
Info: Slice gpio8_io_in[5] is removed.
Info: Slice gpio9_io_in[6] is removed.
Info: Slice slave_ahb_haddr[6] is removed.
Info: Slice slave_ahb_hwdata[19] is removed.
Info: Slice slave_ahb_hwdata[7] is removed.
Info: Slice gpio9_io_in[5] is removed.
Info: Slice slave_ahb_hwdata[4] is removed.
Info: Slice gpio3_io_in[4] is removed.
Info: Slice slave_ahb_haddr[7] is removed.
Info: Slice gpio2_io_in[5] is removed.
Info: Slice gpio6_io_in[0] is removed.
Info: Slice gpio9_io_in[0] is removed.
Info: Slice slave_ahb_haddr[17] is removed.
Info: Slice gpio2_io_in[0] is removed.
Info: Slice gpio5_io_in[4] is removed.
Info: Slice gpio3_io_in[3] is removed.
Info: Slice slave_ahb_hsize[1] is removed.
Info: Slice gpio8_io_in[4] is removed.
Info: Slice gpio9_io_in[3] is removed.
Info: Slice gpio0_io_in[2] is removed.
Info: Slice gpio9_io_in[1] is removed.
Info: Slice ext_dma_DMACSREQ[1] is removed.
Info: Slice local_int[2] is removed.
Info: Slice gpio1_io_in[7] is removed.
Info: Slice gpio6_io_in[3] is removed.
Info: Slice local_int[1] is removed.
Info: Slice gpio3_io_in[0] is removed.
Info: Slice slave_ahb_hwdata[15] is removed.
Info: Slice slave_ahb_haddr[4] is removed.
Info: Slice gpio8_io_in[0] is removed.
Info: Slice slave_ahb_hwdata[23] is removed.
Info: Slice gpio0_io_in[5] is removed.
Info: Slice gpio1_io_in[3] is removed.
Info: Slice gpio5_io_in[5] is removed.
Info: Slice slave_ahb_hsize[2] is removed.
Info: Slice slave_ahb_hwdata[0] is removed.
Info: Slice slave_ahb_hwdata[2] is removed.
Info: Slice slave_ahb_htrans[0] is removed.
Info: Slice slave_ahb_haddr[9] is removed.
Info: Slice gpio3_io_in[1] is removed.
Info: Slice slave_ahb_hwdata[11] is removed.
Info: Slice slave_ahb_hwdata[21] is removed.
Info: Slice gpio5_io_in[2] is removed.
Info: Slice slave_ahb_hwdata[30] is removed.
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 325MB (325MB)
Using design SDC file ./example_board.sdc.
# pio_begin
if { ! [info exists ::HSI_PERIOD] } {
  set ::HSI_PERIOD 100.0
}
create_clock -name PIN_HSI -period $::HSI_PERIOD [get_ports PIN_HSI]
set_clock_groups -asynchronous -group PIN_HSI
if { ! [info exists ::HSE_PERIOD] } {
  set ::HSE_PERIOD 125.0
}
create_clock -name PIN_HSE -period $::HSE_PERIOD [get_ports PIN_HSE]
set_clock_groups -asynchronous -group PIN_HSE
derive_pll_clocks -create_base_clocks
Info: Auto constraint PLL: create_generated_clock -name pll_inst|auto_generated|pll1|clk[0] -divide_by 2 -multiply_by 25 -add -source PIN_HSE -master_clock PIN_HSE pll_inst|auto_generated|pll1|clkout0.
set_false_path -from rv32|resetn_out
# pio_end
>  set pl_criticality_wratio  "2.50 2.50 2.50 1.00"
> #set pl_max_iter_eco        "10 20 300 40 3  100 100 1"
> ##et pl_eco_slack_crit      "99999. 1.00  0.10 7 0.03 30 0.01 150"
> 
> ##et pl_priority_compare  "2 2 2 3"
> #set pl_priority_result   "2 1 1 0"
> #set pl_priority_pass     "2 1 1 0"
> #set pl_swap_cost_margin       "200.0  0.0  200.0  0.0  200.0  0.0   0.00  0.0"
>  set pl_swap_wirelength_margin "200.0  0.0  200.0  0.0  200.0  0.0   020.0 -0.3  2000. 1.50"
>  set pl_swap_congestion_margin "100.0  0.0  100.0  0.0  100.0  0.0   010.0 -0.3  1000. 1.25"
> #set pl_criticality_beta "1.0 3.0 1.0  1.0 3.0 1.0  1.0 3.0 1.0  99999 3.0 3.0"
> 
>  set rt_retiming_idx         5
>  set rt_converge_accelerator "2 1 0 3"
> #set rt_pres_cost_ratio      "1.00 1.50  2.00 2.50"
>  set rt_dly_ratio            "0.55 0.35 0.30  0.50 0.50 0.30"
>  set rt_reroute_max_iter     "6  5 6  7 9  12"
>  set rt_reroute_start_iter   "0  1 2  2 4  0 "
>  set rt_quick_converge_ratio 0.25
>  set pl_reuse_existing_placement false
>  set pl_fix_bram_cells 0
>  set pl_fix_mult_cells 0
>  set pl_neighbor_swap_range "3  6  6  3 "
>  set pl_pass_result "1 1 1 1"
>  set pl_max_pass    "1 1 1 1 1"
>  set pl_max_iter       10
>  set pl_max_iter_part  20
>  set pl_max_iter_final 20
>  set pl_max_iter_legal 10
>  set pl_max_iter_touch 00
> #set pl_neighbor_swap_range "2  6  6  3 "
> #set pl_spread_swap_max_iter "3 5  5 4"
> #set pl_use_initial_place_once 0
>  set rt_min_converge "5"
>  set rt_optimize_max "3"
>  set pl_useful_skew_level -1
>  set rt_useful_skew_level 0
>  set rt_useful_skew_bram         true
>  set rt_useful_skew_io           false
>  set rt_useful_skew_io_ireg      false
>  set rt_useful_skew_io_oreg      false
>  set rt_useful_skew_output_io    false
>  set rt_useful_skew_input_io     false
>  set rt_useful_skew_unconstraint "false false"
>  set rt_useful_skew_max                "0 100"
>  set rt_skew_crit_minmax               "0.00 1.00"
> #set rt_useful_skew_setup_slac_margin  "1.00 1.00  1.00 1.00  1.00 0.10 0.50 0.10 0.70 0.10  1.00"
> #set rt_useful_skew_hold_slack_margin  "0.10 0.10  0.30 0.30  0.30 0.30"
> #set rt_useful_skew_hold_slack_ratio   "0.05 0.05  0.10 0.10  0.10 0.10"
> # Minimal logical slice hold fix, only by routing to bram/mult, no IO delay
> 
>  set ta_cross_clock_slack "2 0"
> 
> #set pl_max_iter_hold_fix "30 1 3"
> #set pl_hold_slack_margin  0.2
> #set pl_setup_slack_margin "0.5 -1000."
> #set pl_net_hold_fix_target "alta_bram alta_bram9k alta_mult"
> 
>  set rt_hold_slack_margin  "0.2 0.2    0.2 0.2    0.2 0.7   -1000. 0.0"
>  set rt_setup_slack_margin "0.5 -1000. 0.5 -1000. 0.0 -1000."
> #set rt_net_hold_crit_minmax "0.5 0.5"
>  set rt_net_hold_budget_method 0
>  set rt_net_hold_fix_target "alta_bram alta_bram9k alta_mult"
> 
> #set pl_net_hold_fix_clock false
> #set pl_net_hold_fix_auto  false
> #set pl_net_hold_fix_io    false
> #set rt_net_hold_fix_start false
> #set rt_net_hold_fix_clock false
> #set rt_net_hold_fix_auto  false
> #set rt_net_hold_fix_io    false
Using AQF file ./alta_db/alta.aqf.
> set_global_assignment -name DEVICE_IO_STANDARD "3.3-V LVTTL"
Using ASF file example_board.asf.
> # pio_begin  >>>>>> DO NOT MODIFY THIS SECTION! >>>>>>
> if { [info exists BOARD_PLL_CLKIN] } {
  if { $BOARD_PLL_CLKIN == "PIN_OSC" } {
    set_config -loc 18 0 0 CFG_RCOSC_EN 1'b1
  }
}
> if { [info exists USB0_MODE] } {
  alta::tcl_info "USB0_MODE = $USB0_MODE"
  set_config -loc 0 1 3 CFG_PULLUP_ENB 1'b0
  set_config -loc 0 1 3 CFG_PULLDN_ENB 1'b0
}
> puts "************ DESIGN ASF ************"
************ DESIGN ASF ************
> 
> # Enable PIN_23 (WKUP pin) to wake up device from standby. This function is not available on other pins.
> #set_config -pin PIN_23 CFG_WKUP_EN 1'b1
> # Use falling edge of the WKUP pin. By default rising edge is used.
> #set_config -pin PIN_23 CFG_WKUP_INV 1'b1
> 
> set_instance_assignment -name CFG_KEEP -to PLUS_A 2'b01 -extension
Warn: [set_instance_assignment] Empty -to specified, objects PLUS_A are not recognized.
> set_instance_assignment -name CFG_KEEP -to PLUS_B 2'b01 -extension
Warn: [set_instance_assignment] Empty -to specified, objects PLUS_B are not recognized.
> # pio_end    <<<<<< DO NOT MODIFY THIS SECTION! <<<<<<
Warn: Slice macro_inst|gen_per[0].gen_adc.adc_inst|adc_inst is auto placed at location (22,7).
Warn: Logic slice macro_inst|gen_per[1].gen_pulse_cnt.pulse_cnt_inst|prdata[1] is used as a latch, output net: macro_inst|gen_per[1].gen_pulse_cnt.pulse_cnt_inst|plus_a_reg0~1_combout.
Warn: Logic slice macro_inst|gen_per[1].gen_pulse_cnt.pulse_cnt_inst|prdata[3] is used as a latch, output net: macro_inst|gen_per[1].gen_pulse_cnt.pulse_cnt_inst|plus_b_reg0~1_combout.
Warn: Auto constraint INTERNAL: create_generated_clock -name Internal_generated_clock_rv32|gpio4_io_out_data[5] -divide_by 2 -add -source pll_inst|auto_generated|pll1|clkout0 -master_clock pll_inst|auto_generated|pll1|clk[0] rv32|gpio4_io_out_data[5].
Warn: Auto constraint INTERNAL: create_generated_clock -name Internal_generated_clock_rv32|gpio4_io_out_data[5] -divide_by 2 -add -source PIN_HSI -master_clock PIN_HSI rv32|gpio4_io_out_data[5].
Placement Statistics
 Total  Logic    Counts  : 336/2112 (15.9%)
 Total  Logic    Tiles   : 26/132 (19.7%)
 Total  Valid    Nets    : 573 (331+242)
 Total  Valid    Fanouts : 2432 (1240+1192)
 Total  Tile     Fanouts : 549
 Tile   Zip      Fanins  : 15 (1:33)
 Tile   Zip      Fanouts : 23 (2:209)
 Total  Ignored  Nets    : 478
 Total  Valid    Blocks  : 33 (25/5)
 Total  Ignored  Blocks  : 0
 Total  Zip Complexities : 140/728 2.03/284.64
 Avg    Zip   Bottleneck : 3.85 34.54
 Avg    Net   Bottleneck : 13.77 386.00
Iter #1/1 ...
Pass 1 #1/1 ...
Partitioning...
 step = 0, partition : 20,12

 step = 1, partition : 10,7
....................
 step = 2, partition : 5,3
....................
 step = 3, partition : 2,2
....................
 step = 4, partition : 2,2
....................

## CPU time: 0:0:3, REAL time: 0:0:4
Pass 2 #1/1 ...
Legalization and Swapping...
..........

## CPU time: 0:0:1, REAL time: 0:0:1
Pass 3 #1/1 ...
Touchup...


## CPU time: 0:0:0, REAL time: 0:0:1
Pass 4 #1/1 ...
Optimization...
............................................................
Finishing...

## CPU time: 0:0:3, REAL time: 0:0:3
Total wire cost after placement: 2.58:0.258:0.748(2.58:0.258) 1096.66(205.883)+2782(0)+434.435 1257.11(253.254)+362

*** Post Placement Timing Report ***
=== User constraints ===
Fmax report
  User constraint:   8.000MHz, Fmax: 138.160MHz, Clock: PIN_HSE
  User constraint:  10.000MHz, Fmax: 138.160MHz, Clock: PIN_HSI
  User constraint: 100.000MHz, Fmax: 138.160MHz, Clock: pll_inst|auto_generated|pll1|clk[0]

Clock transfer report:
  Worst setup: 117.762, with clock PIN_HSE
  Worst setup:  92.762, with clock PIN_HSI
  Worst setup:   2.762, with clock pll_inst|auto_generated|pll1|clk[0]

  Worst  hold:   0.603, with clock PIN_HSE
  Worst  hold:   0.603, with clock PIN_HSI
  Worst  hold:   0.603, with clock pll_inst|auto_generated|pll1|clk[0]

=== Auto constraints ===
Clock transfer report:
  Worst setup:  -4.503, from clock Internal_generated_clock_rv32|gpio4_io_out_data[5] to pll_inst|auto_generated|pll1|clk[0]

  Worst  hold:   6.951, from clock Internal_generated_clock_rv32|gpio4_io_out_data[5] to pll_inst|auto_generated|pll1|clk[0]

Coverage report
  User constraints covered 1599 connections out of 1687 total, coverage: 94.8%
  Auto constraints covered 1655 connections out of 1687 total, coverage: 98.1%


Setup from rv32 to clken_ctrl_X60_Y4_N0, clock pll_inst|auto_generated|pll1|clk[0], constraint 10.000, skew 1.613, data 8.761
  Slack:   2.762
    Arrival Time:    7.753
    Required Time:  10.515

*** End Timing Report ***

route_design -dump ./alta_db/route.tx -replace ./alta_db/replace.tx 
Route Design Statistics
 Total Routing Nets : 573
 Fanout     Average : 3.24 (1..42)
 Max   Fanout  Net  : auto_generated_inst.hbo_22_f9ff3d300b43c0f2_bp
 Logic       Slices : 336/2112 (15.9%)

Routing...
 Budget Useful Skew...
## CPU time: 0:0:0, REAL time: 0:0:0
 iter = 1/1, route#: 573, violation# : 288, overflow# : 259, conflict# : 283, node#: 3281
## CPU time: 0:0:0, REAL time: 0:0:0
 iter = 2/2, route#: 573, violation# : 164, overflow# : 162, conflict# : 200, node#: 3481
## CPU time: 0:0:0, REAL time: 0:0:0
 iter = 3/3, route#: 573, violation# : 76, overflow# : 76, conflict# : 93, node#: 3605
## CPU time: 0:0:0, REAL time: 0:0:1
 iter = 4/4, route#: 573, violation# : 9, overflow# : 9, conflict# : 17, node#: 3688
## CPU time: 0:0:0, REAL time: 0:0:1
 iter = 5/5, route#: 573, violation# : 2, overflow# : 2, conflict# : 4, node#: 3706
## CPU time: 0:0:1, REAL time: 0:0:1
 iter = 6/6, route#: 573, violation# : 0, overflow# : 0, conflict# : 0, node#: 3712
## CPU time: 0:0:1, REAL time: 0:0:1
 iter = 7/2, route#: 23, violation# : 13, overflow# : 13, conflict# : 17, node#: 3691
## CPU time: 0:0:1, REAL time: 0:0:1
 iter = 8/3, route#: 12, violation# : 3, overflow# : 3, conflict# : 4, node#: 3704
## CPU time: 0:0:1, REAL time: 0:0:1
 iter = 9/4, route#: 8, violation# : 0, overflow# : 0, conflict# : 0, node#: 3710
## CPU time: 0:0:1, REAL time: 0:0:1
 iter = 10/3, route#: 8, violation# : 0, overflow# : 0, conflict# : 0, node#: 3713
## CPU time: 0:0:1, REAL time: 0:0:2
 iter = 11/3, route#: 7, violation# : 0, overflow# : 0, conflict# : 0, node#: 3711
## CPU time: 0:0:1, REAL time: 0:0:2
 iter = 12/3, route#: 13, violation# : 3, overflow# : 3, conflict# : 4, node#: 3704
## CPU time: 0:0:1, REAL time: 0:0:2
 iter = 13/4, route#: 9, violation# : 1, overflow# : 1, conflict# : 2, node#: 3708
## CPU time: 0:0:1, REAL time: 0:0:2
 iter = 14/5, route#: 7, violation# : 0, overflow# : 0, conflict# : 0, node#: 3712
Optimizing...
...

Done

*** Post Routing Timing Report ***
=== User constraints ===
Fmax report
  User constraint:   8.000MHz, Fmax: 142.633MHz, Clock: PIN_HSE
  User constraint:  10.000MHz, Fmax: 142.633MHz, Clock: PIN_HSI
  User constraint: 100.000MHz, Fmax: 142.633MHz, Clock: pll_inst|auto_generated|pll1|clk[0]

Clock transfer report:
  Worst setup: 117.989, with clock PIN_HSE
  Worst setup:  92.989, with clock PIN_HSI
  Worst setup:   2.989, with clock pll_inst|auto_generated|pll1|clk[0]

  Worst  hold:   0.603, with clock PIN_HSE
  Worst  hold:   0.603, with clock PIN_HSI
  Worst  hold:   0.603, with clock pll_inst|auto_generated|pll1|clk[0]

=== Auto constraints ===
Clock transfer report:
  Worst setup:  -5.105, from clock Internal_generated_clock_rv32|gpio4_io_out_data[5] to pll_inst|auto_generated|pll1|clk[0]

  Worst  hold:   6.254, from clock Internal_generated_clock_rv32|gpio4_io_out_data[5] to pll_inst|auto_generated|pll1|clk[0]

Coverage report
  User constraints covered 1599 connections out of 1687 total, coverage: 94.8%
  Auto constraints covered 1655 connections out of 1687 total, coverage: 98.1%


Setup from rv32 to clken_ctrl_X60_Y4_N0, clock pll_inst|auto_generated|pll1|clk[0], constraint 10.000, skew 1.613, data 8.534
  Slack:   2.989
    Arrival Time:    7.526
    Required Time:  10.515

*** End Timing Report ***

Thu Mar 21 15:28:33 2024
Warn: User constraints has 5.2% uncovered.
Generating batch file: {F:/fpga1/agm32/AgRV_pio/packages/tool-agrv_logic/python_dist/python.exe} {F:/fpga1/agm32/AgRV_pio/packages/tool-agrv_logic/pio/gen_batch} -d 1075838977 -i 0xbff5105000730062aa234371030002b7 -o ./example_board_batch.bin --logic-config ./example_board.bin --logic-address 0x80007000 
> 
> if { [file exists "./${DESIGN}.post.asf"] } {
  alta::tcl_highlight "Using post-ASF file ${DESIGN}.post.asf.\n"
  source "./${DESIGN}.post.asf"
}
Using post-ASF file example_board.post.asf.
> # pio_begin  >>>>>> DO NOT MODIFY THIS SECTION! >>>>>>
> # pio_end    <<<<<< DO NOT MODIFY THIS SECTION! <<<<<<
> date_time
Thu Mar 21 15:28:36 2024
> exit

Total 0 fatals, 0 errors, 8 warnings, 281 infos.
