// MIT License
//
// Copyright (c) 2022-2026 The DreamPicoPort Contributors
// https://github.com/OrangeFox86/DreamcastControllerUsbPico
//
// Permission is hereby granted, free of charge, to any person obtaining a copy
// of this software and associated documentation files (the "Software"), to deal
// in the Software without restriction, including without limitation the rights
// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
// copies of the Software, and to permit persons to whom the Software is
// furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included in all
// copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
// SOFTWARE.

#include <cstdio>

#include "MapleBus.hpp"
#include "MapleUtils.hpp"
#include "pico/stdlib.h"
#include "hardware/structs/systick.h"
#include "hardware/irq.h"
#include "configuration.h"
#include "maple_in.pio.h"
#include "maple_out.pio.h"
#include "string.h"
#include "utils.h"

#include <limits>

std::shared_ptr<MapleBusInterface> create_maple_bus(uint32_t pinAIn, uint32_t pinAOut, int32_t dirPin, bool dirOutHigh)
{
    return std::make_shared<MapleBus>(pinAIn, pinAOut, dirPin, dirOutHigh);
}

MapleBus* mapleWriteIsr[4] = {};
MapleBus* mapleReadIsr[4] = {};

extern "C"
{
// General ISR rules:
// - All functionality executing within ISR must be run off of RAM (declared __not_in_flash_func)
// - All values set within ISR functionality must be set as volatile
// - No values set within an ISR may be greater than 32-bits (the size of a register) unless value
//   is used solely for diagnostic purposes

void __not_in_flash_func(maple_write_isr0)(void)
{
    if (MAPLE_OUT_PIO->irq & (0x01))
    {
        mapleWriteIsr[0]->writeIsr();
        hw_set_bits(&MAPLE_OUT_PIO->irq, 0x01);
    }
    if (MAPLE_OUT_PIO->irq & (0x04))
    {
        mapleWriteIsr[2]->writeIsr();
        hw_set_bits(&MAPLE_OUT_PIO->irq, 0x04);
    }
}
void __not_in_flash_func(maple_write_isr1)(void)
{
    if (MAPLE_OUT_PIO->irq & (0x02))
    {
        mapleWriteIsr[1]->writeIsr();
        hw_set_bits(&MAPLE_OUT_PIO->irq, 0x02);
    }
    if (MAPLE_OUT_PIO->irq & (0x08))
    {
        mapleWriteIsr[3]->writeIsr();
        hw_set_bits(&MAPLE_OUT_PIO->irq, 0x08);
    }
}
void __not_in_flash_func(maple_read_isr0)(void)
{
    if (MAPLE_IN_PIO->irq & (0x01))
    {
        mapleReadIsr[0]->readIsr();
        hw_set_bits(&MAPLE_IN_PIO->irq, 0x01);
    }
    if (MAPLE_IN_PIO->irq & (0x04))
    {
        mapleReadIsr[2]->readIsr();
        hw_set_bits(&MAPLE_IN_PIO->irq, 0x04);
    }
}
void __not_in_flash_func(maple_read_isr1)(void)
{
    if (MAPLE_IN_PIO->irq & (0x02))
    {
        mapleReadIsr[1]->readIsr();
        hw_set_bits(&MAPLE_IN_PIO->irq, 0x02);
    }
    if (MAPLE_IN_PIO->irq & (0x08))
    {
        mapleReadIsr[3]->readIsr();
        hw_set_bits(&MAPLE_IN_PIO->irq, 0x08);
    }
}
}

void MapleBus::initIsrs()
{
    uint outIdx = pio_get_index(MAPLE_OUT_PIO);
    irq_set_exclusive_handler(PIO0_IRQ_0 + (outIdx * 2), maple_write_isr0);
    irq_set_exclusive_handler(PIO0_IRQ_1 + (outIdx * 2), maple_write_isr1);
    irq_set_enabled(PIO0_IRQ_0 + (outIdx * 2), true);
    irq_set_enabled(PIO0_IRQ_1 + (outIdx * 2), true);
    pio_set_irq0_source_enabled(MAPLE_OUT_PIO, pis_interrupt0, true);
    pio_set_irq1_source_enabled(MAPLE_OUT_PIO, pis_interrupt1, true);
    pio_set_irq0_source_enabled(MAPLE_OUT_PIO, pis_interrupt2, true);
    pio_set_irq1_source_enabled(MAPLE_OUT_PIO, pis_interrupt3, true);

    uint inIdx = pio_get_index(MAPLE_IN_PIO);
    irq_set_exclusive_handler(PIO0_IRQ_0 + (inIdx * 2), maple_read_isr0);
    irq_set_exclusive_handler(PIO0_IRQ_1 + (inIdx * 2), maple_read_isr1);
    irq_set_enabled(PIO0_IRQ_0 + (inIdx * 2), true);
    irq_set_enabled(PIO0_IRQ_1 + (inIdx * 2), true);
    pio_set_irq0_source_enabled(MAPLE_IN_PIO, pis_interrupt0, true);
    pio_set_irq1_source_enabled(MAPLE_IN_PIO, pis_interrupt1, true);
    pio_set_irq0_source_enabled(MAPLE_IN_PIO, pis_interrupt2, true);
    pio_set_irq1_source_enabled(MAPLE_IN_PIO, pis_interrupt3, true);
}

MapleBus::MapleBus(uint32_t pinAIn, uint32_t pinAOut, int32_t dirPin, bool dirOutHigh) :
    mPinATx(pinAOut),
    mPinBTx(pinAOut+1),
    mDirPinTx(dirPin),
    mDirOutHighTx(dirOutHigh),
    mMaskATx(1 << mPinATx),
    mMaskBTx(1 << mPinBTx),
    mMaskABTx(mMaskATx | mMaskBTx),

    mPinARx(pinAIn),
    mPinBRx(pinAIn+1),
    mMaskARx(1 << mPinARx),
    mMaskBRx(1 << mPinBRx),
    mMaskABRx(mMaskARx | mMaskBRx),

    mSmOut(CPU_FREQ_KHZ, MAPLE_NS_PER_BIT, mPinATx),
    mSmIn(mPinARx),
    mDmaWriteChannel(dma_claim_unused_channel(true)),
    mDmaReadChannel(dma_claim_unused_channel(true)),
    mWriteBuffer(),
    mReadBuffer(),
    mLastRead(),
    mCurrentPhase(MapleBus::Phase::IDLE),
    mExpectingResponse(false),
    mResponseTimeoutUs(1000),
    mRxByteOrder(MaplePacket::ByteOrder::HOST),
    mProcStartTime(0),
    mProcKillOffsetUs(0),
    mLastReceivedWordOffsetUs(0),
    mLastReadTransferCount(0),
    mNVStats{},
    mVStats{},
    mCallbackFn(nullptr),
    mCallbackFnContext(nullptr)
{
    mapleWriteIsr[mSmOut.mSmIdx] = this;
    mapleReadIsr[mSmIn.mSmIdx] = this;

    if (mDirPinTx >= 0)
    {
        // Initialize directional pin and set as input
        gpio_init(mDirPinTx);
        setDirection(false);
        gpio_set_dir(mDirPinTx, true);
    }

    // This only needs to be called once but no issue calling it for each
    initIsrs();

    // Setup DMA to automaticlly put data on the FIFO
    dma_channel_config c = dma_channel_get_default_config(mDmaWriteChannel);
    channel_config_set_read_increment(&c, true);
    channel_config_set_write_increment(&c, false);
    // Bytes need to be swapped so the least significant byte is sent first
    channel_config_set_bswap(&c, true);
    channel_config_set_dreq(&c, pio_get_dreq(mSmOut.mProgram.mPio, mSmOut.mSmIdx, true));
    dma_channel_configure(mDmaWriteChannel,
                            &c,
                            &mSmOut.mProgram.mPio->txf[mSmOut.mSmIdx],
                            mWriteBuffer,
                            sizeof(mWriteBuffer) / sizeof(mWriteBuffer[0]),
                            false);

    // Setup DMA to automaticlly read data from the FIFO
    c = dma_channel_get_default_config(mDmaReadChannel);
    channel_config_set_read_increment(&c, false);
    channel_config_set_write_increment(&c, true);
    // Bytes need to be swapped since bytes are loaded to the left by default
    channel_config_set_bswap(&c, true);
    channel_config_set_dreq(&c, pio_get_dreq(mSmIn.mProgram.mPio, mSmIn.mSmIdx, false));
    dma_channel_configure(mDmaReadChannel,
                            &c,
                            mReadBuffer,
                            &mSmIn.mProgram.mPio->rxf[mSmIn.mSmIdx],
                            (sizeof(mReadBuffer) / sizeof(mReadBuffer[0])),
                            false);
}

inline void __not_in_flash_func(MapleBus::readIsr)()
{
    // This ISR gets called from read PIO twice within a read cycle:
    // - The first time tells us that start sequence was received
    // - The second time tells us that end sequence was received after completion

    if (mCurrentPhase == Phase::WAITING_FOR_READ_START)
    {
        mCurrentPhase = Phase::READ_IN_PROGRESS;
        mLastReceivedWordOffsetUs = static_cast<uint32_t>(maple_time_us_64() - mProcStartTime);
    }
    else if (mCurrentPhase == Phase::READ_IN_PROGRESS)
    {
        mSmIn.stop();
        mCurrentPhase = Phase::READ_COMPLETE;

        if (mCallbackFn)
        {
            mCallbackFn(mCallbackFnContext, mPinATx, mCurrentPhase);
        }
    }
    // else: shouldn't have reached here
}

inline void __not_in_flash_func(MapleBus::writeIsr)()
{
    // This ISR gets called from write PIO once writing has completed

    // Pause write which transitions pins to input with pull-up
    mSmOut.stop(!mExpectingResponse);

    if (mExpectingResponse)
    {
        // Transition to read - start waiting for start sequence
        mSmIn.start();

        // Switch to input mode
        setDirection(false);

        // Soft stop was done on state machine, so ensure pull-up is re-enabled
        maple_gpio_set_pulls(mPinBTx, true, false);

        if (mResponseTimeoutUs == NO_TIMEOUT)
        {
            mProcKillOffsetUs = std::numeric_limits<uint32_t>::max();
        }
        else
        {
            mProcKillOffsetUs = static_cast<uint32_t>(maple_time_us_64() - mProcStartTime) + mResponseTimeoutUs;
        }

        // Update stats now that write completed and read is started
        const uint64_t currentTime = maple_time_us_64();
        mVStats.lastWriteCompleteTime = currentTime;
        mVStats.lastReadStartTime = currentTime;

        mVStats.numReads = mVStats.numReads + 1;

        mCurrentPhase = Phase::WAITING_FOR_READ_START;
    }
    else
    {
        // Switch to input mode
        setDirection(false);

        // Soft stop was done on state machine, so ensure pull-up is re-enabled
        maple_gpio_set_pulls(mPinBTx, true, false);

        // Nothing more to do
        mCurrentPhase = Phase::WRITE_COMPLETE;

        if (mCallbackFn)
        {
            mCallbackFn(mCallbackFnContext, mPinATx, mCurrentPhase);
        }
    }
}

bool MapleBus::lineCheck()
{
#if (MAPLE_OPEN_LINE_CHECK_TIME_US > 0)
    const uint64_t targetTime = maple_time_us_64() + MAPLE_OPEN_LINE_CHECK_TIME_US + 1;

    // Ensure no one is pulling low
    do
    {
        if ((gpio_get_all() & mMaskABTx) != mMaskABTx)
        {
            // Something is pulling low
            return false;
        }
    } while (maple_time_us_64() < targetTime);
#endif

    return true;
}

void __not_in_flash_func(MapleBus::setDirection)(bool output)
{
    if (!output)
    {
        // About to switch to input - ensure GPIO are input FIRST!
        // Only the TX pair is ever driven by this device, so only it needs releasing; the RX pair
        // is left to the in state machine, which owns it for the whole life of the bus.
        gpio_set_dir_in_masked(mMaskABTx);
        maple_gpio_set_function(mPinBTx, GPIO_FUNC_SIO);
        maple_gpio_set_function(mPinATx, GPIO_FUNC_SIO);
    }

    // Output to dir pin that we are in input mode
    if (mDirPinTx >= 0)
    {
        gpio_put(mDirPinTx, mDirOutHighTx ^ !output);
    }
}

void MapleBus::resetSms()
{
    // Halt all state machines which also reinitializes I/O
    mSmOut.disable();
    mSmIn.disable();

    // Initializing pins on either of these should do the same thing
    // Both are called only for completeness
    mSmOut.initPins();
    mSmIn.initPins();

    // Ensure state machine is back to idle
    mCurrentPhase = Phase::IDLE;
}

bool MapleBus::write(
    const MaplePacket& packet,
    bool autostartRead,
    uint32_t readTimeoutUs,
    MaplePacket::ByteOrder rxByteOrder
)
{
    bool rv = false;

    ++mNVStats.numWrites;
    mNVStats.lastWriteStartTime = maple_time_us_64();

    if (!isBusy())
    {
        // Make sure previous DMA instances are killed
        dma_channel_abort(mDmaWriteChannel);
        dma_channel_abort(mDmaReadChannel);

        // Compute CRC
        uint8_t crc = 0;
        uint32_t frameWord = packet.getFrameWord();
        crc8(frameWord, crc);
        crc8(packet.payload.data(), packet.payload.size(), crc);

        // First 32 bits sent to the state machine is how many bits to output.
        // Since channel_config_set_bswap is set to make the packet bytes the right order, these
        // bytes may need to be flipped so the PIO state machine can work with it correctly.
        uint32_t len = 0;
        const bool flipBytes = (packet.payloadByteOrder != MaplePacket::ByteOrder::NETWORK);
        const uint32_t totalNumBits = packet.getNumTotalBits();
        mWriteBuffer[len++] = flipBytes ? flipWordBytes(totalNumBits) : totalNumBits;
        // Load the frame word and start computing the crc
        mWriteBuffer[len++] = frameWord;
        // Load the rest of the packet
        wordCpy(&mWriteBuffer[len], packet.payload.data(), packet.payload.size());
        len += packet.payload.size();
        // Last byte is the CRC (set to the MSB if NOT flipped)
        mWriteBuffer[len++] = flipBytes ? crc : static_cast<uint32_t>(crc) << 24;

        if (lineCheck())
        {
            // Update flags before beginning to write
            mExpectingResponse = autostartRead;
            mResponseTimeoutUs = readTimeoutUs;
            mRxByteOrder = rxByteOrder;
            mCurrentPhase = Phase::WRITE_IN_PROGRESS;

            if (autostartRead)
            {
                // Setup read byte order
                const bool rxFlipBytes = (rxByteOrder != MaplePacket::ByteOrder::NETWORK);
                dma_channel_config rc = dma_get_channel_config(mDmaReadChannel);
                channel_config_set_bswap(&rc, rxFlipBytes);
                dma_channel_set_config(mDmaReadChannel, &rc, false);

                // Start read DMA (won't start filling until mSmIn.start() is called)
                mLastReadTransferCount = sizeof(mReadBuffer) / sizeof(mReadBuffer[0]);
                dma_channel_transfer_to_buffer_now(
                    mDmaReadChannel, mReadBuffer, mLastReadTransferCount);
                // Prestart the input state machine to save time during transition
                mSmIn.prestart();
            }

            // Setup write byte order
            dma_channel_config c = dma_get_channel_config(mDmaWriteChannel);
            channel_config_set_bswap(&c, flipBytes);
            dma_channel_set_config(mDmaWriteChannel, &c, false);

            // Start the state machine which will stall until DMA is filled
            mSmOut.start();

            // Switch to output mode
            setDirection(true);
            // There will be enough of a delay between now and when data lines on microcontroller
            // transition to output

            // Start writing
            dma_channel_transfer_from_buffer_now(mDmaWriteChannel, mWriteBuffer, len);

            uint32_t totalWriteTimeNs = packet.getTxTimeNs();
            // Multiply by the extra percentage
            totalWriteTimeNs += (static_cast<uint64_t>(totalWriteTimeNs) * MAPLE_WRITE_TIMEOUT_EXTRA_PERCENT) / 100;
            // And then compute the time which the write process should complete
            mProcStartTime = maple_time_us_64();
            const uint64_t killTime =
                mProcStartTime + INT_DIVIDE_CEILING(totalWriteTimeNs, 1000) + MAPLE_WRITE_TIMEOUT_EXTRA_US;
            mProcKillOffsetUs = static_cast<uint32_t>(killTime - mProcStartTime);

            rv = true;
        }
    }

    return rv;
}

bool MapleBus::startRead(uint32_t readTimeoutUs, MaplePacket::ByteOrder rxByteOrder)
{
    bool rv = false;

    mVStats.numReads = mVStats.numReads + 1;
    mVStats.lastReadStartTime = maple_time_us_64();

    if (!isBusy())
    {
        // Make sure previous DMA instances are killed
        dma_channel_abort(mDmaWriteChannel);
        dma_channel_abort(mDmaReadChannel);

        // Setup read byte order
        mRxByteOrder = rxByteOrder;
        const bool flipBytes = (rxByteOrder != MaplePacket::ByteOrder::NETWORK);
        dma_channel_config c = dma_get_channel_config(mDmaReadChannel);
        channel_config_set_bswap(&c, flipBytes);
        dma_channel_set_config(mDmaReadChannel, &c, false);

        // Start read DMA
        mLastReadTransferCount = sizeof(mReadBuffer) / sizeof(mReadBuffer[0]);
        dma_channel_transfer_to_buffer_now(
            mDmaReadChannel, mReadBuffer, mLastReadTransferCount);

        // Setup state
        mProcStartTime = maple_time_us_64();
        if (readTimeoutUs == NO_TIMEOUT)
        {
            mProcKillOffsetUs = std::numeric_limits<uint32_t>::max();
        }
        else
        {
            mProcKillOffsetUs = readTimeoutUs;
        }
        mCurrentPhase = Phase::WAITING_FOR_READ_START;

        // Switch to input mode
        setDirection(false);

        // Start reading
        mSmIn.start();

        rv = true;
    }

    return rv;
}

MapleBusInterface::Status MapleBus::processEvents(uint64_t currentTimeUs)
{
    Status status;
    // The state machine may still be running, so it is important to store the current phase and
    // fully process it at "this" moment in time i.e. the below must check against status.phase, not
    // mCurrentPhase.
    status.phase = mCurrentPhase;

    switch (status.phase)
    {
        case Phase::IDLE:
            break; // nothing to do

        case Phase::READ_COMPLETE:
        {
            // Wait up to 1 ms for the RX FIFO to become empty (automatically drained by the read DMA)
            uint64_t timeoutTime = maple_time_us_64() + 1000;
            while (!pio_sm_is_rx_fifo_empty(mSmIn.mProgram.mPio, mSmIn.mSmIdx)
                && maple_time_us_64() < timeoutTime);

            // transfer_count decrements down to 0, so compute the inverse to get number of words
            uint32_t dmaWordsRead = (sizeof(mReadBuffer) / sizeof(mReadBuffer[0]))
                                    - dma_channel_hw_addr(mDmaReadChannel)->transfer_count;

            // Should have at least frame and CRC words
            if (dmaWordsRead > 1)
            {
                // The frame word always contains how many proceeding words there are [0,255]
                // For at least 1 instance (VMU extended device info) the number of words received will
                // not match len. For this reason, the following allows for more words to be read than
                // specified by the frame word as long as the CRC is still correct.
                uint8_t len;
                uint8_t expectedCrc;
                if (mRxByteOrder != MaplePacket::ByteOrder::NETWORK)
                {
                    // Host order
                    len = mReadBuffer[0] & 0xFF;
                    expectedCrc = mReadBuffer[dmaWordsRead - 1] & 0xFF;
                }
                else
                {
                    // Network order
                    len = mReadBuffer[0] >> 24;
                    expectedCrc = mReadBuffer[dmaWordsRead - 1] >> 24;
                }

                if (len <= (dmaWordsRead - 2))
                {
                    // Copy what was read and compute CRC
                    wordCpy(&mLastRead[0], &mReadBuffer[0], dmaWordsRead - 1);
                    uint8_t crc = 0;
                    crc8(&mLastRead[0], dmaWordsRead - 1, crc);
                    // Data is only valid if the CRC is correct
                    if (crc == expectedCrc)
                    {
                        status.readBuffer = mLastRead;
                        status.readBufferLen = dmaWordsRead - 1;
                        status.rxByteOrder = mRxByteOrder;
                        mNVStats.lastReadCompleteTime = maple_time_us_64();
                    }
                    else
                    {
                        // Read failed because CRC was invalid
                        status.phase = Phase::READ_FAILED;
                        status.failureReason = FailureReason::CRC_INVALID;
                        ++mNVStats.numReadFailCrc;
                    }
                }
                else
                {
                    // Read failed because not enough words read
                    status.phase = Phase::READ_FAILED;
                    status.failureReason = FailureReason::MISSING_DATA;
                    ++mNVStats.numReadFailIncomplete;
                }
            }
            else
            {
                // Read failed because nothing was sent through DMA
                status.phase = Phase::READ_FAILED;
                status.failureReason = FailureReason::MISSING_DATA;
                ++mNVStats.numReadFailIncomplete;
            }

            // We processed the read, so the machine can go back to idle
            mCurrentPhase = Phase::IDLE;
        }
        break;

        case Phase::WRITE_COMPLETE:
        {
            mVStats.lastWriteCompleteTime = maple_time_us_64();

            // We processed the write, so the machine can go back to idle
            mCurrentPhase = Phase::IDLE;
        }
        break;

        case Phase::READ_IN_PROGRESS:
        {
            // Check for buffer overflow or inter-word timeout
            // The RX transfer count decrements from buffer size down to 0 as words are read in maple_in
            uint32_t transferCount = dma_channel_hw_addr(mDmaReadChannel)->transfer_count;
            if (transferCount == 0)
            {
                // 1 extra word is allocated in the buffer, so transfer count should never reach 0
                mSmIn.disable();
                mSmIn.initPins();
                status.phase = Phase::READ_FAILED;
                ++mNVStats.numReadFailOverflow;
                status.failureReason = FailureReason::BUFFER_OVERFLOW;
                mCurrentPhase = Phase::IDLE;
            }
            else if (mLastReadTransferCount == transferCount)
            {
                uint64_t lastReceivedWordTimeUs = mProcStartTime + mLastReceivedWordOffsetUs;
                if (currentTimeUs > lastReceivedWordTimeUs
                    && (currentTimeUs - lastReceivedWordTimeUs) >= MAPLE_INTER_WORD_READ_TIMEOUT_US)
                {
                    // Inter-word timeout occurred
                    mSmIn.disable();
                    mSmIn.initPins();
                    status.phase = Phase::READ_FAILED;
                    ++mNVStats.numReadFailTimeout;
                    status.failureReason = FailureReason::TIMEOUT;
                    mCurrentPhase = Phase::IDLE;
                }
            }
            else
            {
                mLastReadTransferCount = transferCount;
                mLastReceivedWordOffsetUs = static_cast<uint32_t>(currentTimeUs - mProcStartTime);
            }

            // (mProcKillOffsetUs is ignored while actively reading)
        }
        break;

        case Phase::WRITE_IN_PROGRESS: // Fall through
        case Phase::WAITING_FOR_READ_START:
        {
            if (
                currentTimeUs >= (mProcStartTime + mProcKillOffsetUs) &&
                mProcKillOffsetUs < std::numeric_limits<uint32_t>::max()
            )
            {
                // The state machine is not idle, and it blew past a timeout - check what needs to be killed
                status.failureReason = FailureReason::TIMEOUT;

                if (status.phase == Phase::WAITING_FOR_READ_START)
                {
                    printf("read  start  timeout\n");
                    status.phase = Phase::READ_FAILED;
                    ++mNVStats.numNullReads;
                }
                else
                {
                    printf("stopping tx sm timeout\n");
                    status.phase = Phase::WRITE_FAILED;
                    ++mNVStats.numWriteFail;
                }

                resetSms();
            }
        }
        break;

        case Phase::WRITE_FAILED:
        case Phase::READ_FAILED:
        case Phase::INVALID:
        default:
            // Invalid states
            resetSms();
            break;
    }

    return status;
}

void MapleBus::setCallback(void (*fn)(void*, uint32_t, Phase), void* context)
{
    mCallbackFn = fn;
    mCallbackFnContext = context;
}

MapleBusInterface::MapleStats MapleBus::getStats() const
{
    MapleBusInterface::MapleStats stats;
    stats.numReads = mVStats.numReads;
    stats.numNullReads = mNVStats.numNullReads;
    stats.numReadFailCrc = mNVStats.numReadFailCrc;
    stats.numReadFailIncomplete = mNVStats.numReadFailIncomplete;
    stats.numReadFailOverflow = mNVStats.numReadFailOverflow;
    stats.numReadFailTimeout = mNVStats.numReadFailTimeout;
    stats.lastReadStartTime = mVStats.lastReadStartTime;
    stats.lastReadCompleteTime = mNVStats.lastReadCompleteTime;
    stats.numWrites = mNVStats.numWrites;
    stats.numWriteFail = mNVStats.numWriteFail;
    stats.lastWriteStartTime = mNVStats.lastWriteStartTime;
    stats.lastWriteCompleteTime = mVStats.lastWriteCompleteTime;
    return stats;
}

void MapleBus::crc8(volatile const uint32_t *source, uint32_t len, uint8_t &crc)
{
    // Compute a 32-bit CRC
    uint32_t crc32 = 0;
    for (; len > 0; --len, ++source)
    {
        crc32 ^= *source;
    }
    // Condense to 8-bit CRC
    crc8(crc32, crc);
}

void MapleBus::crc8(uint32_t source, uint8_t &crc)
{
    // Set each byte of the source word into the crc
    const uint8_t* src = reinterpret_cast<uint8_t*>(&source);
    for (uint i = 0; i < sizeof(source); ++i, ++src)
    {
        crc ^= *src;
    }
}

void MapleBus::wordCpy(volatile uint32_t* dest,
                       volatile const uint32_t* source,
                       uint32_t len)
{
    for (; len > 0; --len, ++source, ++dest)
    {
        *dest = *source;
    }
}

uint32_t MapleBus::flipWordBytes(const uint32_t& word)
{
    return (word << 24) | (word << 8 & 0xFF0000) | (word >> 8 & 0xFF00) | (word >> 24);
}
