always @(clock) begin
/*if (`CORE.frontend.ifu.icache.REG_1_32_0_ === 1'bx) begin
  force `CORE.frontend.ifu.icache.REG_1_32_0_ = $random();
end
else begin release `CORE.frontend.ifu.icache.REG_1_32_0_; end
if (`CORE.frontend.ifu.icache.n10110 === 1'bx) begin
  force `CORE.frontend.ifu.icache.n10110 = $random();
end
else begin release `CORE.frontend.ifu.icache.n10110; end
if (`CORE.frontend.ifu.icache.n10106 === 1'bx) begin
 force `CORE.frontend.ifu.icache.n10106 = $random();
end
else begin release `CORE.frontend.ifu.icache.n10106; end
*/
/*if (`CORE.frontend.ifu.icache.icacheMissQueue.io_resp_bits_data_328__BAR === 1'bx) begin
  force `CORE.frontend.ifu.icache.icacheMissQueue.io_resp_bits_data_328__BAR = $random();
end
else begin release `CORE.frontend.ifu.icache.icacheMissQueue.io_resp_bits_data_328__BAR; end
if (`CORE.frontend.ifu.icache.icacheMissQueue.io_resp_bits_data_135__BAR === 1'bx) begin
  force `CORE.frontend.ifu.icache.icacheMissQueue.io_resp_bits_data_135__BAR = $random();
end
else begin release `CORE.frontend.ifu.icache.icacheMissQueue.io_resp_bits_data_135__BAR; end
if (`CORE.frontend.ifu.icache.icacheMissQueue.io_resp_bits_data_79__BAR === 1'bx) begin
  force `CORE.frontend.ifu.icache.icacheMissQueue.io_resp_bits_data_79__BAR = $random();
end
else begin release `CORE.frontend.ifu.icache.icacheMissQueue.io_resp_bits_data_79__BAR; end
*/


end

