# WiRed Panda

WiRed Panda is a software designed to help students to learn about logic circuits and simulate them in an easy and friendly way.

The main features of the software are:
  - Real time logic simulation.
  - User-friendly interface.
  - Its intuitive and easy to use.

![Alt text](images/wpanda.png?raw=true "WiRed Panda Screenshot")

## TODO List
- [x] Add `.panda` to files when saving.  [link](https://github.com/lellisls/wiRedPanda/issues/10)
- [x] Undo/Redo. [link](https://github.com/lellisls/wiRedPanda/issues/1)
- [x] Boxes.  [link](https://github.com/lellisls/wiRedPanda/issues/9)
- [ ] QtInstaller. [link](https://github.com/lellisls/wiRedPanda/issues/3)
- [ ] Add keyboard shortcuts to inputs. [link](https://github.com/lellisls/wiRedPanda/issues/11)
- [ ] Line Split.
- [ ] Zoom.
- [x] Dynamic scene resizing 
- [x] Align to grid [link](https://github.com/lellisls/wiRedPanda/issues/14).
- [ ] ~~Align lines to grid ()~~
- [ ] Hide Lines, Wires and Ports.
- [ ] Show Lines with issues.
- [x] Search.
- [ ] Flip Elements in the latteral pannel.
- [ ] 16-seg Display.
- [ ] ~~Allow gates with more than 8 in/out.~~
- [ ] Labels always in horizontal.
- [ ] Verify if file changed outside.
- [ ] MUX and DEMUX.
- [ ] Ctrl + Drag copy.
- [x] Lauch box in new instance.

## Features we have yet to implement
- [ ] Karnaught Map or Truth Table.
- [ ] Limited Clock Frequencies.
- [ ] Images as buttons.
- [ ] Labels as separate elements.
- [ ] Verilog Script Generator.
- [ ] Add support to custom image backgrounds..
- [ ] ~~Create separate modules for execution and edition.~~
- [ ] Bugs and Warnings highlights.

