#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 10 23:32:30 2023
# Process ID: 5512
# Current directory: C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5592 C:\Users\ALEXANDRA\Desktop\Folder nou\proiect_final\project_final\project_final.xpr
# Log file: C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/vivado.log
# Journal file: C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ALEXANDRA/Desktop/proiect_final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: FVM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 927.547 ; gain = 106.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FVM' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:42]
INFO: [Synth 8-3491] module 'mux8_1' declared at 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/mux8_1.vhd:34' bound to instance 'U0' of component 'mux8_1' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:95]
INFO: [Synth 8-638] synthesizing module 'mux8_1' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/mux8_1.vhd:49]
INFO: [Synth 8-226] default block is never used [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/mux8_1.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'mux8_1' (1#1) [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/mux8_1.vhd:49]
INFO: [Synth 8-3491] module 'mux8_1' declared at 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/mux8_1.vhd:34' bound to instance 'M1' of component 'mux8_1' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:108]
INFO: [Synth 8-3491] module 'mux8_1' declared at 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/mux8_1.vhd:34' bound to instance 'M2' of component 'mux8_1' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:121]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff.vhd:34' bound to instance 'x' of component 'dff' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:141]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'dff' (2#1) [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff.vhd:42]
INFO: [Synth 8-3491] module 'dff1' declared at 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff1.vhd:34' bound to instance 'xx' of component 'dff1' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:147]
INFO: [Synth 8-638] synthesizing module 'dff1' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'dff1' (3#1) [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff1.vhd:42]
INFO: [Synth 8-3491] module 'dff2' declared at 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff2.vhd:34' bound to instance 'xxx' of component 'dff2' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:152]
INFO: [Synth 8-638] synthesizing module 'dff2' [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'dff2' (4#1) [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff2.vhd:42]
WARNING: [Synth 8-3848] Net qx in module/entity FVM does not have driver. [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:38]
WARNING: [Synth 8-3848] Net qxn in module/entity FVM does not have driver. [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:39]
WARNING: [Synth 8-3848] Net f1 in module/entity FVM does not have driver. [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'FVM' (5#1) [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:42]
WARNING: [Synth 8-3331] design FVM has unconnected port qx
WARNING: [Synth 8-3331] design FVM has unconnected port qxn
WARNING: [Synth 8-3331] design FVM has unconnected port dx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 981.797 ; gain = 161.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U0:a1 to constant 0 [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:95]
WARNING: [Synth 8-3295] tying undriven pin M1:a1 to constant 0 [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:108]
WARNING: [Synth 8-3295] tying undriven pin M2:a1 to constant 0 [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:121]
WARNING: [Synth 8-3295] tying undriven pin xx:d1 to constant 0 [C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd:147]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 981.797 ; gain = 161.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 981.797 ; gain = 161.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1299.902 ; gain = 479.137
21 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1299.902 ; gain = 479.137
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_FVM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_FVM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/FVM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FVM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/dff2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sim_1/new/testbench_FVM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_FVM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5a7527f4949d4eba94739485257788e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_FVM_behav xil_defaultlib.testbench_FVM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [mux8_1_default]
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture behavioral of entity xil_defaultlib.dff1 [dff1_default]
Compiling architecture behavioral of entity xil_defaultlib.dff2 [dff2_default]
Compiling architecture behavioral of entity xil_defaultlib.FVM [fvm_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_fvm
Built simulation snapshot testbench_FVM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_FVM_behav -key {Behavioral:sim_1:Functional:testbench_FVM} -tclbatch {testbench_FVM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench_FVM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_FVM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1309.098 ; gain = 0.000
set_property top testbench_dff [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_dff' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_dff_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sim_1/new/testbench_dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_dff
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5a7527f4949d4eba94739485257788e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_dff_behav xil_defaultlib.testbench_dff -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_dff
Built simulation snapshot testbench_dff_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_dff_behav -key {Behavioral:sim_1:Functional:testbench_dff} -tclbatch {testbench_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top testbench_mux8_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mux8_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_mux8_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sim_1/new/testbench_mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_mux8_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5a7527f4949d4eba94739485257788e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_mux8_1_behav xil_defaultlib.testbench_mux8_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [mux8_1_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_mux8_1
Built simulation snapshot testbench_mux8_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mux8_1_behav -key {Behavioral:sim_1:Functional:testbench_mux8_1} -tclbatch {testbench_mux8_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench_mux8_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mux8_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1323.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top testbench_FVM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_FVM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_FVM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5a7527f4949d4eba94739485257788e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_FVM_behav xil_defaultlib.testbench_FVM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_FVM_behav -key {Behavioral:sim_1:Functional:testbench_FVM} -tclbatch {testbench_FVM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench_FVM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_FVM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_FVM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_FVM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5a7527f4949d4eba94739485257788e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_FVM_behav xil_defaultlib.testbench_FVM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_FVM_behav -key {Behavioral:sim_1:Functional:testbench_FVM} -tclbatch {testbench_FVM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench_FVM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_FVM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top testbench_dff [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_dff' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_dff_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sim_1/new/testbench_dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_dff
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5a7527f4949d4eba94739485257788e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_dff_behav xil_defaultlib.testbench_dff -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_dff
Built simulation snapshot testbench_dff_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_dff_behav -key {Behavioral:sim_1:Functional:testbench_dff} -tclbatch {testbench_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_dff' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_dff_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sim_1/new/testbench_dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_dff
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5a7527f4949d4eba94739485257788e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_dff_behav xil_defaultlib.testbench_dff -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_dff
Built simulation snapshot testbench_dff_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_dff_behav -key {Behavioral:sim_1:Functional:testbench_dff} -tclbatch {testbench_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_dff' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_dff_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.srcs/sim_1/new/testbench_dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_dff
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5a7527f4949d4eba94739485257788e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_dff_behav xil_defaultlib.testbench_dff -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_dff
Built simulation snapshot testbench_dff_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ALEXANDRA/Desktop/Folder nou/proiect_final/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_dff_behav -key {Behavioral:sim_1:Functional:testbench_dff} -tclbatch {testbench_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
