set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y97}]
set_property SITE_PIPS {SLICE_X6Y97/SRUSEDMUX:0 SLICE_X6Y97/CEUSEDMUX:1 SLICE_X6Y97/WEMUX:CE SLICE_X6Y97/CLKINV:CLK SLICE_X6Y97/AFFMUX:O6} [get_sites {SLICE_X6Y97}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y95}]
set_property SITE_PIPS {SLICE_X6Y95/SRUSEDMUX:0 SLICE_X6Y95/CEUSEDMUX:1 SLICE_X6Y95/WEMUX:CE SLICE_X6Y95/CLKINV:CLK SLICE_X6Y95/AFFMUX:O6} [get_sites {SLICE_X6Y95}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y95}]
set_property SITE_PIPS {SLICE_X7Y95/SRUSEDMUX:0 SLICE_X7Y95/CEUSEDMUX:1 SLICE_X7Y95/CLKINV:CLK SLICE_X7Y95/BFFMUX:BX SLICE_X7Y95/AFFMUX:AX} [get_sites {SLICE_X7Y95}]
set_property MANUAL_ROUTING RAMB18E1 [get_sites {RAMB18_X0Y38}]
set_property SITE_PIPS {RAMB18_X0Y38/REGCLKARDRCLKINV:REGCLKARDRCLK_B RAMB18_X0Y38/RSTREGARSTREGINV:RSTREGARSTREG_B RAMB18_X0Y38/RSTRAMBINV:RSTRAMB_B RAMB18_X0Y38/REGCLKBINV:REGCLKB_B RAMB18_X0Y38/ENBWRENINV:ENBWREN_B RAMB18_X0Y38/ENARDENINV:ENARDEN RAMB18_X0Y38/CLKARDCLKINV:CLKARDCLK RAMB18_X0Y38/RSTREGBINV:RSTREGB_B RAMB18_X0Y38/RSTRAMARSTRAMINV:RSTRAMARSTRAM_B RAMB18_X0Y38/CLKBWRCLKINV:CLKBWRCLK_B} [get_sites {RAMB18_X0Y38}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y95}]
set_property SITE_PIPS {SLICE_X8Y95/SRUSEDMUX:0 SLICE_X8Y95/CEUSEDMUX:1 SLICE_X8Y95/CLKINV:CLK SLICE_X8Y95/DFFMUX:DX SLICE_X8Y95/CFFMUX:CX SLICE_X8Y95/BFFMUX:BX SLICE_X8Y95/AOUTMUX:F7} [get_sites {SLICE_X8Y95}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y93}]
set_property SITE_PIPS {SLICE_X8Y93/DUSED:0 SLICE_X8Y93/CUSED:0 SLICE_X8Y93/BUSED:0 SLICE_X8Y93/SRUSEDMUX:0 SLICE_X8Y93/CEUSEDMUX:1 SLICE_X8Y93/CLKINV:CLK SLICE_X8Y93/DOUTMUX:O6 SLICE_X8Y93/AFFMUX:O6} [get_sites {SLICE_X8Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y93}]
set_property SITE_PIPS {SLICE_X9Y93/SRUSEDMUX:IN SLICE_X9Y93/A5FFMUX:IN_A SLICE_X9Y93/CEUSEDMUX:IN SLICE_X9Y93/CLKINV:CLK SLICE_X9Y93/DFFMUX:O6 SLICE_X9Y93/CFFMUX:O6 SLICE_X9Y93/BOUTMUX:O5 SLICE_X9Y93/BFFMUX:O6 SLICE_X9Y93/AOUTMUX:A5Q SLICE_X9Y93/AFFMUX:O6} [get_sites {SLICE_X9Y93}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y92}]
set_property SITE_PIPS {SLICE_X6Y92/DUSED:0 SLICE_X6Y92/SRUSEDMUX:IN SLICE_X6Y92/CEUSEDMUX:IN SLICE_X6Y92/B5FFMUX:IN_B SLICE_X6Y92/D5FFMUX:IN_B SLICE_X6Y92/C5FFMUX:IN_B SLICE_X6Y92/CLKINV:CLK SLICE_X6Y92/DOUTMUX:D5Q SLICE_X6Y92/DFFMUX:O5 SLICE_X6Y92/COUTMUX:C5Q SLICE_X6Y92/CFFMUX:O6 SLICE_X6Y92/BOUTMUX:B5Q SLICE_X6Y92/BFFMUX:O6 SLICE_X6Y92/AOUTMUX:O5 SLICE_X6Y92/AFFMUX:O6} [get_sites {SLICE_X6Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y92}]
set_property SITE_PIPS {SLICE_X7Y92/DUSED:0 SLICE_X7Y92/CUSED:0 SLICE_X7Y92/BUSED:0 SLICE_X7Y92/AUSED:0 SLICE_X7Y92/SRUSEDMUX:0 SLICE_X7Y92/CEUSEDMUX:1 SLICE_X7Y92/CLKINV:CLK SLICE_X7Y92/DOUTMUX:O5 SLICE_X7Y92/COUTMUX:O5 SLICE_X7Y92/BOUTMUX:O5 SLICE_X7Y92/AOUTMUX:O5 SLICE_X7Y92/AFFMUX:AX} [get_sites {SLICE_X7Y92}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y92}]
set_property SITE_PIPS {SLICE_X8Y92/CUSED:0 SLICE_X8Y92/SRUSEDMUX:IN SLICE_X8Y92/CEUSEDMUX:IN SLICE_X8Y92/A5FFMUX:IN_A SLICE_X8Y92/B5FFMUX:IN_A SLICE_X8Y92/CLKINV:CLK SLICE_X8Y92/COUTMUX:O5 SLICE_X8Y92/BOUTMUX:B5Q SLICE_X8Y92/BFFMUX:O6 SLICE_X8Y92/AOUTMUX:A5Q SLICE_X8Y92/AFFMUX:O6} [get_sites {SLICE_X8Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y92}]
set_property SITE_PIPS {SLICE_X9Y92/SRUSEDMUX:IN SLICE_X9Y92/CEUSEDMUX:IN SLICE_X9Y92/CLKINV:CLK SLICE_X9Y92/AFFMUX:AX} [get_sites {SLICE_X9Y92}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y91}]
set_property SITE_PIPS {SLICE_X6Y91/SRUSEDMUX:IN SLICE_X6Y91/CEUSEDMUX:IN SLICE_X6Y91/A5FFMUX:IN_A SLICE_X6Y91/CLKINV:CLK SLICE_X6Y91/BFFMUX:O6 SLICE_X6Y91/AOUTMUX:A5Q SLICE_X6Y91/AFFMUX:O6} [get_sites {SLICE_X6Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y91}]
set_property SITE_PIPS {SLICE_X7Y91/DUSED:0 SLICE_X7Y91/CUSED:0 SLICE_X7Y91/BUSED:0 SLICE_X7Y91/SRUSEDMUX:IN SLICE_X7Y91/CEUSEDMUX:1 SLICE_X7Y91/CLKINV:CLK SLICE_X7Y91/AFFMUX:O6} [get_sites {SLICE_X7Y91}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y91}]
set_property SITE_PIPS {SLICE_X8Y91/DUSED:0 SLICE_X8Y91/SRUSEDMUX:IN SLICE_X8Y91/CEUSEDMUX:IN SLICE_X8Y91/A5FFMUX:IN_B SLICE_X8Y91/CLKINV:CLK SLICE_X8Y91/DOUTMUX:O5 SLICE_X8Y91/CFFMUX:O6 SLICE_X8Y91/BFFMUX:O6 SLICE_X8Y91/AOUTMUX:A5Q SLICE_X8Y91/AFFMUX:O6} [get_sites {SLICE_X8Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y91}]
set_property SITE_PIPS {SLICE_X9Y91/DUSED:0 SLICE_X9Y91/CUSED:0 SLICE_X9Y91/BUSED:0 SLICE_X9Y91/SRUSEDMUX:IN SLICE_X9Y91/A5FFMUX:IN_A SLICE_X9Y91/CEUSEDMUX:IN SLICE_X9Y91/CLKINV:CLK SLICE_X9Y91/DOUTMUX:O6 SLICE_X9Y91/COUTMUX:O6 SLICE_X9Y91/BFFMUX:O5 SLICE_X9Y91/AOUTMUX:A5Q SLICE_X9Y91/AFFMUX:O6} [get_sites {SLICE_X9Y91}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y91}]
set_property SITE_PIPS {SLICE_X10Y91/SRUSEDMUX:0 SLICE_X10Y91/CEUSEDMUX:1 SLICE_X10Y91/A5FFMUX:IN_A SLICE_X10Y91/CLKINV:CLK SLICE_X10Y91/AOUTMUX:A5Q SLICE_X10Y91/AFFMUX:O6} [get_sites {SLICE_X10Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y90}]
set_property SITE_PIPS {SLICE_X1Y90/COUTMUX:F7 SLICE_X1Y90/AOUTMUX:F7} [get_sites {SLICE_X1Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y90}]
set_property SITE_PIPS {SLICE_X0Y90/CUSED:0 SLICE_X0Y90/COUTMUX:O5 SLICE_X0Y90/AOUTMUX:F7} [get_sites {SLICE_X0Y90}]
set_property MANUAL_ROUTING RAMB36E1 [get_sites {RAMB36_X0Y18}]
set_property SITE_PIPS {RAMB36_X0Y18/CLKARDCLKLINV:CLKARDCLKL RAMB36_X0Y18/CLKARDCLKUINV:CLKARDCLKU RAMB36_X0Y18/CLKBWRCLKLINV:CLKBWRCLKL RAMB36_X0Y18/CLKBWRCLKUINV:CLKBWRCLKU RAMB36_X0Y18/ENARDENLINV:ENARDENL RAMB36_X0Y18/ENARDENUINV:ENARDENU RAMB36_X0Y18/ENBWRENLINV:ENBWRENL RAMB36_X0Y18/ENBWRENUINV:ENBWRENU RAMB36_X0Y18/REGCLKARDRCLKLINV:REGCLKARDRCLKL_B RAMB36_X0Y18/REGCLKARDRCLKUINV:REGCLKARDRCLKU_B RAMB36_X0Y18/REGCLKBLINV:REGCLKBL_B RAMB36_X0Y18/REGCLKBUINV:REGCLKBU_B RAMB36_X0Y18/RSTRAMARSTRAMLINV:RSTRAMARSTRAML_B RAMB36_X0Y18/RSTRAMARSTRAMUINV:RSTRAMARSTRAMU_B RAMB36_X0Y18/RSTRAMBLINV:RSTRAMBL_B RAMB36_X0Y18/RSTRAMBUINV:RSTRAMBU_B RAMB36_X0Y18/RSTREGARSTREGLINV:RSTREGARSTREGL_B RAMB36_X0Y18/RSTREGARSTREGUINV:RSTREGARSTREGU_B RAMB36_X0Y18/RSTREGBLINV:RSTREGBL_B RAMB36_X0Y18/RSTREGBUINV:RSTREGBU_B} [get_sites {RAMB36_X0Y18}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y90}]
set_property SITE_PIPS {SLICE_X8Y90/SRUSEDMUX:0 SLICE_X8Y90/CEUSEDMUX:1 SLICE_X8Y90/DCY0:DX SLICE_X8Y90/CLKINV:CLK SLICE_X8Y90/CCY0:CX SLICE_X8Y90/BCY0:BX SLICE_X8Y90/ACY0:AX SLICE_X8Y90/DFFMUX:XOR SLICE_X8Y90/CFFMUX:XOR SLICE_X8Y90/BFFMUX:XOR SLICE_X8Y90/AFFMUX:XOR} [get_sites {SLICE_X8Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y90}]
set_property SITE_PIPS {SLICE_X9Y90/DUSED:0 SLICE_X9Y90/SRUSEDMUX:IN SLICE_X9Y90/B5FFMUX:IN_A SLICE_X9Y90/A5FFMUX:IN_A SLICE_X9Y90/CEUSEDMUX:IN SLICE_X9Y90/CLKINV:CLK SLICE_X9Y90/CFFMUX:O6 SLICE_X9Y90/BOUTMUX:B5Q SLICE_X9Y90/BFFMUX:O6 SLICE_X9Y90/AOUTMUX:A5Q SLICE_X9Y90/AFFMUX:O6} [get_sites {SLICE_X9Y90}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y89}]
set_property SITE_PIPS {SLICE_X8Y89/SRUSEDMUX:0 SLICE_X8Y89/CEUSEDMUX:1 SLICE_X8Y89/DCY0:DX SLICE_X8Y89/COUTUSED:0 SLICE_X8Y89/CLKINV:CLK SLICE_X8Y89/CCY0:CX SLICE_X8Y89/BCY0:BX SLICE_X8Y89/ACY0:AX SLICE_X8Y89/DFFMUX:XOR SLICE_X8Y89/CFFMUX:XOR SLICE_X8Y89/BFFMUX:XOR SLICE_X8Y89/AFFMUX:XOR} [get_sites {SLICE_X8Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y89}]
set_property SITE_PIPS {SLICE_X9Y89/AUSED:0} [get_sites {SLICE_X9Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y88}]
set_property SITE_PIPS {SLICE_X0Y88/SRUSEDMUX:0 SLICE_X0Y88/CEUSEDMUX:1 SLICE_X0Y88/CLKINV:CLK SLICE_X0Y88/DCY0:DX SLICE_X0Y88/CCY0:CX SLICE_X0Y88/BCY0:BX SLICE_X0Y88/ACY0:AX SLICE_X0Y88/DFFMUX:XOR SLICE_X0Y88/CFFMUX:XOR SLICE_X0Y88/BFFMUX:XOR SLICE_X0Y88/AFFMUX:XOR} [get_sites {SLICE_X0Y88}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y88}]
set_property SITE_PIPS {SLICE_X8Y88/SRUSEDMUX:0 SLICE_X8Y88/CEUSEDMUX:1 SLICE_X8Y88/DCY0:DX SLICE_X8Y88/COUTUSED:0 SLICE_X8Y88/CLKINV:CLK SLICE_X8Y88/CCY0:CX SLICE_X8Y88/BCY0:BX SLICE_X8Y88/ACY0:AX SLICE_X8Y88/DFFMUX:XOR SLICE_X8Y88/CFFMUX:XOR SLICE_X8Y88/BFFMUX:XOR SLICE_X8Y88/AFFMUX:XOR} [get_sites {SLICE_X8Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y87}]
set_property SITE_PIPS {SLICE_X0Y87/SRUSEDMUX:0 SLICE_X0Y87/CEUSEDMUX:1 SLICE_X0Y87/COUTUSED:0 SLICE_X0Y87/CLKINV:CLK SLICE_X0Y87/DCY0:DX SLICE_X0Y87/CCY0:CX SLICE_X0Y87/BCY0:BX SLICE_X0Y87/ACY0:AX SLICE_X0Y87/DFFMUX:XOR SLICE_X0Y87/CFFMUX:XOR SLICE_X0Y87/BFFMUX:XOR SLICE_X0Y87/AFFMUX:XOR} [get_sites {SLICE_X0Y87}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y87}]
set_property SITE_PIPS {SLICE_X8Y87/PRECYINIT:0 SLICE_X8Y87/SRUSEDMUX:0 SLICE_X8Y87/CEUSEDMUX:1 SLICE_X8Y87/DCY0:DX SLICE_X8Y87/COUTUSED:0 SLICE_X8Y87/CLKINV:CLK SLICE_X8Y87/CCY0:CX SLICE_X8Y87/BCY0:BX SLICE_X8Y87/ACY0:AX SLICE_X8Y87/DFFMUX:XOR SLICE_X8Y87/CFFMUX:XOR SLICE_X8Y87/BFFMUX:XOR SLICE_X8Y87/AFFMUX:XOR} [get_sites {SLICE_X8Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y87}]
set_property SITE_PIPS {SLICE_X9Y87/AUSED:0} [get_sites {SLICE_X9Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y86}]
set_property SITE_PIPS {SLICE_X0Y86/SRUSEDMUX:0 SLICE_X0Y86/CEUSEDMUX:1 SLICE_X0Y86/COUTUSED:0 SLICE_X0Y86/CLKINV:CLK SLICE_X0Y86/DCY0:DX SLICE_X0Y86/CCY0:CX SLICE_X0Y86/BCY0:BX SLICE_X0Y86/ACY0:AX SLICE_X0Y86/DFFMUX:XOR SLICE_X0Y86/CFFMUX:XOR SLICE_X0Y86/BFFMUX:XOR SLICE_X0Y86/AFFMUX:XOR} [get_sites {SLICE_X0Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y85}]
set_property SITE_PIPS {SLICE_X0Y85/PRECYINIT:0 SLICE_X0Y85/SRUSEDMUX:0 SLICE_X0Y85/CEUSEDMUX:1 SLICE_X0Y85/COUTUSED:0 SLICE_X0Y85/CLKINV:CLK SLICE_X0Y85/DCY0:DX SLICE_X0Y85/CCY0:CX SLICE_X0Y85/BCY0:BX SLICE_X0Y85/ACY0:AX SLICE_X0Y85/DFFMUX:XOR SLICE_X0Y85/CFFMUX:XOR SLICE_X0Y85/BFFMUX:XOR SLICE_X0Y85/AFFMUX:XOR} [get_sites {SLICE_X0Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y74}]
set_property SITE_PIPS {SLICE_X1Y74/COUTMUX:F7 SLICE_X1Y74/AOUTMUX:F7} [get_sites {SLICE_X1Y74}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y74}]
set_property SITE_PIPS {SLICE_X0Y74/COUTMUX:F7 SLICE_X0Y74/AOUTMUX:F7} [get_sites {SLICE_X0Y74}]
set_property ROUTE { (  { INT_R_X5Y97/GND_WIRE GFAN0  { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X5Y95/GND_WIRE GFAN0  { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_L_X6Y96/GND_WIRE  { GFAN1  { IMUX_L46 BRAM_FIFO18_DIADI14 }  IMUX_L44 BRAM_FIFO18_DIADI13 }  GFAN0  { IMUX_L40 BRAM_FIFO18_DIPADIP1 }   { IMUX_L42 BRAM_FIFO18_DIADI12 }   { IMUX_L19 BRAM_IMUX_ADDRARDADDRL2 BRAM_ADDRARDADDRL2 BRAM_FIFO18_ADDRARDADDR1 }  IMUX_L18 BRAM_IMUX_ADDRARDADDRL1 BRAM_ADDRARDADDRL1 BRAM_FIFO18_ADDRARDADDR0 }  )   (  { INT_L_X6Y98/GND_WIRE GFAN0 IMUX_L18 BRAM_IMUX_ADDRARDADDRL3 BRAM_ADDRARDADDRL3 BRAM_FIFO18_ADDRARDADDR2 }  )   (  { INT_L_X6Y95/GND_WIRE  { GFAN1  { IMUX_L31 BRAM_FIFO18_DIADI11 }  IMUX_L29 BRAM_FIFO18_DIADI10 }  GFAN0  { IMUX_L27 BRAM_FIFO18_DIADI9 }  IMUX_L25 BRAM_FIFO18_DIADI8 }  )   (  { INT_L_X6Y97/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 BRAM_FIFO18_WEBWE7 }   { IMUX_L38 BRAM_FIFO18_WEBWE6 }   { IMUX_L22 BRAM_FIFO18_WEBWE5 }   { IMUX_L6 BRAM_FIFO18_WEBWE4 }   { BYP_ALT3 BYP_L3 BRAM_FIFO18_WEBWE3 }   { IMUX_L37 BRAM_FIFO18_WEBWE2 }   { IMUX_L21 BRAM_FIFO18_WEBWE1 }  IMUX_L5 BRAM_FIFO18_WEBWE0 }  GFAN0  { IMUX_L33 BRAM_FIFO18_WEA3 }   { IMUX_L17 BRAM_FIFO18_WEA2 }   { IMUX_L32 BRAM_FIFO18_WEA1 }   { IMUX_L16 BRAM_FIFO18_WEA0 }   { IMUX_L35 BRAM_FIFO18_REGCEB }   { IMUX_L19 BRAM_FIFO18_REGCEAREGCE }   { IMUX_L3 BRAM_FIFO18_DIPADIP0 }  IMUX_L41 BRAM_FIFO18_DIADI15 }  )   (  { INT_L_X6Y91/GND_WIRE  { GFAN1  { IMUX_L7 BRAM_FIFO36_DIBDIL14 }   { IMUX_L5 BRAM_FIFO36_DIBDIL13 }   { IMUX_L6 BRAM_FIFO36_DIBDIL6 }   { IMUX_L4 BRAM_FIFO36_DIBDIL5 }   { IMUX_L46 BRAM_FIFO36_DIADIL14 }   { IMUX_L44 BRAM_FIFO36_DIADIL13 }  IMUX_L45 BRAM_FIFO36_DIADIL6 }  GFAN0  { IMUX_L1 BRAM_FIFO36_DIPBDIPL1 }   { IMUX_L40 BRAM_FIFO36_DIPADIPL1 }   { IMUX_L3 BRAM_FIFO36_DIBDIL12 }   { IMUX_L2 BRAM_FIFO36_DIBDIL4 }   { IMUX_L42 BRAM_FIFO36_DIADIL12 }   { IMUX_L43 BRAM_FIFO36_DIADIL5 }   { IMUX_L41 BRAM_FIFO36_DIADIL4 }   { IMUX_L27 BRAM_IMUX_ADDRBWRADDRU2 BRAM_ADDRBWRADDRU2 BRAM_FIFO36_ADDRBWRADDRU2 }   { IMUX_L26 BRAM_IMUX_ADDRBWRADDRU1 BRAM_ADDRBWRADDRU1 BRAM_FIFO36_ADDRBWRADDRU1 }   { IMUX_L25 BRAM_IMUX_ADDRBWRADDRU0 BRAM_ADDRBWRADDRU0 BRAM_FIFO36_ADDRBWRADDRU0 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL2 BRAM_ADDRBWRADDRL2 BRAM_FIFO36_ADDRBWRADDRL2 }   { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL1 BRAM_ADDRBWRADDRL1 BRAM_FIFO36_ADDRBWRADDRL1 }   { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL0 BRAM_ADDRBWRADDRL0 BRAM_FIFO36_ADDRBWRADDRL0 }   { IMUX_L11 BRAM_IMUX_ADDRARDADDRU2 BRAM_ADDRARDADDRU2 BRAM_FIFO36_ADDRARDADDRU2 }   { IMUX_L10 BRAM_IMUX_ADDRARDADDRU1 BRAM_ADDRARDADDRU1 BRAM_FIFO36_ADDRARDADDRU1 }   { IMUX_L9 BRAM_IMUX_ADDRARDADDRU0 BRAM_ADDRARDADDRU0 BRAM_FIFO36_ADDRARDADDRU0 }   { IMUX_L19 BRAM_IMUX_ADDRARDADDRL2 BRAM_ADDRARDADDRL2 BRAM_FIFO36_ADDRARDADDRL2 }   { IMUX_L18 BRAM_IMUX_ADDRARDADDRL1 BRAM_ADDRARDADDRL1 BRAM_FIFO36_ADDRARDADDRL1 }  IMUX_L17 BRAM_IMUX_ADDRARDADDRL0 BRAM_ADDRARDADDRL0 BRAM_FIFO36_ADDRARDADDRL0 }  )   (  { INT_L_X6Y94/GND_WIRE  { GFAN1  { IMUX_L23 BRAM_FIFO36_DIBDIU15 }   { IMUX_L21 BRAM_FIFO36_DIBDIU14 }   { IMUX_L22 BRAM_FIFO36_DIBDIU7 }   { IMUX_L20 BRAM_FIFO36_DIBDIU6 }   { IMUX_L15 BRAM_FIFO36_DIADIU15 }   { IMUX_L13 BRAM_FIFO36_DIADIU14 }   { IMUX_L14 BRAM_FIFO36_DIADIU7 }  IMUX_L12 BRAM_FIFO36_DIADIU6 }  GFAN0  { IMUX_L19 BRAM_FIFO36_DIBDIU13 }   { IMUX_L17 BRAM_FIFO36_DIBDIU12 }   { IMUX_L18 BRAM_FIFO36_DIBDIU5 }   { IMUX_L16 BRAM_FIFO36_DIBDIU4 }   { IMUX_L11 BRAM_FIFO36_DIADIU13 }   { IMUX_L9 BRAM_FIFO36_DIADIU12 }   { IMUX_L10 BRAM_FIFO36_DIADIU5 }  IMUX_L8 BRAM_FIFO36_DIADIU4 }  )   (  { INT_L_X6Y92/GND_WIRE  { GFAN1  { IMUX_L46 BRAM_FIFO36_WEBWEU7 }   { IMUX_L30 BRAM_FIFO36_WEBWEU6 }   { IMUX_L14 BRAM_FIFO36_WEBWEU5 }   { FAN_ALT1 FAN_L1 BRAM_FIFO36_WEBWEU4 }   { IMUX_L45 BRAM_FIFO36_WEBWEU3 }   { IMUX_L29 BRAM_FIFO36_WEBWEU2 }   { IMUX_L13 BRAM_FIFO36_WEBWEU1 }   { FAN_ALT5 FAN_L5 BRAM_FIFO36_WEBWEU0 }   { BYP_ALT6 BYP_L6 BRAM_FIFO36_WEBWEL7 }   { IMUX_L38 BRAM_FIFO36_WEBWEL6 }   { IMUX_L22 BRAM_FIFO36_WEBWEL5 }   { IMUX_L6 BRAM_FIFO36_WEBWEL4 }   { BYP_ALT3 BYP_L3 BRAM_FIFO36_WEBWEL3 }   { IMUX_L37 BRAM_FIFO36_WEBWEL2 }   { IMUX_L21 BRAM_FIFO36_WEBWEL1 }   { IMUX_L5 BRAM_FIFO36_WEBWEL0 }   { IMUX_L4 BRAM_FIFO36_DIPBDIPL0 }   { IMUX_L23 BRAM_FIFO36_DIBDIU8 }  IMUX_L15 BRAM_FIFO36_DIADIU8 }  GFAN0  { IMUX_L27 BRAM_FIFO36_REGCEBU }   { IMUX_L35 BRAM_FIFO36_REGCEBL }   { IMUX_L11 BRAM_FIFO36_REGCEAREGCEU }   { IMUX_L19 BRAM_FIFO36_REGCEAREGCEL }   { IMUX_L43 BRAM_FIFO36_DIPBDIPU0 }   { IMUX_L42 BRAM_FIFO36_DIPADIPU0 }   { IMUX_L3 BRAM_FIFO36_DIPADIPL0 }   { IMUX_L2 BRAM_FIFO36_DIBDIL15 }   { IMUX_L1 BRAM_FIFO36_DIBDIL7 }   { IMUX_L41 BRAM_FIFO36_DIADIL15 }  IMUX_L40 BRAM_FIFO36_DIADIL7 }  )   (  { INT_L_X6Y90/GND_WIRE  { GFAN1  { IMUX_L39 BRAM_FIFO36_DIBDIL11 }   { IMUX_L37 BRAM_FIFO36_DIBDIL10 }   { IMUX_L31 BRAM_FIFO36_DIADIL11 }  IMUX_L29 BRAM_FIFO36_DIADIL10 }  GFAN0  { IMUX_L35 BRAM_FIFO36_DIBDIL9 }   { IMUX_L33 BRAM_FIFO36_DIBDIL8 }   { IMUX_L27 BRAM_FIFO36_DIADIL9 }  IMUX_L25 BRAM_FIFO36_DIADIL8 }  )   (  { INT_L_X6Y93/GND_WIRE  { GFAN1  { IMUX_L23 BRAM_FIFO36_DIPBDIPU1 }   { IMUX_L15 BRAM_FIFO36_DIPADIPU1 }   { IMUX_L6 BRAM_FIFO36_DIBDIU11 }   { IMUX_L4 BRAM_FIFO36_DIBDIU10 }  IMUX_L45 BRAM_FIFO36_DIADIU11 }  GFAN0  { IMUX_L2 BRAM_FIFO36_DIBDIU9 }   { IMUX_L43 BRAM_FIFO36_DIADIU10 }  IMUX_L41 BRAM_FIFO36_DIADIU9 }  )   (  { INT_R_X7Y90/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_R_X7Y89/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y88/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_R_X7Y88/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_R_X7Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT4 BYP4 CLBLM_M_BX }  )   (  { INT_L_X2Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  )  } [get_nets {<const0>}]
set_property ROUTE { (  { INT_L_X0Y111/VCC_WIRE IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y112/VCC_WIRE IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y97/VCC_WIRE  { FAN_ALT7 FAN7 CLBLM_M_CE }   { IMUX4 CLBLM_M_A6 }   { IMUX2 CLBLM_M_A2 }  IMUX7 CLBLM_M_A1 }  )   (  { INT_R_X5Y95/VCC_WIRE  { FAN_ALT7 FAN7 CLBLM_M_CE }   { IMUX4 CLBLM_M_A6 }   { IMUX2 CLBLM_M_A2 }  IMUX7 CLBLM_M_A1 }  )   (  { INT_L_X6Y96/VCC_WIRE  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 BRAM_FIFO18_CLKBWRCLK }   { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTRAMB }   { IMUX_L1 BRAM_FIFO18_DIPBDIP1 }   { IMUX_L7 BRAM_FIFO18_DIBDI14 }   { IMUX_L5 BRAM_FIFO18_DIBDI13 }   { IMUX_L3 BRAM_FIFO18_DIBDI12 }   { IMUX_L6 BRAM_FIFO18_DIBDI6 }   { IMUX_L4 BRAM_FIFO18_DIBDI5 }   { IMUX_L2 BRAM_FIFO18_DIBDI4 }   { IMUX_L32 BRAM_FIFO18_DIBDI0 }   { IMUX_L45 BRAM_FIFO18_DIADI6 }   { IMUX_L43 BRAM_FIFO18_DIADI5 }   { IMUX_L41 BRAM_FIFO18_DIADI4 }   { IMUX_L16 BRAM_FIFO18_DIADI0 }   { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL13 BRAM_ADDRBWRADDRL13 BRAM_FIFO18_ADDRBWRADDR12 }   { IMUX_L38 BRAM_IMUX_ADDRBWRADDRL11 BRAM_ADDRBWRADDRL11 BRAM_FIFO18_ADDRBWRADDR10 }   { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL8 BRAM_ADDRBWRADDRL8 BRAM_FIFO18_ADDRBWRADDR7 }   { IMUX_L37 BRAM_IMUX_ADDRBWRADDRL4 BRAM_ADDRBWRADDRL4 BRAM_FIFO18_ADDRBWRADDR3 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL2 BRAM_ADDRBWRADDRL2 BRAM_FIFO18_ADDRBWRADDR1 }   { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL1 BRAM_ADDRBWRADDRL1 BRAM_FIFO18_ADDRBWRADDR0 }   { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL0 BRAM_ADDRBWRADDRL0 BRAM_FIFO18_ADDRBTIEHIGH0 }  IMUX_L17 BRAM_IMUX_ADDRARDADDRL0 BRAM_ADDRARDADDRL0 BRAM_FIFO18_ADDRATIEHIGH0 }  )   (  { INT_L_X6Y98/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTRAMARSTRAM }   { IMUX_L38 BRAM_IMUX_ADDRBWRADDRL14 BRAM_ADDRBWRADDRL14 BRAM_FIFO18_ADDRBWRADDR13 }   { IMUX_L37 BRAM_IMUX_ADDRBWRADDRL12 BRAM_ADDRBWRADDRL12 BRAM_FIFO18_ADDRBWRADDR11 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL9 BRAM_ADDRBWRADDRL9 BRAM_FIFO18_ADDRBWRADDR8 }   { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL7 BRAM_ADDRBWRADDRL7 BRAM_FIFO18_ADDRBWRADDR6 }   { IMUX_L32 BRAM_IMUX_ADDRBWRADDRL6 BRAM_ADDRBWRADDRL6 BRAM_FIFO18_ADDRBWRADDR5 }   { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL5 BRAM_ADDRBWRADDRL5 BRAM_FIFO18_ADDRBWRADDR4 }   { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL3 BRAM_ADDRBWRADDRL3 BRAM_FIFO18_ADDRBWRADDR2 }   { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL15 BRAM_FIFO18_ADDRBTIEHIGH1 }  IMUX_L31 BRAM_IMUX_ADDRARDADDRL15 BRAM_FIFO18_ADDRATIEHIGH1 }  )   (  { INT_L_X6Y97/VCC_WIRE  { IMUX_L34 BRAM_FIFO18_ENBWREN }   { IMUX_L18 BRAM_FIFO18_ENARDEN }   { IMUX_L4 BRAM_FIFO18_DIPBDIP0 }   { IMUX_L2 BRAM_FIFO18_DIBDI15 }   { IMUX_L1 BRAM_FIFO18_DIBDI7 }   { IMUX_L40 BRAM_FIFO18_DIADI7 }  IMUX_L36 BRAM_IMUX_ADDRBWRADDRL10 BRAM_ADDRBWRADDRL10 BRAM_FIFO18_ADDRBWRADDR9 }  )   (  { INT_L_X6Y95/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTREGB }   { FAN_ALT5 FAN_BOUNCE5 CLK_L0 BRAM_FIFO18_REGCLKB }   { IMUX_L39 BRAM_FIFO18_DIBDI11 }   { IMUX_L37 BRAM_FIFO18_DIBDI10 }   { IMUX_L35 BRAM_FIFO18_DIBDI9 }   { IMUX_L33 BRAM_FIFO18_DIBDI8 }   { IMUX_L38 BRAM_FIFO18_DIBDI3 }   { IMUX_L36 BRAM_FIFO18_DIBDI2 }   { IMUX_L34 BRAM_FIFO18_DIBDI1 }   { IMUX_L30 BRAM_FIFO18_DIADI3 }   { IMUX_L28 BRAM_FIFO18_DIADI2 }  IMUX_L26 BRAM_FIFO18_DIADI1 }  )   (  { INT_L_X6Y99/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTREGARSTREG }  FAN_ALT5 FAN_BOUNCE5 CLK_L0 BRAM_FIFO18_REGCLKARDRCLK }  )   (  { INT_R_X7Y93/VCC_WIRE  { IMUX13 CLBLM_L_B6 }  IMUX5 CLBLM_L_A6 }  )   (  { INT_R_X5Y92/VCC_WIRE  { IMUX42 CLBLM_L_D6 }   { IMUX34 CLBLM_L_C6 }   { IMUX13 CLBLM_L_B6 }   { IMUX5 CLBLM_L_A6 }   { IMUX43 CLBLM_M_D6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y92/VCC_WIRE  { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y91/VCC_WIRE IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y91/VCC_WIRE  { IMUX13 CLBLM_L_B6 }   { IMUX5 CLBLM_L_A6 }  IMUX43 CLBLM_M_D6 }  )   (  { INT_L_X8Y91/VCC_WIRE IMUX_L4 CLBLM_M_A6 }  )   (  { INT_L_X2Y90/VCC_WIRE IMUX_L35 CLBLL_LL_C6 }  )   (  { INT_L_X6Y93/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTRAMARSTRAMU }  CTRL_L0 BRAM_FIFO36_RSTRAMARSTRAMLRST }   { IMUX_L5 BRAM_FIFO36_DIBDIU3 }   { IMUX_L3 BRAM_FIFO36_DIBDIU2 }   { IMUX_L1 BRAM_FIFO36_DIBDIU1 }   { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL15 BRAM_FIFO36_ADDRBWRADDRL15 }  IMUX_L31 BRAM_IMUX_ADDRARDADDRL15 BRAM_FIFO36_ADDRARDADDRL15 }  )   (  { INT_L_X6Y91/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTRAMBU }  CTRL_L0 BRAM_FIFO36_RSTRAMBL }   { IMUX_L24 BRAM_FIFO36_DIBDIU0 }  IMUX_L32 BRAM_FIFO36_DIBDIL0 }  )   (  { INT_L_X6Y90/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTREGBU }  CTRL_L0 BRAM_FIFO36_RSTREGBL }   { FAN_ALT5 FAN_BOUNCE5  { CLK_L1 BRAM_FIFO36_REGCLKBU }  CLK_L0 BRAM_FIFO36_REGCLKBL }   { IMUX_L38 BRAM_FIFO36_DIBDIL3 }   { IMUX_L36 BRAM_FIFO36_DIBDIL2 }  IMUX_L34 BRAM_FIFO36_DIBDIL1 }  )   (  { INT_L_X6Y92/VCC_WIRE  { IMUX_L25 BRAM_FIFO36_WEAU3 }   { IMUX_L9 BRAM_FIFO36_WEAU2 }   { IMUX_L24 BRAM_FIFO36_WEAU1 }   { IMUX_L8 BRAM_FIFO36_WEAU0 }   { IMUX_L33 BRAM_FIFO36_WEAL3 }   { IMUX_L17 BRAM_FIFO36_WEAL2 }   { IMUX_L32 BRAM_FIFO36_WEAL1 }   { IMUX_L16 BRAM_FIFO36_WEAL0 }   { IMUX_L26 BRAM_FIFO36_ENBWRENU }  IMUX_L34 BRAM_FIFO36_ENBWRENL }  )   (  { INT_L_X6Y94/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTREGARSTREGU }  CTRL_L0 BRAM_FIFO36_RSTREGARSTREGL }  FAN_ALT5 FAN_BOUNCE5  { CLK_L1 BRAM_FIFO36_REGCLKARDRCLKU }  CLK_L0 BRAM_FIFO36_REGCLKARDRCLKL }  )   (  { INT_R_X7Y90/VCC_WIRE  { IMUX13 CLBLM_L_B6 }  IMUX5 CLBLM_L_A6 }  )   (  { INT_R_X7Y87/VCC_WIRE BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/VCC_WIRE BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_R_X57Y53/VCC_WIRE IMUX34 IOI_OLOGIC1_D1 RIOI_OLOGIC1_OQ RIOI_O1 }  )   (  { INT_L_X0Y52/VCC_WIRE IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X57Y51/VCC_WIRE IMUX34 IOI_OLOGIC1_D1 RIOI_OLOGIC1_OQ RIOI_O1 }  )   (  { INT_R_X57Y52/VCC_WIRE IMUX34 IOI_OLOGIC0_D1 RIOI_OLOGIC0_OQ RIOI_O0 }  )   (  { INT_R_X57Y50/VCC_WIRE IMUX34 IOI_OLOGIC0_D1 RIOI_OLOGIC0_OQ RIOI_O0 }  )  } [get_nets {<const1>}]
set_property ROUTE { (  { INT_R_X5Y97/GND_WIRE GFAN0  { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X5Y95/GND_WIRE GFAN0  { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_L_X6Y96/GND_WIRE  { GFAN1  { IMUX_L46 BRAM_FIFO18_DIADI14 }  IMUX_L44 BRAM_FIFO18_DIADI13 }  GFAN0  { IMUX_L40 BRAM_FIFO18_DIPADIP1 }   { IMUX_L42 BRAM_FIFO18_DIADI12 }   { IMUX_L19 BRAM_IMUX_ADDRARDADDRL2 BRAM_ADDRARDADDRL2 BRAM_FIFO18_ADDRARDADDR1 }  IMUX_L18 BRAM_IMUX_ADDRARDADDRL1 BRAM_ADDRARDADDRL1 BRAM_FIFO18_ADDRARDADDR0 }  )   (  { INT_L_X6Y98/GND_WIRE GFAN0 IMUX_L18 BRAM_IMUX_ADDRARDADDRL3 BRAM_ADDRARDADDRL3 BRAM_FIFO18_ADDRARDADDR2 }  )   (  { INT_L_X6Y95/GND_WIRE  { GFAN1  { IMUX_L31 BRAM_FIFO18_DIADI11 }  IMUX_L29 BRAM_FIFO18_DIADI10 }  GFAN0  { IMUX_L27 BRAM_FIFO18_DIADI9 }  IMUX_L25 BRAM_FIFO18_DIADI8 }  )   (  { INT_L_X6Y97/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 BRAM_FIFO18_WEBWE7 }   { IMUX_L38 BRAM_FIFO18_WEBWE6 }   { IMUX_L22 BRAM_FIFO18_WEBWE5 }   { IMUX_L6 BRAM_FIFO18_WEBWE4 }   { BYP_ALT3 BYP_L3 BRAM_FIFO18_WEBWE3 }   { IMUX_L37 BRAM_FIFO18_WEBWE2 }   { IMUX_L21 BRAM_FIFO18_WEBWE1 }  IMUX_L5 BRAM_FIFO18_WEBWE0 }  GFAN0  { IMUX_L33 BRAM_FIFO18_WEA3 }   { IMUX_L17 BRAM_FIFO18_WEA2 }   { IMUX_L32 BRAM_FIFO18_WEA1 }   { IMUX_L16 BRAM_FIFO18_WEA0 }   { IMUX_L35 BRAM_FIFO18_REGCEB }   { IMUX_L19 BRAM_FIFO18_REGCEAREGCE }   { IMUX_L3 BRAM_FIFO18_DIPADIP0 }  IMUX_L41 BRAM_FIFO18_DIADI15 }  )   (  { INT_L_X6Y91/GND_WIRE  { GFAN1  { IMUX_L7 BRAM_FIFO36_DIBDIL14 }   { IMUX_L5 BRAM_FIFO36_DIBDIL13 }   { IMUX_L6 BRAM_FIFO36_DIBDIL6 }   { IMUX_L4 BRAM_FIFO36_DIBDIL5 }   { IMUX_L46 BRAM_FIFO36_DIADIL14 }   { IMUX_L44 BRAM_FIFO36_DIADIL13 }  IMUX_L45 BRAM_FIFO36_DIADIL6 }  GFAN0  { IMUX_L1 BRAM_FIFO36_DIPBDIPL1 }   { IMUX_L40 BRAM_FIFO36_DIPADIPL1 }   { IMUX_L3 BRAM_FIFO36_DIBDIL12 }   { IMUX_L2 BRAM_FIFO36_DIBDIL4 }   { IMUX_L42 BRAM_FIFO36_DIADIL12 }   { IMUX_L43 BRAM_FIFO36_DIADIL5 }   { IMUX_L41 BRAM_FIFO36_DIADIL4 }   { IMUX_L27 BRAM_IMUX_ADDRBWRADDRU2 BRAM_ADDRBWRADDRU2 BRAM_FIFO36_ADDRBWRADDRU2 }   { IMUX_L26 BRAM_IMUX_ADDRBWRADDRU1 BRAM_ADDRBWRADDRU1 BRAM_FIFO36_ADDRBWRADDRU1 }   { IMUX_L25 BRAM_IMUX_ADDRBWRADDRU0 BRAM_ADDRBWRADDRU0 BRAM_FIFO36_ADDRBWRADDRU0 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL2 BRAM_ADDRBWRADDRL2 BRAM_FIFO36_ADDRBWRADDRL2 }   { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL1 BRAM_ADDRBWRADDRL1 BRAM_FIFO36_ADDRBWRADDRL1 }   { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL0 BRAM_ADDRBWRADDRL0 BRAM_FIFO36_ADDRBWRADDRL0 }   { IMUX_L11 BRAM_IMUX_ADDRARDADDRU2 BRAM_ADDRARDADDRU2 BRAM_FIFO36_ADDRARDADDRU2 }   { IMUX_L10 BRAM_IMUX_ADDRARDADDRU1 BRAM_ADDRARDADDRU1 BRAM_FIFO36_ADDRARDADDRU1 }   { IMUX_L9 BRAM_IMUX_ADDRARDADDRU0 BRAM_ADDRARDADDRU0 BRAM_FIFO36_ADDRARDADDRU0 }   { IMUX_L19 BRAM_IMUX_ADDRARDADDRL2 BRAM_ADDRARDADDRL2 BRAM_FIFO36_ADDRARDADDRL2 }   { IMUX_L18 BRAM_IMUX_ADDRARDADDRL1 BRAM_ADDRARDADDRL1 BRAM_FIFO36_ADDRARDADDRL1 }  IMUX_L17 BRAM_IMUX_ADDRARDADDRL0 BRAM_ADDRARDADDRL0 BRAM_FIFO36_ADDRARDADDRL0 }  )   (  { INT_L_X6Y94/GND_WIRE  { GFAN1  { IMUX_L23 BRAM_FIFO36_DIBDIU15 }   { IMUX_L21 BRAM_FIFO36_DIBDIU14 }   { IMUX_L22 BRAM_FIFO36_DIBDIU7 }   { IMUX_L20 BRAM_FIFO36_DIBDIU6 }   { IMUX_L15 BRAM_FIFO36_DIADIU15 }   { IMUX_L13 BRAM_FIFO36_DIADIU14 }   { IMUX_L14 BRAM_FIFO36_DIADIU7 }  IMUX_L12 BRAM_FIFO36_DIADIU6 }  GFAN0  { IMUX_L19 BRAM_FIFO36_DIBDIU13 }   { IMUX_L17 BRAM_FIFO36_DIBDIU12 }   { IMUX_L18 BRAM_FIFO36_DIBDIU5 }   { IMUX_L16 BRAM_FIFO36_DIBDIU4 }   { IMUX_L11 BRAM_FIFO36_DIADIU13 }   { IMUX_L9 BRAM_FIFO36_DIADIU12 }   { IMUX_L10 BRAM_FIFO36_DIADIU5 }  IMUX_L8 BRAM_FIFO36_DIADIU4 }  )   (  { INT_L_X6Y92/GND_WIRE  { GFAN1  { IMUX_L46 BRAM_FIFO36_WEBWEU7 }   { IMUX_L30 BRAM_FIFO36_WEBWEU6 }   { IMUX_L14 BRAM_FIFO36_WEBWEU5 }   { FAN_ALT1 FAN_L1 BRAM_FIFO36_WEBWEU4 }   { IMUX_L45 BRAM_FIFO36_WEBWEU3 }   { IMUX_L29 BRAM_FIFO36_WEBWEU2 }   { IMUX_L13 BRAM_FIFO36_WEBWEU1 }   { FAN_ALT5 FAN_L5 BRAM_FIFO36_WEBWEU0 }   { BYP_ALT6 BYP_L6 BRAM_FIFO36_WEBWEL7 }   { IMUX_L38 BRAM_FIFO36_WEBWEL6 }   { IMUX_L22 BRAM_FIFO36_WEBWEL5 }   { IMUX_L6 BRAM_FIFO36_WEBWEL4 }   { BYP_ALT3 BYP_L3 BRAM_FIFO36_WEBWEL3 }   { IMUX_L37 BRAM_FIFO36_WEBWEL2 }   { IMUX_L21 BRAM_FIFO36_WEBWEL1 }   { IMUX_L5 BRAM_FIFO36_WEBWEL0 }   { IMUX_L4 BRAM_FIFO36_DIPBDIPL0 }   { IMUX_L23 BRAM_FIFO36_DIBDIU8 }  IMUX_L15 BRAM_FIFO36_DIADIU8 }  GFAN0  { IMUX_L27 BRAM_FIFO36_REGCEBU }   { IMUX_L35 BRAM_FIFO36_REGCEBL }   { IMUX_L11 BRAM_FIFO36_REGCEAREGCEU }   { IMUX_L19 BRAM_FIFO36_REGCEAREGCEL }   { IMUX_L43 BRAM_FIFO36_DIPBDIPU0 }   { IMUX_L42 BRAM_FIFO36_DIPADIPU0 }   { IMUX_L3 BRAM_FIFO36_DIPADIPL0 }   { IMUX_L2 BRAM_FIFO36_DIBDIL15 }   { IMUX_L1 BRAM_FIFO36_DIBDIL7 }   { IMUX_L41 BRAM_FIFO36_DIADIL15 }  IMUX_L40 BRAM_FIFO36_DIADIL7 }  )   (  { INT_L_X6Y90/GND_WIRE  { GFAN1  { IMUX_L39 BRAM_FIFO36_DIBDIL11 }   { IMUX_L37 BRAM_FIFO36_DIBDIL10 }   { IMUX_L31 BRAM_FIFO36_DIADIL11 }  IMUX_L29 BRAM_FIFO36_DIADIL10 }  GFAN0  { IMUX_L35 BRAM_FIFO36_DIBDIL9 }   { IMUX_L33 BRAM_FIFO36_DIBDIL8 }   { IMUX_L27 BRAM_FIFO36_DIADIL9 }  IMUX_L25 BRAM_FIFO36_DIADIL8 }  )   (  { INT_L_X6Y93/GND_WIRE  { GFAN1  { IMUX_L23 BRAM_FIFO36_DIPBDIPU1 }   { IMUX_L15 BRAM_FIFO36_DIPADIPU1 }   { IMUX_L6 BRAM_FIFO36_DIBDIU11 }   { IMUX_L4 BRAM_FIFO36_DIBDIU10 }  IMUX_L45 BRAM_FIFO36_DIADIU11 }  GFAN0  { IMUX_L2 BRAM_FIFO36_DIBDIU9 }   { IMUX_L43 BRAM_FIFO36_DIADIU10 }  IMUX_L41 BRAM_FIFO36_DIADIU9 }  )   (  { INT_R_X7Y90/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_R_X7Y89/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y88/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_R_X7Y88/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_R_X7Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT4 BYP4 CLBLM_M_BX }  )   (  { INT_L_X2Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  )  } [get_nets {GND_2}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NW6BEG0 LV0 LV0 NW6BEG3 WL1BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {Hsync_OBUF}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 IMUX_L1 CLBLL_LL_A3 }   [get_nets {U2/count_reg_n_0_[0]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 }   [get_nets {U2/count_reg_n_0_[10]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 WR1BEG_S0 SR1BEG_S0 ER1BEG1 IMUX_L43 CLBLL_LL_D6 }   [get_nets {U2/count_reg_n_0_[11]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 WL1BEG_N3 NL1BEG_N3 EL1BEG2 IMUX_L4 CLBLL_LL_A6 }   [get_nets {U2/count_reg_n_0_[12]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_BOUNCE0 IMUX_L12 CLBLL_LL_B6 }   [get_nets {U2/count_reg_n_0_[1]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 }   [get_nets {U2/count_reg_n_0_[2]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 WR1BEG_S0 SR1BEG_S0 ER1BEG1 IMUX_L43 CLBLL_LL_D6 }   [get_nets {U2/count_reg_n_0_[3]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NL1BEG_N3 FAN_ALT1 FAN_BOUNCE1 IMUX_L4 CLBLL_LL_A6 }   [get_nets {U2/count_reg_n_0_[4]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_BOUNCE0 IMUX_L12 CLBLL_LL_B6 }   [get_nets {U2/count_reg_n_0_[5]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 }   [get_nets {U2/count_reg_n_0_[6]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 WR1BEG_S0 SR1BEG_S0 ER1BEG1 IMUX_L43 CLBLL_LL_D6 }   [get_nets {U2/count_reg_n_0_[7]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 WL1BEG_N3 NL1BEG_N3 EL1BEG2 IMUX_L4 CLBLL_LL_A6 }   [get_nets {U2/count_reg_n_0_[8]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_BOUNCE0 IMUX_L12 CLBLL_LL_B6 }   [get_nets {U2/count_reg_n_0_[9]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { SS6BEG1 SS6BEG1 SL1BEG1 SR1BEG2  { FAN_ALT1 FAN_BOUNCE1  { FAN_ALT6 FAN_BOUNCE6 BYP_ALT1  { BYP_L1 CLBLL_LL_AX }  BYP_BOUNCE1 GFAN0 BYP_ALT0 BYP_L0 CLBLL_L_AX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }   { FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_BOUNCE0 IMUX_L12 CLBLL_LL_B6 }  NN2BEG1 BYP_ALT1  { BYP_L1 CLBLL_LL_AX }  BYP_BOUNCE1  { GFAN0  { BYP_ALT0 BYP_L0 CLBLL_L_AX }  IMUX_L32 CLBLL_LL_C1 }  BYP_ALT2 BYP_L2 CLBLL_L_CX }   [get_nets {U2/position[0]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { SS6BEG2 SS6BEG2 SS2BEG2  { IMUX_L6 CLBLL_L_A1 }   { FAN_ALT5 FAN_BOUNCE5  { IMUX_L17 CLBLL_LL_B3 }  IMUX_L1 CLBLL_LL_A3 }   { IMUX_L36 CLBLL_L_D2 }   { IMUX_L13 CLBLL_L_B6 }   { IMUX_L44 CLBLL_LL_D4 }   { IMUX_L21 CLBLL_L_C4 }  IMUX_L29 CLBLL_LL_C2 }   { NN2BEG2  { IMUX_L5 CLBLL_L_A6 }   { IMUX_L27 CLBLL_LL_B4 }   { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L13 CLBLL_L_B6 }   { IMUX_L36 CLBLL_L_D2 }  IMUX_L21 CLBLL_L_C4 }  NW2BEG2 EL1BEG1  { NR1BEG1 IMUX_L2 CLBLL_LL_A2 }  SL1BEG1 IMUX_L35 CLBLL_LL_C6 }   [get_nets {U2/position[1]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7  { SS6BEG3 SS6BEG3 SS2BEG3  { SR1BEG_S0  { IMUX_L10 CLBLL_L_A4 }  IMUX_L25 CLBLL_L_B5 }   { IMUX_L7 CLBLL_LL_A1 }   { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L47 CLBLL_LL_D5 }   { IMUX_L39 CLBLL_L_D3 }   { IMUX_L31 CLBLL_LL_C5 }  IMUX_L23 CLBLL_L_C3 }   { WR1BEG_S0 SR1BEG_S0 ER1BEG1 IMUX_L43 CLBLL_LL_D6 }  NN2BEG3  { IMUX_L7 CLBLL_LL_A1 }   { IMUX_L6 CLBLL_L_A1 }   { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L14 CLBLL_L_B1 }   { IMUX_L37 CLBLL_L_D4 }   { IMUX_L30 CLBLL_L_C5 }  IMUX_L29 CLBLL_LL_C2 }   [get_nets {U2/position[2]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WW4BEG0 LV0 LV0 NN6BEG3 NN6BEG3 WR1BEG_S0 SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {Vsync_OBUF}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 NN6BEG0 NW6BEG0 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {an_OBUF[0]}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NN2BEG2 NN6BEG2 NW6BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {an_OBUF[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { WR1BEG1  { IMUX41 CLBLM_L_D1 }  IMUX33 CLBLM_L_C1 }  IMUX_L1 CLBLM_M_A3 }   [get_nets {btn_Debounce}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NL1BEG2 EL1BEG1 IMUX_L11 CLBLM_M_A4 }   [get_nets {btn_Debounce_i_2_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NN2BEG0 SR1BEG_S0 IMUX42 CLBLM_L_D6 }   [get_nets {btn_Debounce_i_3_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NN2BEG0 IMUX9 CLBLM_L_A5 }   [get_nets {btn_Debounce_i_4_n_0}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 EE4BEG0 EE2BEG0 IMUX_L8 CLBLM_M_A5 }   [get_nets {btn_IBUF[0]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 EE4BEG0 NN6BEG0 WR1BEG1  { WR1BEG2 NW2BEG2 EL1BEG1 ER1BEG2  { EL1BEG1  { SL1BEG1  { SL1BEG1 ER1BEG2 CTRL0 CLBLM_L_SR }  ER1BEG2  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }  ER1BEG2  { NR1BEG2 CTRL0 CLBLM_L_SR }   { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }  CTRL1 CLBLM_M_SR }  BYP_ALT4 BYP_BOUNCE4  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }   [get_nets {btn_IBUF[3]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { IMUX9 CLBLM_L_A5 }  IMUX1 CLBLM_M_A3 }   [get_nets {btn_counter_reg[0]}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {btn_counter_reg[0]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5  { IMUX3 CLBLM_L_A2 }  IMUX35 CLBLM_M_C6 }   [get_nets {btn_counter_reg[10]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { WR1BEG_S0 SR1BEG_S0 ER1BEG1 IMUX43 CLBLM_M_D6 }  NR1BEG3 IMUX39 CLBLM_L_D3 }   [get_nets {btn_counter_reg[11]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NL1BEG_N3 FAN_ALT1 FAN_BOUNCE1 IMUX4 CLBLM_M_A6 }  IMUX41 CLBLM_L_D1 }   [get_nets {btn_counter_reg[12]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_BOUNCE0  { IMUX36 CLBLM_L_D2 }  IMUX12 CLBLM_M_B6 }   [get_nets {btn_counter_reg[13]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { WW2BEG2 ER1BEG3 EL1BEG2 IMUX35 CLBLM_M_C6 }  IMUX37 CLBLM_L_D4 }   [get_nets {btn_counter_reg[14]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { WR1BEG_S0 SR1BEG_S0 ER1BEG1 IMUX43 CLBLM_M_D6 }  IMUX46 CLBLM_L_D5 }   [get_nets {btn_counter_reg[15]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_BOUNCE0 IMUX12 CLBLM_M_B6 }  IMUX10 CLBLM_L_A4 }   [get_nets {btn_counter_reg[1]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { IMUX5 CLBLM_L_A6 }  FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 }   [get_nets {btn_counter_reg[2]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 WR1BEG_S0 SR1BEG_S0 ER1BEG1  { IMUX3 CLBLM_L_A2 }  IMUX43 CLBLM_M_D6 }   [get_nets {btn_counter_reg[3]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NL1BEG_N3 FAN_ALT1 FAN_BOUNCE1 IMUX4 CLBLM_M_A6 }  SL1BEG0 IMUX0 CLBLM_L_A3 }   [get_nets {btn_counter_reg[4]}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {btn_counter_reg[4]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 FAN_ALT2 FAN_BOUNCE2  { BYP_ALT0 BYP_BOUNCE0 IMUX12 CLBLM_M_B6 }  IMUX6 CLBLM_L_A1 }   [get_nets {btn_counter_reg[5]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { NL1BEG1 IMUX10 CLBLM_L_A4 }  FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 }   [get_nets {btn_counter_reg[6]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { WR1BEG_S0 SR1BEG_S0 ER1BEG1 IMUX43 CLBLM_M_D6 }  NR1BEG3 IMUX6 CLBLM_L_A1 }   [get_nets {btn_counter_reg[7]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WL1BEG_N3 NL1BEG_N3 EL1BEG2  { IMUX5 CLBLM_L_A6 }  IMUX4 CLBLM_M_A6 }   [get_nets {btn_counter_reg[8]}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {btn_counter_reg[8]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 FAN_ALT2 FAN_BOUNCE2  { IMUX0 CLBLM_L_A3 }  BYP_ALT0 BYP_BOUNCE0 IMUX12 CLBLM_M_B6 }   [get_nets {btn_counter_reg[9]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { WL1BEG1  { IMUX20 CLBLM_L_C2 }  IMUX42 CLBLM_L_D6 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L2 CLBLM_M_A2 }   [get_nets {btn_debounce_d}]
set_property ROUTE  { BRAM_FIFO36_DOBDOL3 BRAM_LOGIC_OUTS_B3_0 INT_INTERFACE_LOGIC_OUTS_L3 NN6BEG3 NN2BEG3 IMUX_L22 BRAM_IMUX_ADDRARDADDRL14 BRAM_ADDRARDADDRL14 BRAM_FIFO18_ADDRARDADDR13 }   [get_nets {cg/addr[10]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOL0 BRAM_LOGIC_OUTS_B4_0 INT_INTERFACE_LOGIC_OUTS_L4 NN6BEG0 NR1BEG0 FAN_ALT0 FAN_BOUNCE0 IMUX_L20 BRAM_IMUX_ADDRARDADDRL8 BRAM_ADDRARDADDRL8 BRAM_FIFO18_ADDRARDADDR7 }   [get_nets {cg/addr[4]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOU0 BRAM_LOGIC_OUTS_B3_2 INT_INTERFACE_LOGIC_OUTS_L3 NN6BEG3 SR1BEG3 BYP_ALT7 BYP_BOUNCE7 IMUX_L19 BRAM_IMUX_ADDRARDADDRL9 BRAM_ADDRARDADDRL9 BRAM_FIFO18_ADDRARDADDR8 }   [get_nets {cg/addr[5]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOL1 BRAM_LOGIC_OUTS_B1_0 INT_INTERFACE_LOGIC_OUTS_L1 NN6BEG1 NE2BEG1 WR1BEG2 IMUX_L20 BRAM_IMUX_ADDRARDADDRL10 BRAM_ADDRARDADDRL10 BRAM_FIFO18_ADDRARDADDR9 }   [get_nets {cg/addr[6]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOU1 BRAM_LOGIC_OUTS_B4_3 INT_INTERFACE_LOGIC_OUTS_L4 NR1BEG0 NN2BEG0 NL1BEG_N3 IMUX_L22 BRAM_IMUX_ADDRARDADDRL11 BRAM_ADDRARDADDRL11 BRAM_FIFO18_ADDRARDADDR10 }   [get_nets {cg/addr[7]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOL2 BRAM_LOGIC_OUTS_B6_0 INT_INTERFACE_LOGIC_OUTS_L6 NN6BEG2 NN2BEG2 IMUX_L21 BRAM_IMUX_ADDRARDADDRL12 BRAM_ADDRARDADDRL12 BRAM_FIFO18_ADDRARDADDR11 }   [get_nets {cg/addr[8]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOU2 BRAM_LOGIC_OUTS_B1_3 INT_INTERFACE_LOGIC_OUTS_L1 NL1BEG0 NL1BEG_N3 NN2BEG3 IMUX_L23 BRAM_IMUX_ADDRARDADDRL13 BRAM_ADDRARDADDRL13 BRAM_FIFO18_ADDRARDADDR12 }   [get_nets {cg/addr[9]}]
set_property ROUTE  { BRAM_FIFO18_DOADO0 BRAM_LOGIC_OUTS_B8_0 INT_INTERFACE_LOGIC_OUTS_L8 EL1BEG_N3 NR1BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {cg/font/addr_reg_reg_n_15}]
set_property ROUTE  { CLBLM_L_D  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NW2BEG1  { IMUX_L10 BRAM_FIFO36_ENARDENU }  IMUX_L18 BRAM_FIFO36_ENARDENL }  CLBLM_LOGIC_OUTS11 FAN_ALT1 FAN_BOUNCE1  { BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {char_we}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 NE2BEG1 SL1BEG1 WL1BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {char_x_addr[3]}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NL1BEG0  { IMUX15 CLBLM_M_B1 }  IMUX31 CLBLM_M_C5 }   [get_nets {char_x_addr[6]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NN2BEG0 WR1BEG1  { IMUX_L10 BRAM_IMUX_ADDRARDADDRU3 BRAM_ADDRARDADDRU3 BRAM_FIFO36_ADDRARDADDRU3 }  IMUX_L18 BRAM_IMUX_ADDRARDADDRL3 BRAM_ADDRARDADDRL3 BRAM_FIFO36_ADDRARDADDRL3 }   { IMUX8 CLBLM_M_A5 }   { IMUX16 CLBLM_L_B3 }   { IMUX40 CLBLM_M_D1 }  IMUX0 CLBLM_L_A3 }   [get_nets {char_x_addr_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { BYP_ALT3 BYP_BOUNCE3  { IMUX7 CLBLM_M_A1 }  FAN_ALT3 FAN_BOUNCE3  { IMUX19 CLBLM_L_B2 }  IMUX3 CLBLM_L_A2 }   { IMUX45 CLBLM_M_D2 }  WL1BEG1 BYP_ALT5 BYP_BOUNCE5  { IMUX_L21 BRAM_IMUX_ADDRARDADDRL4 BRAM_ADDRARDADDRL4 BRAM_FIFO36_ADDRARDADDRL4 }  IMUX_L13 BRAM_IMUX_ADDRARDADDRU4 BRAM_ADDRARDADDRU4 BRAM_FIFO36_ADDRARDADDRU4 }   [get_nets {char_x_addr_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NN2BEG1 WR1BEG2  { IMUX_L20 BRAM_IMUX_ADDRARDADDRL5 BRAM_ADDRARDADDRL5 BRAM_FIFO36_ADDRARDADDRL5 }  IMUX_L12 BRAM_IMUX_ADDRARDADDRU5 BRAM_ADDRARDADDRU5 BRAM_FIFO36_ADDRARDADDRU5 }   { IMUX11 CLBLM_M_A4 }   { IMUX35 CLBLM_M_C6 }   { IMUX27 CLBLM_M_B4 }  BYP_ALT5 BYP_BOUNCE5  { FAN_ALT5 FAN_BOUNCE5 IMUX25 CLBLM_L_B5 }  IMUX47 CLBLM_M_D5 }   [get_nets {char_x_addr_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { NN2BEG2 WR1BEG3 SR1BEG3  { IMUX_L8 BRAM_IMUX_ADDRARDADDRU6 BRAM_ADDRARDADDRU6 BRAM_FIFO36_ADDRARDADDRU6 }  IMUX_L16 BRAM_IMUX_ADDRARDADDRL6 BRAM_ADDRARDADDRL6 BRAM_FIFO36_ADDRARDADDRL6 }   { IMUX4 CLBLM_M_A6 }   { IMUX44 CLBLM_M_D4 }   { IMUX28 CLBLM_M_C4 }  IMUX12 CLBLM_M_B6 }   [get_nets {char_x_addr_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { NL1BEG1 NW2BEG1  { IMUX_L9 BRAM_IMUX_ADDRARDADDRU7 BRAM_ADDRARDADDRU7 BRAM_FIFO36_ADDRARDADDRU7 }  IMUX_L17 BRAM_IMUX_ADDRARDADDRL7 BRAM_ADDRARDADDRL7 BRAM_FIFO36_ADDRARDADDRL7 }   { SR1BEG3  { IMUX24 CLBLM_M_B5 }  BYP_ALT0 BYP_BOUNCE0 IMUX2 CLBLM_M_A2 }   { IMUX29 CLBLM_M_C2 }  IMUX21 CLBLM_L_C4 }   [get_nets {char_x_addr_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { WW2BEG0 ER1BEG1  { IMUX_L20 BRAM_IMUX_ADDRARDADDRL8 BRAM_ADDRARDADDRL8 BRAM_FIFO36_ADDRARDADDRL8 }  IMUX_L12 BRAM_IMUX_ADDRARDADDRU8 BRAM_ADDRARDADDRU8 BRAM_FIFO36_ADDRARDADDRU8 }   { IMUX17 CLBLM_M_B3 }   { IMUX1 CLBLM_M_A3 }  NL1BEG_N3  { IMUX22 CLBLM_M_C3 }  IMUX30 CLBLM_L_C5 }   [get_nets {char_x_addr_reg_n_0_[5]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { IMUX34 CLBLM_L_C6 }   { WL1BEG0 NN2BEG1  { IMUX_L19 BRAM_IMUX_ADDRARDADDRL9 BRAM_ADDRARDADDRL9 BRAM_FIFO36_ADDRARDADDRL9 }  IMUX_L11 BRAM_IMUX_ADDRARDADDRU9 BRAM_ADDRARDADDRU9 BRAM_FIFO36_ADDRARDADDRU9 }   { FAN_ALT2 FAN_BOUNCE2 IMUX32 CLBLM_M_C1 }  IMUX18 CLBLM_M_B2 }   [get_nets {char_x_addr_reg_n_0_[6]}]
set_property ROUTE  { CLBLM_L_C CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 SR1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {char_y_addr[4]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX23 CLBLM_L_C3 }   [get_nets {char_y_addr[4]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { WL1BEG1 NN2BEG2  { IMUX_L12 BRAM_IMUX_ADDRARDADDRU10 BRAM_ADDRARDADDRU10 BRAM_FIFO36_ADDRARDADDRU10 }  IMUX_L20 BRAM_IMUX_ADDRARDADDRL10 BRAM_ADDRARDADDRL10 BRAM_FIFO36_ADDRARDADDRL10 }   { FAN_ALT7 FAN_BOUNCE7 IMUX26 CLBLM_L_B4 }   { BYP_ALT2 BYP_BOUNCE2 IMUX6 CLBLM_L_A1 }  IMUX20 CLBLM_L_C2 }   [get_nets {char_y_addr_reg__0[0]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NW2BEG0 NL1BEG_N3  { IMUX_L14 BRAM_IMUX_ADDRARDADDRU11 BRAM_ADDRARDADDRU11 BRAM_FIFO36_ADDRARDADDRU11 }  IMUX_L22 BRAM_IMUX_ADDRARDADDRL11 BRAM_ADDRARDADDRL11 BRAM_FIFO36_ADDRARDADDRL11 }   { IMUX16 CLBLM_L_B3 }  IMUX0 CLBLM_L_A3 }   [get_nets {char_y_addr_reg__0[1]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { NW2BEG2 NN2BEG2  { IMUX_L21 BRAM_IMUX_ADDRARDADDRL12 BRAM_ADDRARDADDRL12 BRAM_FIFO36_ADDRARDADDRL12 }  IMUX_L13 BRAM_IMUX_ADDRARDADDRU12 BRAM_ADDRARDADDRU12 BRAM_FIFO36_ADDRARDADDRU12 }  FAN_ALT5 FAN_BOUNCE5  { IMUX3 CLBLM_L_A2 }  IMUX25 CLBLM_L_B5 }   [get_nets {char_y_addr_reg__0[2]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NW2BEG1 NL1BEG0  { IMUX_L15 BRAM_IMUX_ADDRARDADDRU13 BRAM_ADDRARDADDRU13 BRAM_FIFO36_ADDRARDADDRU13 }  IMUX_L23 BRAM_IMUX_ADDRARDADDRL13 BRAM_ADDRARDADDRL13 BRAM_FIFO36_ADDRARDADDRL13 }  IMUX19 CLBLM_L_B2 }   [get_nets {char_y_addr_reg__0[3]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17  { NN2BEG3 NW2BEG3  { IMUX_L22 BRAM_IMUX_ADDRARDADDRL14 BRAM_ADDRARDADDRL14 BRAM_FIFO36_ADDRARDADDRL14 }  IMUX_L14 BRAM_IMUX_ADDRARDADDRU14 BRAM_ADDRARDADDRU14 BRAM_FIFO36_ADDRARDADDRU14 }  IMUX14 CLBLM_L_B1 }   [get_nets {char_y_addr_reg__0[4]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O RIOI_I2GCLK_TOP0 HCLK_CMT_CK_IN0 CLK_HROW_TOP_R_CK_BUFG_CASCO0 CLK_BUFG_BUFGCTRL0_I0 }   [get_nets {clk_IBUF}]
set_property ROUTE  { CLK_BUFG_BUFGCTRL0_O CLK_BUFG_CK_GCLK16 CLK_BUFG_REBUF_R_CK_GCLK16_BOT CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_CK_BUFHCLK_L8  { <9>HCLK_LEAF_CLK_B_TOPL5 <17>GCLK_L_B11_WEST CLK_L1 CLBLM_M_CLK }   { <10>HCLK_LEAF_CLK_B_TOPL5  { <24>GCLK_L_B11_WEST CLK_L0 BRAM_FIFO18_CLKARDCLK }   { <21>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <19>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <19>GCLK_L_B11_WEST  { CLK_L0 BRAM_FIFO36_CLKARDCLKL }  CLK_L1 BRAM_FIFO36_CLKARDCLKU }   { <18>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <17>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <17>GCLK_L_B11_WEST  { CLK_L0 BRAM_FIFO36_CLKBWRCLKL }  CLK_L1 BRAM_FIFO36_CLKBWRCLKU }   { <16>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <15>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <14>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }  <13>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <11>HCLK_LEAF_CLK_B_TOPL5  { <23>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <21>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <18>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }  <17>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }  <12>HCLK_LEAF_CLK_B_TOPL5  { <14>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <13>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <12>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }  <11>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   [get_nets {clk_IBUF_BUFG}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {count_reg[0]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {count_reg[4]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {count_reg[8]_i_1_n_0}]
set_property ROUTE  { BRAM_FIFO18_DOADO7 BRAM_LOGIC_OUTS_B8_2 INT_INTERFACE_LOGIC_OUTS_L8 SE2BEG0 SL1BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {data0}]
set_property ROUTE  { BRAM_FIFO18_DOADO6 BRAM_LOGIC_OUTS_B15_1 INT_INTERFACE_LOGIC_OUTS_L15 SE2BEG3 IMUX15 CLBLM_M_B1 }   [get_nets {data1}]
set_property ROUTE  { BRAM_FIFO18_DOADO5 BRAM_LOGIC_OUTS_B10_1 INT_INTERFACE_LOGIC_OUTS_L10 SE2BEG2 IMUX12 CLBLM_M_B6 }   [get_nets {data2}]
set_property ROUTE  { BRAM_FIFO18_DOADO4 BRAM_LOGIC_OUTS_B13_1 INT_INTERFACE_LOGIC_OUTS_L13 SE2BEG1 IMUX27 CLBLM_M_B4 }   [get_nets {data3}]
set_property ROUTE  { BRAM_FIFO18_DOADO3 BRAM_LOGIC_OUTS_B15_0 INT_INTERFACE_LOGIC_OUTS_L15 EL1BEG2 IMUX4 CLBLM_M_A6 }   [get_nets {data4}]
set_property ROUTE  { BRAM_FIFO18_DOADO2 BRAM_LOGIC_OUTS_B10_0 INT_INTERFACE_LOGIC_OUTS_L10 EL1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {data5}]
set_property ROUTE  { BRAM_FIFO18_DOADO1 BRAM_LOGIC_OUTS_B13_0 INT_INTERFACE_LOGIC_OUTS_L13 EL1BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {data6}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 IMUX38 CLBLM_M_D3 }   [get_nets {h_counter[4]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1  { IMUX34 CLBLM_L_C6 }  IMUX27 CLBLM_M_B4 }   [get_nets {h_counter[5]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 SW2BEG2 ER1BEG3 NR1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {h_counter[7]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11  { IMUX22 CLBLM_M_C3 }  IMUX30 CLBLM_L_C5 }   [get_nets {h_counter[7]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 SL1BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {h_counter[9]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 SL1BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {h_counter[9]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 IMUX44 CLBLM_M_D4 }   [get_nets {h_counter[9]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX45 CLBLM_M_D2 }   [get_nets {h_counter[9]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NN2BEG1 NN2BEG1 NN2BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {hs_gen}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {pixel_x_d[0]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NN2BEG0 EE2BEG0 NR1BEG0 NL1BEG_N3 BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {pixel_x_d[1]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WW2BEG1 ER1BEG2 ER1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {pixel_x_d[2]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 EE2BEG1  { IMUX18 CLBLM_M_B2 }  IMUX2 CLBLM_M_A2 }   [get_nets {pixel_x_dd[0]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5  { IMUX1 CLBLM_M_A3 }  IMUX17 CLBLM_M_B3 }   [get_nets {pixel_x_dd[1]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 SR1BEG_S0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {pixel_x_dd[2]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { IMUX26 CLBLM_L_B4 }   { NL1BEG0  { NN2BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   { IMUX7 CLBLM_M_A1 }  IMUX39 CLBLM_L_D3 }   { IMUX10 CLBLM_L_A4 }  IMUX18 CLBLM_M_B2 }   [get_nets {pixel_x_gen[0]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { IMUX25 CLBLM_L_B5 }   { IMUX1 CLBLM_M_A3 }   { WW2BEG0 ER1BEG1 EL1BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   { IMUX9 CLBLM_L_A5 }  IMUX41 CLBLM_L_D1 }   [get_nets {pixel_x_gen[1]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SW2BEG3 ER1BEG_S0  { BYP_ALT1 BYP_BOUNCE1  { IMUX37 CLBLM_L_D4 }   { IMUX19 CLBLM_L_B2 }  IMUX3 CLBLM_L_A2 }  ER1BEG1 NE2BEG1 NN2BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {pixel_x_gen[2]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22  { NR1BEG0  { EL1BEG_N3 NR1BEG3 FAN_ALT1 FAN_BOUNCE1  { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL3 BRAM_ADDRBWRADDRL3 BRAM_FIFO36_ADDRBWRADDRL3 }  IMUX_L26 BRAM_IMUX_ADDRBWRADDRU3 BRAM_ADDRBWRADDRU3 BRAM_FIFO36_ADDRBWRADDRU3 }  FAN_ALT0 FAN_BOUNCE0 IMUX46 CLBLM_L_D5 }   { IMUX16 CLBLM_L_B3 }  IMUX0 CLBLM_L_A3 }   [get_nets {pixel_x_gen[3]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { IMUX14 CLBLM_L_B1 }   { SS2BEG3 IMUX16 CLBLM_L_B3 }   { FAN_ALT1 FAN_BOUNCE1  { IMUX2 CLBLM_M_A2 }   { IMUX20 CLBLM_L_C2 }  IMUX28 CLBLM_M_C4 }  EL1BEG2 SL1BEG2  { IMUX_L37 BRAM_IMUX_ADDRBWRADDRL4 BRAM_ADDRBWRADDRL4 BRAM_FIFO36_ADDRBWRADDRL4 }  IMUX_L29 BRAM_IMUX_ADDRBWRADDRU4 BRAM_ADDRBWRADDRU4 BRAM_FIFO36_ADDRBWRADDRU4 }   [get_nets {pixel_x_gen[4]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { IMUX26 CLBLM_L_B4 }   { FAN_ALT2 FAN_BOUNCE2 IMUX24 CLBLM_M_B5 }   { NR1BEG1 IMUX11 CLBLM_M_A4 }  NL1BEG0  { NW2BEG0 EL1BEG_N3  { IMUX23 CLBLM_L_C3 }  NR1BEG3 EL1BEG2  { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL5 BRAM_ADDRBWRADDRL5 BRAM_FIFO36_ADDRBWRADDRL5 }  IMUX_L28 BRAM_IMUX_ADDRBWRADDRU5 BRAM_ADDRBWRADDRU5 BRAM_FIFO36_ADDRBWRADDRU5 }   { IMUX32 CLBLM_M_C1 }  IMUX23 CLBLM_L_C3 }   [get_nets {pixel_x_gen[5]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { NL1BEG1 EL1BEG0  { IMUX_L32 BRAM_IMUX_ADDRBWRADDRL6 BRAM_ADDRBWRADDRL6 BRAM_FIFO36_ADDRBWRADDRL6 }  IMUX_L24 BRAM_IMUX_ADDRBWRADDRU6 BRAM_ADDRBWRADDRU6 BRAM_FIFO36_ADDRBWRADDRU6 }   { SR1BEG3 IMUX40 CLBLM_M_D1 }   { SL1BEG2  { IMUX20 CLBLM_L_C2 }   { IMUX12 CLBLM_M_B6 }  IMUX13 CLBLM_L_B6 }   { IMUX21 CLBLM_L_C4 }  IMUX29 CLBLM_M_C2 }   [get_nets {pixel_x_gen[6]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23  { NE2BEG1  { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL7 BRAM_ADDRBWRADDRL7 BRAM_FIFO36_ADDRBWRADDRL7 }   { IMUX_L25 BRAM_IMUX_ADDRBWRADDRU7 BRAM_ADDRBWRADDRU7 BRAM_FIFO36_ADDRBWRADDRU7 }  EL1BEG0 IMUX1 CLBLM_M_A3 }   { SR1BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX19 CLBLM_L_B2 }  IMUX21 CLBLM_L_C4 }   { BYP_ALT5 BYP_BOUNCE5 IMUX47 CLBLM_M_D5 }  FAN_ALT6 FAN_BOUNCE6  { IMUX15 CLBLM_M_B1 }  IMUX33 CLBLM_L_C1 }   [get_nets {pixel_x_gen[7]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NR1BEG0  { IMUX8 CLBLM_M_A5 }  EL1BEG_N3  { NR1BEG3 NE2BEG3 IMUX7 CLBLM_M_A1 }  FAN_ALT1 FAN_BOUNCE1  { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL8 BRAM_ADDRBWRADDRL8 BRAM_FIFO36_ADDRBWRADDRL8 }  IMUX_L28 BRAM_IMUX_ADDRBWRADDRU8 BRAM_ADDRBWRADDRU8 BRAM_FIFO36_ADDRBWRADDRU8 }   { IMUX25 CLBLM_L_B5 }   { IMUX33 CLBLM_L_C1 }   { IMUX17 CLBLM_M_B3 }  IMUX1 CLBLM_M_A3 }   [get_nets {pixel_x_gen[8]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { NR1BEG2  { BYP_ALT2 BYP_BOUNCE2 IMUX6 CLBLM_L_A1 }  NE2BEG2  { EL1BEG1 IMUX11 CLBLM_M_A4 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL9 BRAM_ADDRBWRADDRL9 BRAM_FIFO36_ADDRBWRADDRL9 }  IMUX_L27 BRAM_IMUX_ADDRBWRADDRU9 BRAM_ADDRBWRADDRU9 BRAM_FIFO36_ADDRBWRADDRU9 }  BYP_ALT2 BYP_BOUNCE2  { FAN_ALT1 FAN_BOUNCE1  { IMUX2 CLBLM_M_A2 }  IMUX18 CLBLM_M_B2 }   { IMUX30 CLBLM_L_C5 }  IMUX14 CLBLM_L_B1 }   [get_nets {pixel_x_gen[9]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NL1BEG_N3 NL1BEG2  { NW2BEG2  { EL1BEG1 SL1BEG1 IMUX10 CLBLM_L_A4 }  NN2BEG2 IMUX_L21 BRAM_IMUX_ADDRARDADDRL4 BRAM_ADDRARDADDRL4 BRAM_FIFO18_ADDRARDADDR3 }   { IMUX27 CLBLM_M_B4 }   { IMUX19 CLBLM_L_B2 }   { IMUX20 CLBLM_L_C2 }  IMUX36 CLBLM_L_D2 }  IMUX1 CLBLM_M_A3 }   [get_nets {pixel_y_gen[0]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NW6BEG2 NE2BEG2 IMUX_L20 BRAM_IMUX_ADDRARDADDRL5 BRAM_ADDRARDADDRL5 BRAM_FIFO18_ADDRARDADDR4 }   { FAN_ALT7 FAN_BOUNCE7  { IMUX16 CLBLM_L_B3 }   { IMUX0 CLBLM_L_A3 }   { IMUX34 CLBLM_L_C6 }  IMUX42 CLBLM_L_D6 }   { IMUX28 CLBLM_M_C4 }  IMUX12 CLBLM_M_B6 }   [get_nets {pixel_y_gen[1]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NW6BEG0 NE2BEG0 IMUX_L16 BRAM_IMUX_ADDRARDADDRL6 BRAM_ADDRARDADDRL6 BRAM_FIFO18_ADDRARDADDR5 }  NL1BEG_N3  { FAN_ALT1 FAN_BOUNCE1  { IMUX26 CLBLM_L_B4 }  IMUX18 CLBLM_M_B2 }   { IMUX46 CLBLM_L_D5 }   { IMUX22 CLBLM_M_C3 }  IMUX6 CLBLM_L_A1 }   [get_nets {pixel_y_gen[2]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { FAN_ALT5 FAN_BOUNCE5  { IMUX41 CLBLM_L_D1 }   { IMUX9 CLBLM_L_A5 }  IMUX25 CLBLM_L_B5 }   { IMUX45 CLBLM_M_D2 }   { NN6BEG2 WR1BEG3 SR1BEG3 SR1BEG_S0 IMUX_L17 BRAM_IMUX_ADDRARDADDRL7 BRAM_ADDRARDADDRL7 BRAM_FIFO18_ADDRARDADDR6 }  IMUX29 CLBLM_M_C2 }   [get_nets {pixel_y_gen[3]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { WL1BEG0 SR1BEG1  { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL10 BRAM_ADDRBWRADDRL10 BRAM_FIFO36_ADDRBWRADDRL10 }  IMUX_L28 BRAM_IMUX_ADDRBWRADDRU10 BRAM_ADDRBWRADDRU10 BRAM_FIFO36_ADDRBWRADDRU10 }   { BYP_ALT5 BYP_BOUNCE5  { BYP_ALT2 BYP_BOUNCE2 IMUX14 CLBLM_L_B1 }   { IMUX15 CLBLM_M_B1 }  IMUX37 CLBLM_L_D4 }  IMUX35 CLBLM_M_C6 }   [get_nets {pixel_y_gen[4]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { SE2BEG3 WL1BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX27 CLBLM_M_B4 }   { IMUX29 CLBLM_M_C2 }  WL1BEG1 SR1BEG2  { IMUX_L38 BRAM_IMUX_ADDRBWRADDRL11 BRAM_ADDRBWRADDRL11 BRAM_FIFO36_ADDRBWRADDRL11 }  IMUX_L30 BRAM_IMUX_ADDRBWRADDRU11 BRAM_ADDRBWRADDRU11 BRAM_FIFO36_ADDRBWRADDRU11 }   { IMUX47 CLBLM_M_D5 }  IMUX39 CLBLM_L_D3 }   [get_nets {pixel_y_gen[5]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NL1BEG0  { NW2BEG0 FAN_ALT3 FAN_BOUNCE3  { IMUX_L29 BRAM_IMUX_ADDRBWRADDRU12 BRAM_ADDRBWRADDRU12 BRAM_FIFO36_ADDRBWRADDRU12 }  IMUX_L37 BRAM_IMUX_ADDRBWRADDRL12 BRAM_ADDRBWRADDRL12 BRAM_FIFO36_ADDRBWRADDRL12 }  IMUX40 CLBLM_M_D1 }   { BYP_ALT4 BYP_BOUNCE4 IMUX28 CLBLM_M_C4 }  IMUX18 CLBLM_M_B2 }   [get_nets {pixel_y_gen[6]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { SR1BEG_S0  { WL1BEG_N3  { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL13 BRAM_ADDRBWRADDRL13 BRAM_FIFO36_ADDRBWRADDRL13 }  IMUX_L31 BRAM_IMUX_ADDRBWRADDRU13 BRAM_ADDRBWRADDRU13 BRAM_FIFO36_ADDRBWRADDRU13 }  IMUX17 CLBLM_M_B3 }   { BYP_ALT7 BYP_BOUNCE7 IMUX17 CLBLM_M_B3 }  IMUX31 CLBLM_M_C5 }   [get_nets {pixel_y_gen[7]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NW2BEG0 NL1BEG_N3  { IMUX_L30 BRAM_IMUX_ADDRBWRADDRU14 BRAM_ADDRBWRADDRU14 BRAM_FIFO36_ADDRBWRADDRU14 }   { IMUX_L38 BRAM_IMUX_ADDRBWRADDRL14 BRAM_ADDRBWRADDRL14 BRAM_FIFO36_ADDRBWRADDRL14 }  EL1BEG2 IMUX44 CLBLM_M_D4 }  IMUX32 CLBLM_M_C1 }   [get_nets {pixel_y_gen[8]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 BYP_ALT2 BYP_BOUNCE2  { IMUX8 CLBLM_M_A5 }   { IMUX24 CLBLM_M_B5 }   { FAN_ALT1 FAN_BOUNCE1 IMUX2 CLBLM_M_A2 }  IMUX32 CLBLM_M_C1 }   [get_nets {pixel_y_gen[9]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 SS6BEG2 SS6BEG2 SS6BEG2 SW6BEG2 SR1BEG3 SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {seg_OBUF[0]}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 SS6BEG0 SS6BEG0 SS6BEG0 SS6BEG0 WW2BEG0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {seg_OBUF[1]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 NN6BEG2 NW6BEG2 WL1BEG0 BYP_ALT0 BYP_BOUNCE0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {seg_OBUF[2]}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NW2BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NR1BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {seg_OBUF[3]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 WR1BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {seg_OBUF[4]}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 SW6BEG0 SS6BEG0 SR1BEG1 SL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {seg_OBUF[5]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 WW2BEG2 NL1BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {seg_OBUF[6]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 SE6BEG0 SS6BEG0  { ER1BEG1 EE2BEG1  { EL1BEG0 IMUX_L16 BRAM_FIFO36_DIADIL0 }  SW6BEG1 SS6BEG1 SS6BEG1 SW2BEG1  { IMUX_L26 CLBLL_L_B4 }   { IMUX_L27 CLBLL_LL_B4 }  BYP_ALT5 BYP_BOUNCE5  { IMUX_L37 CLBLL_L_D4 }  IMUX_L45 CLBLL_LL_D2 }  SR1BEG1  { IMUX_L12 CLBLL_LL_B6 }   { BYP_ALT5 BYP_BOUNCE5 IMUX_L39 CLBLL_L_D3 }  IMUX_L19 CLBLL_L_B2 }   [get_nets {sw_IBUF[0]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 EL1BEG2 SS2BEG2  { EE4BEG2 NR1BEG2 FAN_ALT7 FAN_BOUNCE7 IMUX_L8 BRAM_FIFO36_DIADIU0 }   { SS6BEG2 SE6BEG2 SS6BEG2  { WW2BEG2  { IMUX_L14 CLBLL_L_B1 }   { IMUX_L38 CLBLL_LL_D3 }  IMUX_L46 CLBLL_L_D5 }  WL1BEG1 WL1BEG0 IMUX_L18 CLBLL_LL_B2 }  FAN_ALT1 FAN_BOUNCE1  { IMUX_L18 CLBLL_LL_B2 }   { IMUX_L26 CLBLL_L_B4 }  IMUX_L42 CLBLL_L_D6 }   [get_nets {sw_IBUF[1]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18  { NE6BEG0 SE2BEG0 EE2BEG0  { ER1BEG1 IMUX_L26 BRAM_FIFO36_DIADIL1 }  WR1BEG1 WW2BEG0  { IMUX_L17 CLBLL_LL_B3 }   { IMUX_L41 CLBLL_L_D1 }  IMUX_L25 CLBLL_L_B5 }  SE2BEG0 SS6BEG0 SS6BEG0 ER1BEG1  { IMUX_L42 CLBLL_L_D6 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L19 CLBLL_L_B2 }  IMUX_L43 CLBLL_LL_D6 }   [get_nets {sw_IBUF[2]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NR1BEG0  { IMUX_L16 CLBLL_L_B3 }   { IMUX_L40 CLBLL_LL_D1 }   { IMUX_L41 CLBLL_L_D1 }   { NN2BEG0 NN6BEG0 NN6BEG0  { NE6BEG0 EE2BEG0 NR1BEG0 IMUX_L40 BRAM_FIFO36_DIADIU1 }  NN2BEG0  { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L16 CLBLL_L_B3 }  NL1BEG_N3 IMUX_L46 CLBLL_L_D5 }  IMUX_L24 CLBLL_LL_B5 }   [get_nets {sw_IBUF[3]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18  { NN6BEG0 NN6BEG0 NE2BEG0 NR1BEG0  { NE2BEG0  { IMUX_L8 CLBLL_LL_A5 }   { IMUX_L9 CLBLL_L_A5 }  EE2BEG0 ER1BEG1 ER1BEG2 IMUX_L28 BRAM_FIFO36_DIADIL2 }  NL1BEG_N3 NE2BEG3 IMUX_L23 CLBLL_L_C3 }  EL1BEG_N3  { NE2BEG3 SL1BEG3  { IMUX_L22 CLBLL_LL_C3 }  IMUX_L30 CLBLL_L_C5 }  EL1BEG2  { IMUX_L5 CLBLL_L_A6 }  IMUX_L4 CLBLL_LL_A6 }   [get_nets {sw_IBUF[4]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18  { SE6BEG0 SS6BEG0  { SL1BEG0  { IMUX_L8 CLBLL_LL_A5 }  IMUX_L0 CLBLL_L_A3 }  SR1BEG1  { IMUX_L20 CLBLL_L_C2 }  IMUX_L28 CLBLL_LL_C4 }  NE6BEG0  { NE6BEG0 EE2BEG0 BYP_ALT0 BYP_BOUNCE0 IMUX_L42 BRAM_FIFO36_DIADIU2 }  NR1BEG0  { IMUX_L33 CLBLL_L_C1 }   { IMUX_L1 CLBLL_LL_A3 }  IMUX_L0 CLBLL_L_A3 }   [get_nets {sw_IBUF[5]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NN2BEG0  { NN6BEG0 NN6BEG0  { EE4BEG0 NR1BEG0 NL1BEG_N3 IMUX_L30 BRAM_FIFO36_DIADIL3 }  NL1BEG_N3 NL1BEG2  { IMUX_L20 CLBLL_L_C2 }   { IMUX_L4 CLBLL_LL_A6 }  IMUX_L3 CLBLL_L_A2 }  SR1BEG_S0 SS2BEG0  { IMUX_L9 CLBLL_L_A5 }   { IMUX_L2 CLBLL_LL_A2 }   { IMUX_L32 CLBLL_LL_C1 }  IMUX_L33 CLBLL_L_C1 }   [get_nets {sw_IBUF[6]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 ER1BEG1  { NE2BEG1  { NE6BEG1 SE2BEG1 ER1BEG2 IMUX_L44 BRAM_FIFO36_DIADIU3 }   { IMUX_L10 CLBLL_L_A4 }   { IMUX_L34 CLBLL_L_C6 }  IMUX_L11 CLBLL_LL_A4 }  SS2BEG1 SS6BEG1 SS6BEG1 SE2BEG1  { IMUX_L11 CLBLL_LL_A4 }   { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L34 CLBLL_L_C6 }  IMUX_L3 CLBLL_L_A2 }   [get_nets {sw_IBUF[7]}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 SR1BEG3 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {v_counter[8]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX37 CLBLM_L_D4 }   [get_nets {v_counter[9]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_M_DMUX CLBLM_LOGIC_OUTS23  { SL1BEG1 IMUX11 CLBLM_M_A4 }  IMUX3 CLBLM_L_A2 }   [get_nets {v_counter[9]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SL1BEG3  { IMUX15 CLBLM_M_B1 }   { IMUX7 CLBLM_M_A1 }  IMUX22 CLBLM_M_C3 }   [get_nets {v_counter[9]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22  { NN2BEG0  { IMUX31 CLBLM_M_C5 }  SR1BEG_S0 IMUX2 CLBLM_M_A2 }  IMUX8 CLBLM_M_A5 }   [get_nets {v_counter[9]_i_6_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX43 CLBLM_M_D6 }   [get_nets {v_counter[9]_i_7_n_0}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 EE4BEG0 EE4BEG0 EE4BEG0 EE4BEG0 EE4BEG0 NE6BEG0 NE6BEG0 EE2BEG0 NE6BEG0 NE6BEG0 NE6BEG0 NE6BEG0 NE6BEG0 NE6BEG0 NE6BEG0 NE6BEG0 EE2BEG0  { NN2BEG0  { NN2BEG0  { NN6BEG0 SR1BEG_S0  { SW2BEG0 ER1BEG1  { NR1BEG1 NR1BEG1  { NR1BEG1  { NR1BEG1  { NR1BEG1  { NR1BEG1  { NR1BEG1 IMUX34 IOI_OLOGIC0_D1 RIOI_OLOGIC0_OQ RIOI_O0 }  IMUX34 IOI_OLOGIC1_D1 RIOI_OLOGIC1_OQ RIOI_O1 }  IMUX34 IOI_OLOGIC0_D1 RIOI_OLOGIC0_OQ RIOI_O0 }  IMUX34 IOI_OLOGIC1_D1 RIOI_OLOGIC1_OQ RIOI_O1 }  IMUX34 IOI_OLOGIC0_D1 RIOI_OLOGIC0_OQ RIOI_O0 }  IMUX34 IOI_OLOGIC1_D1 RIOI_OLOGIC1_OQ RIOI_O1 }  IMUX34 IOI_OLOGIC1_D1 RIOI_OLOGIC1_OQ RIOI_O1 }  IMUX34 IOI_OLOGIC0_D1 RIOI_OLOGIC0_OQ RIOI_O0 }  BYP_ALT0 BYP_BOUNCE0 IMUX34 IOI_OLOGIC1_D1 RIOI_OLOGIC1_OQ RIOI_O1 }   { BYP_ALT0 BYP_BOUNCE0 IMUX34 IOI_OLOGIC1_D1 RIOI_OLOGIC1_OQ RIOI_O1 }  SR1BEG_S0 IMUX34 IOI_OLOGIC0_D1 RIOI_OLOGIC0_OQ RIOI_O0 }  BYP_ALT0 BYP_BOUNCE0 IMUX34 IOI_OLOGIC1_D1 RIOI_OLOGIC1_OQ RIOI_O1 }   [get_nets {vgaBlue_OBUF[0]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SL1BEG2 SL1BEG2 IMUX4 CLBLM_M_A6 }   [get_nets {vgaRed_reg[3]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 WW2BEG2 NL1BEG2 NL1BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {vs_gen}]
set_property ROUTE  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {vt/h_counter[2]}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {vt/h_counter[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NL1BEG_N3 NL1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }   { BYP_ALT0 BYP_BOUNCE0  { FAN_ALT7 FAN7 CLBLM_M_CE }  IMUX36 CLBLM_L_D2 }  IMUX0 CLBLM_L_A3 }   [get_nets {vt/pixel_en}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11  { ER1BEG_S0 ER1BEG1  { NR1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  NE2BEG3 EL1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {vt/v_counter0}]
