{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479216386059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479216386059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 21:26:25 2016 " "Processing started: Tue Nov 15 21:26:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479216386059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479216386059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_RX -c UART_RX " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_RX -c UART_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479216386059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479216386277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h2l_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file h2l_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 H2L_DETECT_MODULE " "Found entity 1: H2L_DETECT_MODULE" {  } { { "H2L_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/H2L_DETECT_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479216386324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479216386324 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 RX_BPS_MODULE.v(32) " "Verilog HDL Expression warning at RX_BPS_MODULE.v(32): truncated literal to match 12 bits" {  } { { "RX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/RX_BPS_MODULE.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1479216386324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_BPS_MODULE " "Found entity 1: RX_BPS_MODULE" {  } { { "RX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/RX_BPS_MODULE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479216386324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479216386324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_CTL_MODULE " "Found entity 1: RX_CTL_MODULE" {  } { { "RX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/RX_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479216386324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479216386324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_MODULE " "Found entity 1: RX_MODULE" {  } { { "RX_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/RX_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479216386324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479216386324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTL_MODULE " "Found entity 1: CTL_MODULE" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479216386324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479216386324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/top_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479216386324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479216386324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX_Data_Sig RX_MODULE.v(63) " "Verilog HDL Implicit Net warning at RX_MODULE.v(63): created implicit net for \"RX_Data_Sig\"" {  } { { "RX_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/RX_MODULE.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1479216386324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NUM_Data CTL_MODULE.v(43) " "Verilog HDL Implicit Net warning at CTL_MODULE.v(43): created implicit net for \"NUM_Data\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/CTL_MODULE.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1479216386324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479216386355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_MODULE RX_MODULE:U3 " "Elaborating entity \"RX_MODULE\" for hierarchy \"RX_MODULE:U3\"" {  } { { "top_module.v" "U3" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/top_module.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479216386355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RX_Done_Sig RX_MODULE.v(20) " "Output port \"RX_Done_Sig\" at RX_MODULE.v(20) has no driver" {  } { { "RX_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/RX_MODULE.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1479216386355 "|top_module|RX_MODULE:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H2L_DETECT_MODULE RX_MODULE:U3\|H2L_DETECT_MODULE:U1 " "Elaborating entity \"H2L_DETECT_MODULE\" for hierarchy \"RX_MODULE:U3\|H2L_DETECT_MODULE:U1\"" {  } { { "RX_MODULE.v" "U1" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/RX_MODULE.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479216386355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_BPS_MODULE RX_MODULE:U3\|RX_BPS_MODULE:U10 " "Elaborating entity \"RX_BPS_MODULE\" for hierarchy \"RX_MODULE:U3\|RX_BPS_MODULE:U10\"" {  } { { "RX_MODULE.v" "U10" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/RX_MODULE.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479216386355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_CTL_MODULE RX_MODULE:U3\|RX_CTL_MODULE:U2 " "Elaborating entity \"RX_CTL_MODULE\" for hierarchy \"RX_MODULE:U3\|RX_CTL_MODULE:U2\"" {  } { { "RX_MODULE.v" "U2" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/RX_MODULE.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479216386355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTL_MODULE CTL_MODULE:U4 " "Elaborating entity \"CTL_MODULE\" for hierarchy \"CTL_MODULE:U4\"" {  } { { "top_module.v" "U4" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/top_module.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479216386371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NUM_Data CTL_MODULE.v(43) " "Verilog HDL or VHDL warning at CTL_MODULE.v(43): object \"NUM_Data\" assigned a value but never read" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/CTL_MODULE.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1479216386371 "|top_module|CTL_MODULE:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 CTL_MODULE.v(43) " "Verilog HDL assignment warning at CTL_MODULE.v(43): truncated value with size 8 to match size of target (1)" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/CTL_MODULE.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479216386371 "|top_module|CTL_MODULE:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Num_Data CTL_MODULE.v(23) " "Output port \"Num_Data\" at CTL_MODULE.v(23) has no driver" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/CTL_MODULE.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1479216386371 "|top_module|CTL_MODULE:comb_3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NUM_Data\[0\] GND " "Pin \"NUM_Data\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/top_module.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479216386792 "|top_module|NUM_Data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NUM_Data\[1\] GND " "Pin \"NUM_Data\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/top_module.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479216386792 "|top_module|NUM_Data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NUM_Data\[2\] GND " "Pin \"NUM_Data\[2\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/top_module.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479216386792 "|top_module|NUM_Data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NUM_Data\[3\] GND " "Pin \"NUM_Data\[3\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/top_module.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479216386792 "|top_module|NUM_Data[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1479216386792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479216386917 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479216386917 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479216386932 "|top_module|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RSTn " "No output dependent on input pin \"RSTn\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/top_module.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479216386932 "|top_module|RSTn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_Pin_In " "No output dependent on input pin \"RX_Pin_In\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_RX/top_module.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479216386932 "|top_module|RX_Pin_In"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1479216386932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479216386932 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479216386932 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479216386932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479216386948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 21:26:26 2016 " "Processing ended: Tue Nov 15 21:26:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479216386948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479216386948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479216386948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479216386948 ""}
