*.out
*.vcd
Verilog/midterm_prep
