vendor_name = ModelSim
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_la/CLC.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX4TO1.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX2TO1.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/halfadder.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/fulladder.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Prelab1.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Palendrome.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Lab.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/EnergyPack.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Energy.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX8TO1.vhd
source_file = 1, custom_libraries/multiplexers/mux8to1.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/test.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX16TO1.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week7/lab7.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week7/Waveform.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA4.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/Waveform.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/Waveform1.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA8.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA32.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week8/Prelab.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week8/Waveform.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU/ALU32.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU/LEXTNDR.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU/AREXTNDR.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU/CREXTNDR.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU/Waveform.vwf
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_la/CLA4.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_sel/CSA8.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/labs/lab_week9/Prelab9.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/97wes/Altera Projects/VHDL/db/VHDL.cbx.xml
design_name = Prelab9
instance = comp, \Z[0]~output\, Z[0]~output, Prelab9, 1
instance = comp, \Z[1]~output\, Z[1]~output, Prelab9, 1
instance = comp, \Z[2]~output\, Z[2]~output, Prelab9, 1
instance = comp, \Z[3]~output\, Z[3]~output, Prelab9, 1
instance = comp, \Z[4]~output\, Z[4]~output, Prelab9, 1
instance = comp, \X[0]~input\, X[0]~input, Prelab9, 1
instance = comp, \Y[0]~input\, Y[0]~input, Prelab9, 1
instance = comp, \CLA4_0|FA_GEN:0:FAX|HA1|sum\, CLA4_0|\FA_GEN:0:FAX|HA1|sum, Prelab9, 1
instance = comp, \Y[1]~input\, Y[1]~input, Prelab9, 1
instance = comp, \X[1]~input\, X[1]~input, Prelab9, 1
instance = comp, \CLA4_0|FA_GEN:1:FAX|HA2|sum\, CLA4_0|\FA_GEN:1:FAX|HA2|sum, Prelab9, 1
instance = comp, \Y[2]~input\, Y[2]~input, Prelab9, 1
instance = comp, \CLA4_0|FA_GEN:2:FAX|HA2|sum\, CLA4_0|\FA_GEN:2:FAX|HA2|sum, Prelab9, 1
instance = comp, \Y[3]~input\, Y[3]~input, Prelab9, 1
instance = comp, \CLA4_0|FA_GEN:3:FAX|HA2|sum\, CLA4_0|\FA_GEN:3:FAX|HA2|sum, Prelab9, 1
instance = comp, \CLA4_0|CLC_0|carry~0\, CLA4_0|CLC_0|carry~0, Prelab9, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Prelab9, 1
