digraph "CFG for '_Z21power_spectrum_kerneliPfiS_i' function" {
	label="CFG for '_Z21power_spectrum_kerneliPfiS_i' function";

	Node0x55f1ed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = mul nsw i32 %7, %2\l  %9 = sext i32 %8 to i64\l  %10 = getelementptr inbounds float, float addrspace(1)* %1, i64 %9\l  %11 = mul nsw i32 %7, %4\l  %12 = sext i32 %11 to i64\l  %13 = getelementptr inbounds float, float addrspace(1)* %3, i64 %12\l  %14 = sdiv i32 %0, 2\l  %15 = icmp slt i32 %6, %14\l  br i1 %15, label %16, label %18\l|{<s0>T|<s1>F}}"];
	Node0x55f1ed0:s0 -> Node0x55f1160;
	Node0x55f1ed0:s1 -> Node0x55f3950;
	Node0x55f1160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%16:\l16:                                               \l  %17 = bitcast float addrspace(1)* %10 to %struct.HIP_vector_type\l... addrspace(1)*\l  br label %20\l}"];
	Node0x55f1160 -> Node0x55f3ba0;
	Node0x55f3950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%18:\l18:                                               \l  %19 = icmp eq i32 %6, 0\l  br i1 %19, label %36, label %45\l|{<s0>T|<s1>F}}"];
	Node0x55f3950:s0 -> Node0x55f3d60;
	Node0x55f3950:s1 -> Node0x55f3db0;
	Node0x55f3ba0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%20:\l20:                                               \l  %21 = phi i32 [ %6, %16 ], [ %34, %33 ]\l  %22 = icmp eq i32 %21, 0\l  br i1 %22, label %33, label %23\l|{<s0>T|<s1>F}}"];
	Node0x55f3ba0:s0 -> Node0x55f3f20;
	Node0x55f3ba0:s1 -> Node0x55f40f0;
	Node0x55f40f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d24b4070",label="{%23:\l23:                                               \l  %24 = zext i32 %21 to i64\l  %25 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %17, i64 %24, i32 0, i32 0, i32 0, i64 0\l  %26 = load float, float addrspace(1)* %25, align 8\l  %27 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %17, i64 %24, i32 0, i32 0, i32 0, i64 1\l  %28 = load float, float addrspace(1)* %27, align 4\l  %29 = fmul contract float %26, %26\l  %30 = fmul contract float %28, %28\l  %31 = fadd contract float %29, %30\l  %32 = getelementptr inbounds float, float addrspace(1)* %13, i64 %24\l  store float %31, float addrspace(1)* %32, align 4, !tbaa !5\l  br label %33\l}"];
	Node0x55f40f0 -> Node0x55f3f20;
	Node0x55f3f20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  %34 = add nuw nsw i32 %21, 256\l  %35 = icmp slt i32 %34, %14\l  br i1 %35, label %20, label %18, !llvm.loop !9\l|{<s0>T|<s1>F}}"];
	Node0x55f3f20:s0 -> Node0x55f3ba0;
	Node0x55f3f20:s1 -> Node0x55f3950;
	Node0x55f3d60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%36:\l36:                                               \l  %37 = load float, float addrspace(1)* %10, align 4, !tbaa !5\l  %38 = sext i32 %0 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %10, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !5\l  %41 = fmul contract float %37, %37\l  store float %41, float addrspace(1)* %13, align 4, !tbaa !5\l  %42 = fmul contract float %40, %40\l  %43 = sext i32 %14 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %13, i64 %43\l  store float %42, float addrspace(1)* %44, align 4, !tbaa !5\l  br label %45\l}"];
	Node0x55f3d60 -> Node0x55f3db0;
	Node0x55f3db0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%45:\l45:                                               \l  ret void\l}"];
}
