// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address, a=a,b=b,c=c,d=d,e=e,f=f,g=g,h=h);
    RAM64(in=in , load=a ,address=address[3..8], out=memA );
    RAM64(in=in , load=b ,address=address[3..8], out=memB);
    RAM64(in=in , load=c ,address=address[3..8], out=memC );
    RAM64(in=in , load=d ,address=address[3..8], out=memD );
    RAM64(in=in , load=e ,address=address[3..8], out=memE );
    RAM64(in=in , load=f ,address=address[3..8], out=memF );
    RAM64(in=in , load=g ,address=address[3..8], out=memG );
    Mux8Way16(a=memA, b=memB, c=memC, d=memD, e=memE, f=memF, g=memG, h=memH, out=out);
}

