

================================================================
== Vitis HLS Report for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'
================================================================
* Date:           Sun Nov  3 13:41:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.690 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_10  |       21|       21|         3|          1|          1|    20|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ch = alloca i32 1" [./../hw_library/pool.h:153]   --->   Operation 6 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln153 = store i5 0, i5 %ch" [./../hw_library/pool.h:153]   --->   Operation 21 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then124"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ch_2 = load i5 %ch" [./../hw_library/pool.h:153]   --->   Operation 23 'load' 'ch_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.78ns)   --->   "%icmp_ln153 = icmp_eq  i5 %ch_2, i5 20" [./../hw_library/pool.h:153]   --->   Operation 24 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.78ns)   --->   "%add_ln153 = add i5 %ch_2, i5 1" [./../hw_library/pool.h:153]   --->   Operation 25 'add' 'add_ln153' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %if.then124.split, void %for.inc168.exitStub" [./../hw_library/pool.h:153]   --->   Operation 26 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i5 %ch_2" [./../hw_library/pool.h:153]   --->   Operation 27 'zext' 'zext_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 28 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 29 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 30 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 31 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 32 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 33 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 34 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 35 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_8_addr = getelementptr i32 %buf_8, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 36 'getelementptr' 'buf_8_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_9_addr = getelementptr i32 %buf_9, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 37 'getelementptr' 'buf_9_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_10_addr = getelementptr i32 %buf_10, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 38 'getelementptr' 'buf_10_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_11_addr = getelementptr i32 %buf_11, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 39 'getelementptr' 'buf_11_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [./../hw_library/pool.h:156]   --->   Operation 40 'load' 'buf_load' <Predicate = (!icmp_ln153 & tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [./../hw_library/pool.h:156]   --->   Operation 41 'load' 'buf_1_load' <Predicate = (!icmp_ln153 & tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [./../hw_library/pool.h:156]   --->   Operation 42 'load' 'buf_2_load' <Predicate = (!icmp_ln153 & tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [./../hw_library/pool.h:156]   --->   Operation 43 'load' 'buf_3_load' <Predicate = (!icmp_ln153 & tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [./../hw_library/pool.h:156]   --->   Operation 44 'load' 'buf_4_load' <Predicate = (!icmp_ln153 & tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [./../hw_library/pool.h:156]   --->   Operation 45 'load' 'buf_5_load' <Predicate = (!icmp_ln153 & tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [./../hw_library/pool.h:156]   --->   Operation 46 'load' 'buf_6_load' <Predicate = (!icmp_ln153 & tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [./../hw_library/pool.h:156]   --->   Operation 47 'load' 'buf_7_load' <Predicate = (!icmp_ln153 & tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%buf_8_load = load i5 %buf_8_addr" [./../hw_library/pool.h:156]   --->   Operation 48 'load' 'buf_8_load' <Predicate = (!icmp_ln153 & tmp == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%buf_9_load = load i5 %buf_9_addr" [./../hw_library/pool.h:156]   --->   Operation 49 'load' 'buf_9_load' <Predicate = (!icmp_ln153 & tmp == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%buf_10_load = load i5 %buf_10_addr" [./../hw_library/pool.h:156]   --->   Operation 50 'load' 'buf_10_load' <Predicate = (!icmp_ln153 & tmp == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%buf_11_load = load i5 %buf_11_addr" [./../hw_library/pool.h:156]   --->   Operation 51 'load' 'buf_11_load' <Predicate = (!icmp_ln153 & tmp == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln153" [./../hw_library/pool.h:156]   --->   Operation 52 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [./../hw_library/pool.h:156]   --->   Operation 53 'load' 'acc_load' <Predicate = (!icmp_ln153)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 54 [1/1] (1.88ns)   --->   "%switch_ln156 = switch i4 %tmp, void %arrayidx12811.case.11, i4 0, void %arrayidx12811.case.0, i4 1, void %arrayidx12811.case.1, i4 2, void %arrayidx12811.case.2, i4 3, void %arrayidx12811.case.3, i4 4, void %arrayidx12811.case.4, i4 5, void %arrayidx12811.case.5, i4 6, void %arrayidx12811.case.6, i4 7, void %arrayidx12811.case.7, i4 8, void %arrayidx12811.case.8, i4 9, void %arrayidx12811.case.9, i4 10, void %arrayidx12811.case.10" [./../hw_library/pool.h:156]   --->   Operation 54 'switch' 'switch_ln156' <Predicate = (!icmp_ln153)> <Delay = 1.88>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln157 = store i32 4293967297, i5 %acc_addr" [./../hw_library/pool.h:157]   --->   Operation 55 'store' 'store_ln157' <Predicate = (!icmp_ln153)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln153 = store i5 %add_ln153, i5 %ch" [./../hw_library/pool.h:153]   --->   Operation 56 'store' 'store_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.then124" [./../hw_library/pool.h:153]   --->   Operation 57 'br' 'br_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 58 [1/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [./../hw_library/pool.h:156]   --->   Operation 58 'load' 'buf_load' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 59 [1/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [./../hw_library/pool.h:156]   --->   Operation 59 'load' 'buf_1_load' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 60 [1/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [./../hw_library/pool.h:156]   --->   Operation 60 'load' 'buf_2_load' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 61 [1/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [./../hw_library/pool.h:156]   --->   Operation 61 'load' 'buf_3_load' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [./../hw_library/pool.h:156]   --->   Operation 62 'load' 'buf_4_load' <Predicate = (tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [./../hw_library/pool.h:156]   --->   Operation 63 'load' 'buf_5_load' <Predicate = (tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [./../hw_library/pool.h:156]   --->   Operation 64 'load' 'buf_6_load' <Predicate = (tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [./../hw_library/pool.h:156]   --->   Operation 65 'load' 'buf_7_load' <Predicate = (tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%buf_8_load = load i5 %buf_8_addr" [./../hw_library/pool.h:156]   --->   Operation 66 'load' 'buf_8_load' <Predicate = (tmp == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%buf_9_load = load i5 %buf_9_addr" [./../hw_library/pool.h:156]   --->   Operation 67 'load' 'buf_9_load' <Predicate = (tmp == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 68 [1/2] (2.32ns)   --->   "%buf_10_load = load i5 %buf_10_addr" [./../hw_library/pool.h:156]   --->   Operation 68 'load' 'buf_10_load' <Predicate = (tmp == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%buf_11_load = load i5 %buf_11_addr" [./../hw_library/pool.h:156]   --->   Operation 69 'load' 'buf_11_load' <Predicate = (tmp == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 70 [1/1] (2.78ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12i32.i32.i4, i4 0, i32 %buf_load, i4 1, i32 %buf_1_load, i4 2, i32 %buf_2_load, i4 3, i32 %buf_3_load, i4 4, i32 %buf_4_load, i4 5, i32 %buf_5_load, i4 6, i32 %buf_6_load, i4 7, i32 %buf_7_load, i4 8, i32 %buf_8_load, i4 9, i32 %buf_9_load, i4 10, i32 %buf_10_load, i4 11, i32 %buf_11_load, i32 0, i4 %tmp" [./../hw_library/pool.h:156]   --->   Operation 70 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [./../hw_library/pool.h:156]   --->   Operation 71 'load' 'acc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln154 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/pool.h:154]   --->   Operation 72 'specpipeline' 'specpipeline_ln154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln153 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [./../hw_library/pool.h:153]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [./../hw_library/pool.h:153]   --->   Operation 74 'specloopname' 'specloopname_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.55ns)   --->   "%icmp_ln156 = icmp_sgt  i32 %tmp_2, i32 %acc_load" [./../hw_library/pool.h:156]   --->   Operation 75 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.69ns)   --->   "%select_ln156 = select i1 %icmp_ln156, i32 %tmp_2, i32 %acc_load" [./../hw_library/pool.h:156]   --->   Operation 76 'select' 'select_ln156' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_10_addr" [./../hw_library/pool.h:156]   --->   Operation 77 'store' 'store_ln156' <Predicate = (tmp == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 78 'br' 'br_ln156' <Predicate = (tmp == 10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_9_addr" [./../hw_library/pool.h:156]   --->   Operation 79 'store' 'store_ln156' <Predicate = (tmp == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 80 'br' 'br_ln156' <Predicate = (tmp == 9)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_8_addr" [./../hw_library/pool.h:156]   --->   Operation 81 'store' 'store_ln156' <Predicate = (tmp == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 82 'br' 'br_ln156' <Predicate = (tmp == 8)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_7_addr" [./../hw_library/pool.h:156]   --->   Operation 83 'store' 'store_ln156' <Predicate = (tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 84 'br' 'br_ln156' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_6_addr" [./../hw_library/pool.h:156]   --->   Operation 85 'store' 'store_ln156' <Predicate = (tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 86 'br' 'br_ln156' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_5_addr" [./../hw_library/pool.h:156]   --->   Operation 87 'store' 'store_ln156' <Predicate = (tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 88 'br' 'br_ln156' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_4_addr" [./../hw_library/pool.h:156]   --->   Operation 89 'store' 'store_ln156' <Predicate = (tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 90 'br' 'br_ln156' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_3_addr" [./../hw_library/pool.h:156]   --->   Operation 91 'store' 'store_ln156' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 92 'br' 'br_ln156' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_2_addr" [./../hw_library/pool.h:156]   --->   Operation 93 'store' 'store_ln156' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 94 'br' 'br_ln156' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_1_addr" [./../hw_library/pool.h:156]   --->   Operation 95 'store' 'store_ln156' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 96 'br' 'br_ln156' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_addr" [./../hw_library/pool.h:156]   --->   Operation 97 'store' 'store_ln156' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 98 'br' 'br_ln156' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %select_ln156, i5 %buf_11_addr" [./../hw_library/pool.h:156]   --->   Operation 99 'store' 'store_ln156' <Predicate = (tmp != 0 & tmp != 1 & tmp != 2 & tmp != 3 & tmp != 4 & tmp != 5 & tmp != 6 & tmp != 7 & tmp != 8 & tmp != 9 & tmp != 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx12811.exit" [./../hw_library/pool.h:156]   --->   Operation 100 'br' 'br_ln156' <Predicate = (tmp != 0 & tmp != 1 & tmp != 2 & tmp != 3 & tmp != 4 & tmp != 5 & tmp != 6 & tmp != 7 & tmp != 8 & tmp != 9 & tmp != 10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[32]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ch                      (alloca           ) [ 0100]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
tmp                     (read             ) [ 0111]
store_ln153             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
ch_2                    (load             ) [ 0000]
icmp_ln153              (icmp             ) [ 0110]
add_ln153               (add              ) [ 0000]
br_ln153                (br               ) [ 0000]
zext_ln153              (zext             ) [ 0000]
buf_addr                (getelementptr    ) [ 0111]
buf_1_addr              (getelementptr    ) [ 0111]
buf_2_addr              (getelementptr    ) [ 0111]
buf_3_addr              (getelementptr    ) [ 0111]
buf_4_addr              (getelementptr    ) [ 0111]
buf_5_addr              (getelementptr    ) [ 0111]
buf_6_addr              (getelementptr    ) [ 0111]
buf_7_addr              (getelementptr    ) [ 0111]
buf_8_addr              (getelementptr    ) [ 0111]
buf_9_addr              (getelementptr    ) [ 0111]
buf_10_addr             (getelementptr    ) [ 0111]
buf_11_addr             (getelementptr    ) [ 0111]
acc_addr                (getelementptr    ) [ 0110]
switch_ln156            (switch           ) [ 0000]
store_ln157             (store            ) [ 0000]
store_ln153             (store            ) [ 0000]
br_ln153                (br               ) [ 0000]
buf_load                (load             ) [ 0000]
buf_1_load              (load             ) [ 0000]
buf_2_load              (load             ) [ 0000]
buf_3_load              (load             ) [ 0000]
buf_4_load              (load             ) [ 0000]
buf_5_load              (load             ) [ 0000]
buf_6_load              (load             ) [ 0000]
buf_7_load              (load             ) [ 0000]
buf_8_load              (load             ) [ 0000]
buf_9_load              (load             ) [ 0000]
buf_10_load             (load             ) [ 0000]
buf_11_load             (load             ) [ 0000]
tmp_2                   (sparsemux        ) [ 0101]
acc_load                (load             ) [ 0101]
specpipeline_ln154      (specpipeline     ) [ 0000]
speclooptripcount_ln153 (speclooptripcount) [ 0000]
specloopname_ln153      (specloopname     ) [ 0000]
icmp_ln156              (icmp             ) [ 0000]
select_ln156            (select           ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
store_ln156             (store            ) [ 0000]
br_ln156                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="empty">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="acc">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.12i32.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="ch_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buf_1_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buf_2_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="buf_3_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="buf_4_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="buf_5_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buf_6_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="buf_7_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buf_8_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_8_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="buf_9_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_9_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buf_10_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_10_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="buf_11_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_11_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2"/>
<pin id="316" dir="0" index="4" bw="5" slack="0"/>
<pin id="317" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
<pin id="319" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2"/>
<pin id="312" dir="0" index="4" bw="5" slack="0"/>
<pin id="313" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
<pin id="315" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2"/>
<pin id="308" dir="0" index="4" bw="5" slack="0"/>
<pin id="309" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="0"/>
<pin id="311" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_2_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2"/>
<pin id="304" dir="0" index="4" bw="5" slack="0"/>
<pin id="305" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
<pin id="307" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_3_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2"/>
<pin id="300" dir="0" index="4" bw="5" slack="0"/>
<pin id="301" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
<pin id="303" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_4_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2"/>
<pin id="296" dir="0" index="4" bw="5" slack="0"/>
<pin id="297" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
<pin id="299" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_5_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2"/>
<pin id="292" dir="0" index="4" bw="5" slack="0"/>
<pin id="293" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
<pin id="295" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_6_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2"/>
<pin id="288" dir="0" index="4" bw="5" slack="0"/>
<pin id="289" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
<pin id="291" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_7_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2"/>
<pin id="284" dir="0" index="4" bw="5" slack="0"/>
<pin id="285" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
<pin id="287" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_8_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2"/>
<pin id="280" dir="0" index="4" bw="5" slack="0"/>
<pin id="281" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
<pin id="283" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_9_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2"/>
<pin id="276" dir="0" index="4" bw="5" slack="0"/>
<pin id="277" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
<pin id="279" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_10_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2"/>
<pin id="320" dir="0" index="4" bw="5" slack="0"/>
<pin id="321" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
<pin id="323" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_11_load/1 store_ln156/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="acc_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="0"/>
<pin id="270" dir="0" index="4" bw="5" slack="0"/>
<pin id="271" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="273" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_load/1 store_ln157/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln153_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="ch_2_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln153_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln153_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln153_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln153_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="0" index="3" bw="1" slack="0"/>
<pin id="371" dir="0" index="4" bw="32" slack="0"/>
<pin id="372" dir="0" index="5" bw="3" slack="0"/>
<pin id="373" dir="0" index="6" bw="32" slack="0"/>
<pin id="374" dir="0" index="7" bw="3" slack="0"/>
<pin id="375" dir="0" index="8" bw="32" slack="0"/>
<pin id="376" dir="0" index="9" bw="4" slack="0"/>
<pin id="377" dir="0" index="10" bw="32" slack="0"/>
<pin id="378" dir="0" index="11" bw="4" slack="0"/>
<pin id="379" dir="0" index="12" bw="32" slack="0"/>
<pin id="380" dir="0" index="13" bw="4" slack="0"/>
<pin id="381" dir="0" index="14" bw="32" slack="0"/>
<pin id="382" dir="0" index="15" bw="4" slack="0"/>
<pin id="383" dir="0" index="16" bw="32" slack="0"/>
<pin id="384" dir="0" index="17" bw="4" slack="0"/>
<pin id="385" dir="0" index="18" bw="32" slack="0"/>
<pin id="386" dir="0" index="19" bw="4" slack="0"/>
<pin id="387" dir="0" index="20" bw="32" slack="0"/>
<pin id="388" dir="0" index="21" bw="4" slack="0"/>
<pin id="389" dir="0" index="22" bw="32" slack="0"/>
<pin id="390" dir="0" index="23" bw="4" slack="0"/>
<pin id="391" dir="0" index="24" bw="32" slack="0"/>
<pin id="392" dir="0" index="25" bw="1" slack="0"/>
<pin id="393" dir="0" index="26" bw="4" slack="1"/>
<pin id="394" dir="1" index="27" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln156_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln156_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="0" index="2" bw="32" slack="1"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln156/3 "/>
</bind>
</comp>

<comp id="443" class="1005" name="ch_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="455" class="1005" name="icmp_ln153_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="459" class="1005" name="buf_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="1"/>
<pin id="461" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="buf_1_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="1"/>
<pin id="467" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="buf_2_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="1"/>
<pin id="473" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="buf_3_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="1"/>
<pin id="479" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_3_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="buf_4_addr_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="1"/>
<pin id="485" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_4_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="buf_5_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="1"/>
<pin id="491" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_5_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="buf_6_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="1"/>
<pin id="497" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_6_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="buf_7_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="1"/>
<pin id="503" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_7_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="buf_8_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="1"/>
<pin id="509" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_8_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="buf_9_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="1"/>
<pin id="515" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_9_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="buf_10_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="1"/>
<pin id="521" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_10_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="buf_11_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="1"/>
<pin id="527" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_11_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="acc_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="1"/>
<pin id="533" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="acc_load_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="102" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="109" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="116" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="123" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="130" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="137" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="144" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="151" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="158" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="165" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="172" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="179" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="274"><net_src comp="258" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="265" pin=4"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="329" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="329" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="355"><net_src comp="344" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="356"><net_src comp="344" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="357"><net_src comp="344" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="358"><net_src comp="344" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="359"><net_src comp="344" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="360"><net_src comp="344" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="365"><net_src comp="338" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="397"><net_src comp="186" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="399"><net_src comp="192" pin="3"/><net_sink comp="366" pin=4"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="366" pin=5"/></net>

<net id="401"><net_src comp="198" pin="3"/><net_sink comp="366" pin=6"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="366" pin=7"/></net>

<net id="403"><net_src comp="204" pin="3"/><net_sink comp="366" pin=8"/></net>

<net id="404"><net_src comp="56" pin="0"/><net_sink comp="366" pin=9"/></net>

<net id="405"><net_src comp="210" pin="3"/><net_sink comp="366" pin=10"/></net>

<net id="406"><net_src comp="58" pin="0"/><net_sink comp="366" pin=11"/></net>

<net id="407"><net_src comp="216" pin="3"/><net_sink comp="366" pin=12"/></net>

<net id="408"><net_src comp="60" pin="0"/><net_sink comp="366" pin=13"/></net>

<net id="409"><net_src comp="222" pin="3"/><net_sink comp="366" pin=14"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="366" pin=15"/></net>

<net id="411"><net_src comp="228" pin="3"/><net_sink comp="366" pin=16"/></net>

<net id="412"><net_src comp="64" pin="0"/><net_sink comp="366" pin=17"/></net>

<net id="413"><net_src comp="234" pin="3"/><net_sink comp="366" pin=18"/></net>

<net id="414"><net_src comp="66" pin="0"/><net_sink comp="366" pin=19"/></net>

<net id="415"><net_src comp="240" pin="3"/><net_sink comp="366" pin=20"/></net>

<net id="416"><net_src comp="68" pin="0"/><net_sink comp="366" pin=21"/></net>

<net id="417"><net_src comp="246" pin="3"/><net_sink comp="366" pin=22"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="366" pin=23"/></net>

<net id="419"><net_src comp="252" pin="3"/><net_sink comp="366" pin=24"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="366" pin=25"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="425" pin="3"/><net_sink comp="246" pin=4"/></net>

<net id="432"><net_src comp="425" pin="3"/><net_sink comp="240" pin=4"/></net>

<net id="433"><net_src comp="425" pin="3"/><net_sink comp="234" pin=4"/></net>

<net id="434"><net_src comp="425" pin="3"/><net_sink comp="228" pin=4"/></net>

<net id="435"><net_src comp="425" pin="3"/><net_sink comp="222" pin=4"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="216" pin=4"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="210" pin=4"/></net>

<net id="438"><net_src comp="425" pin="3"/><net_sink comp="204" pin=4"/></net>

<net id="439"><net_src comp="425" pin="3"/><net_sink comp="198" pin=4"/></net>

<net id="440"><net_src comp="425" pin="3"/><net_sink comp="192" pin=4"/></net>

<net id="441"><net_src comp="425" pin="3"/><net_sink comp="186" pin=4"/></net>

<net id="442"><net_src comp="425" pin="3"/><net_sink comp="252" pin=4"/></net>

<net id="446"><net_src comp="92" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="453"><net_src comp="96" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="366" pin=26"/></net>

<net id="458"><net_src comp="332" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="102" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="468"><net_src comp="109" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="474"><net_src comp="116" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="480"><net_src comp="123" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="486"><net_src comp="130" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="492"><net_src comp="137" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="498"><net_src comp="144" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="504"><net_src comp="151" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="510"><net_src comp="158" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="516"><net_src comp="165" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="522"><net_src comp="172" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="528"><net_src comp="179" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="534"><net_src comp="258" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="539"><net_src comp="366" pin="27"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="545"><net_src comp="265" pin="7"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="425" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_11 | {3 }
	Port: buf_10 | {3 }
	Port: buf_9 | {3 }
	Port: buf_8 | {3 }
	Port: buf_7 | {3 }
	Port: buf_6 | {3 }
	Port: buf_5 | {3 }
	Port: buf_4 | {3 }
	Port: buf_3 | {3 }
	Port: buf_2 | {3 }
	Port: buf_1 | {3 }
	Port: buf_r | {3 }
	Port: acc | {1 }
 - Input state : 
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_11 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_10 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_9 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_8 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_7 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_6 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_5 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_4 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_3 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_2 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_1 | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : buf_r | {1 2 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : empty | {1 }
	Port: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 : acc | {1 2 }
  - Chain level:
	State 1
		store_ln153 : 1
		ch_2 : 1
		icmp_ln153 : 2
		add_ln153 : 2
		br_ln153 : 3
		zext_ln153 : 2
		buf_addr : 3
		buf_1_addr : 3
		buf_2_addr : 3
		buf_3_addr : 3
		buf_4_addr : 3
		buf_5_addr : 3
		buf_6_addr : 3
		buf_7_addr : 3
		buf_8_addr : 3
		buf_9_addr : 3
		buf_10_addr : 3
		buf_11_addr : 3
		buf_load : 4
		buf_1_load : 4
		buf_2_load : 4
		buf_3_load : 4
		buf_4_load : 4
		buf_5_load : 4
		buf_6_load : 4
		buf_7_load : 4
		buf_8_load : 4
		buf_9_load : 4
		buf_10_load : 4
		buf_11_load : 4
		acc_addr : 3
		acc_load : 4
		store_ln157 : 4
		store_ln153 : 3
	State 2
		tmp_2 : 1
	State 3
		select_ln156 : 1
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
| sparsemux|     tmp_2_fu_366    |    0    |    65   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln153_fu_332  |    0    |    13   |
|          |  icmp_ln156_fu_421  |    0    |    39   |
|----------|---------------------|---------|---------|
|  select  | select_ln156_fu_425 |    0    |    32   |
|----------|---------------------|---------|---------|
|    add   |   add_ln153_fu_338  |    0    |    13   |
|----------|---------------------|---------|---------|
|   read   |    tmp_read_fu_96   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln153_fu_344  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   162   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  acc_addr_reg_531 |    5   |
|  acc_load_reg_542 |   32   |
|buf_10_addr_reg_519|    5   |
|buf_11_addr_reg_525|    5   |
| buf_1_addr_reg_465|    5   |
| buf_2_addr_reg_471|    5   |
| buf_3_addr_reg_477|    5   |
| buf_4_addr_reg_483|    5   |
| buf_5_addr_reg_489|    5   |
| buf_6_addr_reg_495|    5   |
| buf_7_addr_reg_501|    5   |
| buf_8_addr_reg_507|    5   |
| buf_9_addr_reg_513|    5   |
|  buf_addr_reg_459 |    5   |
|     ch_reg_443    |    5   |
| icmp_ln153_reg_455|    1   |
|   tmp_2_reg_536   |   32   |
|    tmp_reg_450    |    4   |
+-------------------+--------+
|       Total       |   139  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_186 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_192 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_198 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_204 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_210 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_228 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_234 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_246 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_252 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_265 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  20.644 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   162  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   20   |    -   |   117  |
|  Register |    -   |   139  |    -   |
+-----------+--------+--------+--------+
|   Total   |   20   |   139  |   279  |
+-----------+--------+--------+--------+
