<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20191209150836718?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20191209150836718/?><?path2project?><?path2project-uri ./?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="CPUComplexd1e1862" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  pcie-lanes)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                              a(props   revision )                            a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\CPUComplexd1e1862.xml" xtrc="topic:1;2:111">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\CPUComplexd1e1862.xml" xtrc="title:1;3:11">CPU Complex</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\CPUComplexd1e1862.xml" xtrc="body:1;4:10">
         

         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\CPUComplexd1e1862.xml" xtrc="p:1;7:13">The CPU complex has two identical Synopsys ARC® EM11D<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\CPUComplexd1e1862.xml" xtrc="sup:1;7:71">1</sup> digital signal processor (DSP) cores. The only difference between the two cores is the size of the data closely coupled memory (DCCM) static random access memory (SRAM). Core 0 has a total of 56 KB of usable DCCM SRAM while core 1 has a total of
152 KB of usable DCCM SRAM.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\CPUComplexd1e1862.xml" xtrc="p:2;9:13">The ARC-EM11D DSP is optimized for use in low-power embedded applications where DSP performance and low power consumption are required. Typical always-on applications such as those in the Internet of Things (IoT) market need this combination of features to enable optimum device performance and extended battery life. The ARC-EM11D has a 16 KB, two-way instruction cache. It also supports multibanked memories (called XY) to vastly improve multiply and accumulate (MAC)/cycle performance and lower energy consumption, with support for two 16×16 MAC/cycle or one 32×32 MAC/cycle.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\CPUComplexd1e1862.xml" xtrc="p:3;10:13">
            <sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\CPUComplexd1e1862.xml" xtrc="sup:2;11:18">1</sup> ARC is a registered trademark of Synopsys.</p>
         

      </body>
</topic>