set_global_assignment -name VERILOG_FILE  [file join $::quartus(qip_path) defs.v]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) deca_top.vhd]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) ../common/pll.qip]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) ../common/pllvideo.qip]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "../../rtl/KFPC-XT/HDL/KFSDRAM/HDL/KFSDRAM.sv"]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) ../DeMiSTify/Board/deca/audio/audio_i2s.vhd]

