{"related:qb6JUoLPqrQJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5":[{"title":"A 5-GHz mesh interconnect for a teraflops processor","url":"https://ieeexplore.ieee.org/abstract/document/4378783/","authors":["Y Hoskote","Y Hoskote S Vangal","Y Hoskote S Vangal A Singh","Y Hoskote S Vangal A Singh N Borkar","Y Hoskote S Vangal A Singh N Borkar S Borkar"],"year":2007,"numCitations":732,"citationUrl":"http://scholar.google.com/scholar?cites=13018445831505297065&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:qb6JUoLPqrQJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13018445831505297065&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org","p":1,"exp":1596897540052},{"title":"A case for bufferless routing in on-chip networks","url":"https://dl.acm.org/doi/abs/10.1145/1555754.1555781","authors":["T Moscibroda","T Moscibroda O Mutlu"],"year":2009,"numCitations":444,"pdf":"https://www.ece.cmu.edu/~omutlu/pub/bless_isca09.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12502872709036183036&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:_A0HXnwgg60J:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12502872709036183036&hl=en&as_sdt=0,5&scioq=stage+design","publication":"dl.acm.org"},{"title":"An 80-tile sub-100-w teraflops processor in 65-nm cmos","url":"https://ieeexplore.ieee.org/abstract/document/4443212/","authors":["SR Vangal","SR Vangal J Howard","SR Vangal J Howard G Ruhl","SR Vangal J Howard G Ruhl S Dighe…"],"year":2008,"numCitations":802,"pdf":"http://www.academia.edu/download/48711357/An_80-tile_sub-100-W_TeraFLOPS_processor20160909-22895-1r4xw6l.pdf","citationUrl":"http://scholar.google.com/scholar?cites=976099392311804927&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:_0M4yDnNiw0J:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=976099392311804927&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"On-chip interconnection architecture of the tile processor","url":"https://ieeexplore.ieee.org/abstract/document/4378780/","authors":["D Wentzlaff","D Wentzlaff P Griffin","D Wentzlaff P Griffin H Hoffmann","D Wentzlaff P Griffin H Hoffmann L Bao…"],"year":2007,"numCitations":980,"pdf":"https://www.researchgate.net/profile/Matthew_Mattina/publication/3216445_On-Chip_Interconnection_Architecture_of_the_Tile_Processor/links/53e4dcf00cf21cc29fc93248.pdf","citationUrl":"http://scholar.google.com/scholar?cites=16806337371570222428&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:XLXQr8saPOkJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16806337371570222428&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Express virtual channels: Towards the ideal interconnection fabric","url":"https://dl.acm.org/doi/abs/10.1145/1273440.1250681","authors":["A Kumar","A Kumar LS Peh","A Kumar LS Peh P Kundu","A Kumar LS Peh P Kundu NK Jha"],"year":2007,"numCitations":454,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.76.4686&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15504519310784866568&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:CCmErCoeK9cJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15504519310784866568&hl=en&as_sdt=0,5&scioq=stage+design","publication":"dl.acm.org"},{"title":"CHIPPER: A low-complexity bufferless deflection router","url":"https://ieeexplore.ieee.org/abstract/document/5749724/","authors":["C Fallin","C Fallin C Craik","C Fallin C Craik O Mutlu"],"year":2011,"numCitations":209,"pdf":"https://www.cfallin.net/pubs/tr-2010-001-chipper.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14492364109450025310&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:Xpljq184H8kJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14492364109450025310&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Research challenges for on-chip interconnection networks","url":"https://ieeexplore.ieee.org/abstract/document/4378787/","authors":["JD Owens","JD Owens WJ Dally","JD Owens WJ Dally R Ho","JD Owens WJ Dally R Ho DN Jayasimha…"],"year":2007,"numCitations":563,"pdf":"https://www.researchgate.net/profile/William_Dally2/publication/220290514_Research_Challenges_for_On-Chip_Interconnection_Networks/links/0f31753bdaef59d1e8000000.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15223585794192700767&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:X_WJLp8KRdMJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15223585794192700767&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Nord: Node-router decoupling for effective power-gating of on-chip routers","url":"https://ieeexplore.ieee.org/abstract/document/6493626/","authors":["L Chen","L Chen TM Pinkston"],"year":2012,"numCitations":151,"pdf":"https://resource.hpisys.com/seminar-papers/2014/paper/20140404_MICRO2012_NoRD%20Node-Router%20Decoupling%20for%20Effective%20Power-gating%20of%20On-Chip%20Routers.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14297292602368686402&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:QnkBHt8vasYJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14297292602368686402&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","url":"https://ieeexplore.ieee.org/abstract/document/5090700/","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh…"],"year":2009,"numCitations":904,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/60547/Peh_ORION%202.0.pdf?sequence=1&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=13432918967794416029&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:nTn-a6FQa7oJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13432918967794416029&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Design tradeoffs for tiled CMP on-chip networks","url":"https://dl.acm.org/doi/abs/10.1145/2591635.2667187","authors":["J Balfour","J Balfour WJ Dally"],"year":2006,"numCitations":644,"pdf":"https://people.eecs.berkeley.edu/~kubitron/cs258/handouts/papers/jbalfour_ICS.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11664222014782082481&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:sY1gbB-k36EJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11664222014782082481&hl=en&as_sdt=0,5&scioq=stage+design","publication":"dl.acm.org"}]}