set_max_delay 30 -rise_through [get_ports clk1] -to core_clock -rise_to pin2 -probe -reset_path
