{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615914104654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615914104661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 17 02:01:44 2021 " "Processing started: Wed Mar 17 02:01:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615914104661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914104661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_3 -c cpu_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_3 -c cpu_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914104661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615914105255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615914105255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu15_mega_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu15_mega_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu15_mega_ram-RTL " "Found design unit 1: cpu15_mega_ram-RTL" {  } { { "cpu15_mega_ram.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112950 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu15_mega_ram " "Found entity 1: cpu15_mega_ram" {  } { { "cpu15_mega_ram.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mega_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mega_ram-RTL " "Found design unit 1: mega_ram-RTL" {  } { { "mega_ram.vhd" "" { Text "E:/fpga_workspace/cpu_3/mega_ram.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112954 ""} { "Info" "ISGN_ENTITY_NAME" "1 mega_ram " "Found entity 1: mega_ram" {  } { { "mega_ram.vhd" "" { Text "E:/fpga_workspace/cpu_3/mega_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_rom-SYN " "Found design unit 1: fetch_rom-SYN" {  } { { "fetch_rom.vhd" "" { Text "E:/fpga_workspace/cpu_3/fetch_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112957 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_rom " "Found entity 1: fetch_rom" {  } { { "fetch_rom.vhd" "" { Text "E:/fpga_workspace/cpu_3/fetch_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_decoder-RTL " "Found design unit 1: segment_decoder-RTL" {  } { { "segment_decoder.vhd" "" { Text "E:/fpga_workspace/cpu_3/segment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112961 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder " "Found entity 1: segment_decoder" {  } { { "segment_decoder.vhd" "" { Text "E:/fpga_workspace/cpu_3/segment_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_wb-RTL " "Found design unit 1: reg_wb-RTL" {  } { { "reg_wb.vhd" "" { Text "E:/fpga_workspace/cpu_3/reg_wb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112964 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_wb " "Found entity 1: reg_wb" {  } { { "reg_wb.vhd" "" { Text "E:/fpga_workspace/cpu_3/reg_wb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_dc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_dc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_dc-RTL " "Found design unit 1: reg_dc-RTL" {  } { { "reg_dc.vhd" "" { Text "E:/fpga_workspace/cpu_3/reg_dc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112968 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_dc " "Found entity 1: reg_dc" {  } { { "reg_dc.vhd" "" { Text "E:/fpga_workspace/cpu_3/reg_dc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec-RTL " "Found design unit 1: exec-RTL" {  } { { "exec.vhd" "" { Text "E:/fpga_workspace/cpu_3/exec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112971 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec " "Found entity 1: exec" {  } { { "exec.vhd" "" { Text "E:/fpga_workspace/cpu_3/exec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-RTL " "Found design unit 1: decode-RTL" {  } { { "decode.vhd" "" { Text "E:/fpga_workspace/cpu_3/decode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112975 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "E:/fpga_workspace/cpu_3/decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_dec_slow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_dec_slow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_dec_slow-RTL " "Found design unit 1: cpu_dec_slow-RTL" {  } { { "cpu_dec_slow.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112978 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_dec_slow " "Found entity 1: cpu_dec_slow" {  } { { "cpu_dec_slow.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_dec-RTL " "Found design unit 1: cpu_dec-RTL" {  } { { "cpu_dec.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112981 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_dec " "Found entity 1: cpu_dec" {  } { { "cpu_dec.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gen-RTL " "Found design unit 1: clk_gen-RTL" {  } { { "clk_gen.vhd" "" { Text "E:/fpga_workspace/cpu_3/clk_gen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112985 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.vhd" "" { Text "E:/fpga_workspace/cpu_3/clk_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_down-RTL " "Found design unit 1: clk_down-RTL" {  } { { "clk_down.vhd" "" { Text "E:/fpga_workspace/cpu_3/clk_down.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112988 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_down " "Found entity 1: clk_down" {  } { { "clk_down.vhd" "" { Text "E:/fpga_workspace/cpu_3/clk_down.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_dec10000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_dec10000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_dec10000-RTL " "Found design unit 1: bin_dec10000-RTL" {  } { { "bin_dec10000.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec10000.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112991 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_dec10000 " "Found entity 1: bin_dec10000" {  } { { "bin_dec10000.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec10000.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_dec1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_dec1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_dec1000-RTL " "Found design unit 1: bin_dec1000-RTL" {  } { { "bin_dec1000.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec1000.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112994 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_dec1000 " "Found entity 1: bin_dec1000" {  } { { "bin_dec1000.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec1000.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_dec100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_dec100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_dec100-RTL " "Found design unit 1: bin_dec100-RTL" {  } { { "bin_dec100.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec100.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112998 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_dec100 " "Found entity 1: bin_dec100" {  } { { "bin_dec100.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec100.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914112998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914112998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_dec10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_dec10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_dec10-RTL " "Found design unit 1: bin_dec10-RTL" {  } { { "bin_dec10.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec10.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914113001 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_dec10 " "Found entity 1: bin_dec10" {  } { { "bin_dec10.vhd" "" { Text "E:/fpga_workspace/cpu_3/bin_dec10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914113001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914113001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_init-SYN " "Found design unit 1: ram_init-SYN" {  } { { "ram_init.vhd" "" { Text "E:/fpga_workspace/cpu_3/ram_init.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914113004 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_init " "Found entity 1: ram_init" {  } { { "ram_init.vhd" "" { Text "E:/fpga_workspace/cpu_3/ram_init.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914113004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914113004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_dec_slow " "Elaborating entity \"cpu_dec_slow\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615914113131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_down clk_down:C1 " "Elaborating entity \"clk_down\" for hierarchy \"clk_down:C1\"" {  } { { "cpu_dec_slow.vhd" "C1" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dec cpu_dec:C2 " "Elaborating entity \"cpu_dec\" for hierarchy \"cpu_dec:C2\"" {  } { { "cpu_dec_slow.vhd" "C2" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu15_mega_ram cpu_dec:C2\|cpu15_mega_ram:C1 " "Elaborating entity \"cpu15_mega_ram\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\"" {  } { { "cpu_dec.vhd" "C1" { Text "E:/fpga_workspace/cpu_3/cpu_dec.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113136 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N_REG_B cpu15_mega_ram.vhd(156) " "Verilog HDL or VHDL warning at cpu15_mega_ram.vhd(156): object \"N_REG_B\" assigned a value but never read" {  } { { "cpu15_mega_ram.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615914113137 "|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen cpu_dec:C2\|cpu15_mega_ram:C1\|clk_gen:C1 " "Elaborating entity \"clk_gen\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|clk_gen:C1\"" {  } { { "cpu15_mega_ram.vhd" "C1" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_rom cpu_dec:C2\|cpu15_mega_ram:C1\|fetch_rom:C2 " "Elaborating entity \"fetch_rom\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|fetch_rom:C2\"" {  } { { "cpu15_mega_ram.vhd" "C2" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_dec:C2\|cpu15_mega_ram:C1\|fetch_rom:C2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|fetch_rom:C2\|altsyncram:altsyncram_component\"" {  } { { "fetch_rom.vhd" "altsyncram_component" { Text "E:/fpga_workspace/cpu_3/fetch_rom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_dec:C2\|cpu15_mega_ram:C1\|fetch_rom:C2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu_dec:C2\|cpu15_mega_ram:C1\|fetch_rom:C2\|altsyncram:altsyncram_component\"" {  } { { "fetch_rom.vhd" "" { Text "E:/fpga_workspace/cpu_3/fetch_rom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_dec:C2\|cpu15_mega_ram:C1\|fetch_rom:C2\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu_dec:C2\|cpu15_mega_ram:C1\|fetch_rom:C2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu15.mif " "Parameter \"init_file\" = \"cpu15.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113232 ""}  } { { "fetch_rom.vhd" "" { Text "E:/fpga_workspace/cpu_3/fetch_rom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615914113232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ku14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ku14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ku14 " "Found entity 1: altsyncram_ku14" {  } { { "db/altsyncram_ku14.tdf" "" { Text "E:/fpga_workspace/cpu_3/db/altsyncram_ku14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914113276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914113276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ku14 cpu_dec:C2\|cpu15_mega_ram:C1\|fetch_rom:C2\|altsyncram:altsyncram_component\|altsyncram_ku14:auto_generated " "Elaborating entity \"altsyncram_ku14\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|fetch_rom:C2\|altsyncram:altsyncram_component\|altsyncram_ku14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode cpu_dec:C2\|cpu15_mega_ram:C1\|decode:C3 " "Elaborating entity \"decode\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|decode:C3\"" {  } { { "cpu15_mega_ram.vhd" "C3" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dc cpu_dec:C2\|cpu15_mega_ram:C1\|reg_dc:C4 " "Elaborating entity \"reg_dc\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|reg_dc:C4\"" {  } { { "cpu15_mega_ram.vhd" "C4" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec cpu_dec:C2\|cpu15_mega_ram:C1\|exec:C6 " "Elaborating entity \"exec\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|exec:C6\"" {  } { { "cpu15_mega_ram.vhd" "C6" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_wb cpu_dec:C2\|cpu15_mega_ram:C1\|reg_wb:C7 " "Elaborating entity \"reg_wb\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|reg_wb:C7\"" {  } { { "cpu15_mega_ram.vhd" "C7" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mega_ram cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8 " "Elaborating entity \"mega_ram\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\"" {  } { { "cpu15_mega_ram.vhd" "C8" { Text "E:/fpga_workspace/cpu_3/cpu15_mega_ram.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_init cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\|ram_init:C1 " "Elaborating entity \"ram_init\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\|ram_init:C1\"" {  } { { "mega_ram.vhd" "C1" { Text "E:/fpga_workspace/cpu_3/mega_ram.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\|ram_init:C1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\|ram_init:C1\|altsyncram:altsyncram_component\"" {  } { { "ram_init.vhd" "altsyncram_component" { Text "E:/fpga_workspace/cpu_3/ram_init.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\|ram_init:C1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\|ram_init:C1\|altsyncram:altsyncram_component\"" {  } { { "ram_init.vhd" "" { Text "E:/fpga_workspace/cpu_3/ram_init.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\|ram_init:C1\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\|ram_init:C1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615914113331 ""}  } { { "ram_init.vhd" "" { Text "E:/fpga_workspace/cpu_3/ram_init.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615914113331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a504 " "Found entity 1: altsyncram_a504" {  } { { "db/altsyncram_a504.tdf" "" { Text "E:/fpga_workspace/cpu_3/db/altsyncram_a504.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615914113374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914113374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a504 cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\|ram_init:C1\|altsyncram:altsyncram_component\|altsyncram_a504:auto_generated " "Elaborating entity \"altsyncram_a504\" for hierarchy \"cpu_dec:C2\|cpu15_mega_ram:C1\|mega_ram:C8\|ram_init:C1\|altsyncram:altsyncram_component\|altsyncram_a504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_dec10000 cpu_dec:C2\|bin_dec10000:C2 " "Elaborating entity \"bin_dec10000\" for hierarchy \"cpu_dec:C2\|bin_dec10000:C2\"" {  } { { "cpu_dec.vhd" "C2" { Text "E:/fpga_workspace/cpu_3/cpu_dec.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_dec1000 cpu_dec:C2\|bin_dec1000:C3 " "Elaborating entity \"bin_dec1000\" for hierarchy \"cpu_dec:C2\|bin_dec1000:C3\"" {  } { { "cpu_dec.vhd" "C3" { Text "E:/fpga_workspace/cpu_3/cpu_dec.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_dec100 cpu_dec:C2\|bin_dec100:C4 " "Elaborating entity \"bin_dec100\" for hierarchy \"cpu_dec:C2\|bin_dec100:C4\"" {  } { { "cpu_dec.vhd" "C4" { Text "E:/fpga_workspace/cpu_3/cpu_dec.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_dec10 cpu_dec:C2\|bin_dec10:C5 " "Elaborating entity \"bin_dec10\" for hierarchy \"cpu_dec:C2\|bin_dec10:C5\"" {  } { { "cpu_dec.vhd" "C5" { Text "E:/fpga_workspace/cpu_3/cpu_dec.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_decoder cpu_dec:C2\|segment_decoder:C6 " "Elaborating entity \"segment_decoder\" for hierarchy \"cpu_dec:C2\|segment_decoder:C6\"" {  } { { "cpu_dec.vhd" "C6" { Text "E:/fpga_workspace/cpu_3/cpu_dec.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914113388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615914114670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615914115247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615914115247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO65_IN\[10\] " "No output dependent on input pin \"IO65_IN\[10\]\"" {  } { { "cpu_dec_slow.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615914115320 "|cpu_dec_slow|IO65_IN[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO65_IN\[11\] " "No output dependent on input pin \"IO65_IN\[11\]\"" {  } { { "cpu_dec_slow.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615914115320 "|cpu_dec_slow|IO65_IN[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO65_IN\[12\] " "No output dependent on input pin \"IO65_IN\[12\]\"" {  } { { "cpu_dec_slow.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615914115320 "|cpu_dec_slow|IO65_IN[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO65_IN\[13\] " "No output dependent on input pin \"IO65_IN\[13\]\"" {  } { { "cpu_dec_slow.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615914115320 "|cpu_dec_slow|IO65_IN[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO65_IN\[14\] " "No output dependent on input pin \"IO65_IN\[14\]\"" {  } { { "cpu_dec_slow.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615914115320 "|cpu_dec_slow|IO65_IN[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO65_IN\[15\] " "No output dependent on input pin \"IO65_IN\[15\]\"" {  } { { "cpu_dec_slow.vhd" "" { Text "E:/fpga_workspace/cpu_3/cpu_dec_slow.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615914115320 "|cpu_dec_slow|IO65_IN[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615914115320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "864 " "Implemented 864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615914115322 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615914115322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "764 " "Implemented 764 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615914115322 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615914115322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615914115322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615914115337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 17 02:01:55 2021 " "Processing ended: Wed Mar 17 02:01:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615914115337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615914115337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615914115337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615914115337 ""}
