
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.56

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.10 source latency state[0]$_DFF_P_/CK ^
  -0.10 target latency wb_adr_o[31]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_cyc_o$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.70    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     7   10.92    0.01    0.04    0.10 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.01    0.00    0.10 ^ state[3]$_DFF_P_/CK (DFF_X2)
     4    9.02    0.02    0.09    0.19 ^ state[3]$_DFF_P_/QN (DFF_X2)
                                         _004_ (net)
                  0.02    0.00    0.19 ^ _712_/B1 (AOI221_X2)
     1    1.88    0.01    0.02    0.21 v _712_/ZN (AOI221_X2)
                                         _076_ (net)
                  0.01    0.00    0.21 v wb_cyc_o$_SDFF_PN0_/D (DFF_X1)
                                  0.21   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.70    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_12_0_clk/A (CLKBUF_X3)
     7   11.22    0.01    0.04    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk (net)
                  0.01    0.00    0.10 ^ wb_cyc_o$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.00    0.10   library hold time
                                  0.10   data required time
-----------------------------------------------------------------------------
                                  0.10   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wb_we_o$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_we_o (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.70    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_12_0_clk/A (CLKBUF_X3)
     7   11.22    0.01    0.04    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk (net)
                  0.01    0.00    0.10 ^ wb_we_o$_SDFFE_PN0P_/CK (DFF_X2)
     5    9.96    0.02    0.13    0.22 ^ wb_we_o$_SDFFE_PN0P_/Q (DFF_X2)
                                         net243 (net)
                  0.02    0.00    0.22 ^ output243/A (BUF_X1)
     1    0.44    0.00    0.02    0.24 ^ output243/Z (BUF_X1)
                                         wb_we_o (net)
                  0.00    0.00    0.24 ^ wb_we_o (out)
                                  0.24   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wb_we_o$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_we_o (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.70    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_12_0_clk/A (CLKBUF_X3)
     7   11.22    0.01    0.04    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk (net)
                  0.01    0.00    0.10 ^ wb_we_o$_SDFFE_PN0P_/CK (DFF_X2)
     5    9.96    0.02    0.13    0.22 ^ wb_we_o$_SDFFE_PN0P_/Q (DFF_X2)
                                         net243 (net)
                  0.02    0.00    0.22 ^ output243/A (BUF_X1)
     1    0.44    0.00    0.02    0.24 ^ output243/Z (BUF_X1)
                                         wb_we_o (net)
                  0.00    0.00    0.24 ^ wb_we_o (out)
                                  0.24   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1515163779258728

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7632

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.236395835876465

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8861

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: retry_count[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ state[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.19 ^ state[1]$_DFF_P_/Q (DFF_X1)
   0.03    0.22 ^ _464_/Z (BUF_X4)
   0.03    0.25 ^ _466_/ZN (OR2_X1)
   0.03    0.27 ^ _467_/Z (BUF_X4)
   0.03    0.31 v _497_/ZN (NAND3_X2)
   0.08    0.39 v _598_/ZN (OR3_X1)
   0.03    0.42 ^ _599_/ZN (AOI21_X1)
   0.00    0.42 ^ retry_count[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.42   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.10 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
   0.00    1.10 ^ retry_count[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.10   clock reconvergence pessimism
  -0.03    1.06   library setup time
           1.06   data required time
---------------------------------------------------------
           1.06   data required time
          -0.42   data arrival time
---------------------------------------------------------
           0.64   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_cyc_o$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.10 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ state[3]$_DFF_P_/CK (DFF_X2)
   0.09    0.19 ^ state[3]$_DFF_P_/QN (DFF_X2)
   0.02    0.21 v _712_/ZN (AOI221_X2)
   0.00    0.21 v wb_cyc_o$_SDFF_PN0_/D (DFF_X1)
           0.21   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ wb_cyc_o$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.10   clock reconvergence pessimism
   0.00    0.10   library hold time
           0.10   data required time
---------------------------------------------------------
           0.10   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0982

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0977

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.2447

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5553

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
226.930936

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.69e-04   2.02e-05   8.91e-06   7.98e-04  49.0%
Combinational          2.08e-04   1.04e-04   1.66e-05   3.29e-04  20.2%
Clock                  2.31e-04   2.70e-04   9.15e-07   5.02e-04  30.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-03   3.95e-04   2.65e-05   1.63e-03 100.0%
                          74.2%      24.2%       1.6%
