# 0 "arch/arm64/boot/dts/qcom/ipq5332-mi01.2.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/ipq5332-mi01.2.dts"







/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/ipq5332.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,apss-ipq.h" 1
# 9 "arch/arm64/boot/dts/qcom/ipq5332.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,ipq5332-gcc.h" 1
# 10 "arch/arm64/boot/dts/qcom/ipq5332.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/qcom/ipq5332.dtsi" 2

/ {
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  xo_board: xo-board-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   clocks = <&apcs_glb 1>;
   operating-points-v2 = <&cpu_opp_table>;
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   clocks = <&apcs_glb 1>;
   operating-points-v2 = <&cpu_opp_table>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   clocks = <&apcs_glb 1>;
   operating-points-v2 = <&cpu_opp_table>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   clocks = <&apcs_glb 1>;
   operating-points-v2 = <&cpu_opp_table>;
  };

  L2_0: l2-cache {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-ipq5332", "qcom,scm";
   qcom,dload-mode = <&tcsr 0x6100>;
  };
 };

 memory@40000000 {
  device_type = "memory";

  reg = <0x0 0x40000000 0x0 0x0>;
 };

 cpu_opp_table: opp-table-cpu {
  compatible = "operating-points-v2";
  opp-shared;

  opp-1488000000 {
   opp-hz = /bits/ 64 <1488000000>;
   clock-latency-ns = <200000>;
  };
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  tz_mem: tz@4a600000 {
   reg = <0x0 0x4a600000 0x0 0x200000>;
   no-map;
  };

  smem@4a800000 {
   compatible = "qcom,smem";
   reg = <0x0 0x4a800000 0x0 0x00100000>;
   no-map;

   hwlocks = <&tcsr_mutex 0>;
  };
 };

 soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;

  rng: rng@e3000 {
   compatible = "qcom,prng-ee";
   reg = <0x000e3000 0x1000>;
   clocks = <&gcc 89>;
   clock-names = "core";
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq5332-tlmm";
   reg = <0x01000000 0x300000>;
   interrupts = <0 249 4>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&tlmm 0 0 53>;
   interrupt-controller;
   #interrupt-cells = <2>;

   serial_0_pins: serial0-state {
    pins = "gpio18", "gpio19";
    function = "blsp0_uart0";
    drive-strength = <8>;
    bias-pull-up;
   };
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,ipq5332-gcc";
   reg = <0x01800000 0x80000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clocks = <&xo_board>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01905000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,tcsr-ipq5332", "syscon";
   reg = <0x01937000 0x21000>;
  };

  sdhc: mmc@7804000 {
   compatible = "qcom,ipq5332-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x07804000 0x1000>, <0x07805000 0x1000>;

   interrupts = <0 313 4>,
         <0 316 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 113>,
     <&gcc 114>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   status = "disabled";
  };

  blsp_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x1d000>;
   interrupts = <0 289 4>;
   clocks = <&gcc 10>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  blsp1_uart0: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 290 4>;
   clocks = <&gcc 21>,
     <&gcc 10>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_spi0: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b5000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 292 4>;
   clocks = <&gcc 12>,
     <&gcc 10>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 4>, <&blsp_dma 5>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c1: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b6000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 293 4>;
   clocks = <&gcc 14>,
     <&gcc 10>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 6>, <&blsp_dma 7>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_spi2: spi@78b7000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b7000 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 294 4>;
   clocks = <&gcc 18>,
     <&gcc 10>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 8>, <&blsp_dma 9>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   reg = <0x0b000000 0x1000>,
         <0x0b002000 0x1000>,
         <0x0b001000 0x1000>,
         <0x0b004000 0x1000>;
   interrupts = <1 9 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x0b00c000 0x3000>;

   v2m0: v2m@0 {
    compatible = "arm,gic-v2m-frame";
    reg = <0x00000000 0xffd>;
    msi-controller;
   };

   v2m1: v2m@1000 {
    compatible = "arm,gic-v2m-frame";
    reg = <0x00001000 0xffd>;
    msi-controller;
   };

   v2m2: v2m@2000 {
    compatible = "arm,gic-v2m-frame";
    reg = <0x00002000 0xffd>;
    msi-controller;
   };
  };

  watchdog: watchdog@b017000 {
   compatible = "qcom,apss-wdt-ipq5332", "qcom,kpss-wdt";
   reg = <0x0b017000 0x1000>;
   interrupts = <0 3 1>;
   clocks = <&sleep_clk>;
   timeout-sec = <30>;
  };

  apcs_glb: mailbox@b111000 {
   compatible = "qcom,ipq5332-apcs-apps-global",
         "qcom,ipq6018-apcs-apps-global";
   reg = <0x0b111000 0x1000>;
   #clock-cells = <1>;
   clocks = <&a53pll>, <&xo_board>;
   clock-names = "pll", "xo";
   #mbox-cells = <1>;
  };

  a53pll: clock@b116000 {
   compatible = "qcom,ipq5332-a53pll";
   reg = <0x0b116000 0x40>;
   #clock-cells = <0>;
   clocks = <&xo_board>;
   clock-names = "xo";
  };

  timer@b120000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b120000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   frame@b120000 {
    reg = <0x0b121000 0x1000>,
          <0x0b122000 0x1000>;
    interrupts = <0 8 4>,
          <0 7 4>;
    frame-number = <0>;
   };

   frame@b123000 {
    reg = <0x0b123000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@b124000 {
    reg = <0x0b124000 0x1000>;
    interrupts = <0 10 4>;
    frame-number = <2>;
    status = "disabled";
   };

   frame@b125000 {
    reg = <0x0b125000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@b126000 {
    reg = <0x0b126000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@b127000 {
    reg = <0x0b127000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@b128000 {
    reg = <0x0b128000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };
};
# 11 "arch/arm64/boot/dts/qcom/ipq5332-mi01.2.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ5332 MI01.2";
 compatible = "qcom,ipq5332-ap-mi01.2", "qcom,ipq5332";

 aliases {
  serial0 = &blsp1_uart0;
 };

 chosen {
  stdout-path = "serial0";
 };
};

&blsp1_uart0 {
 pinctrl-0 = <&serial_0_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&blsp1_i2c1 {
 clock-frequency = <400000>;
 pinctrl-0 = <&i2c_1_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&sdhc {
 bus-width = <4>;
 max-frequency = <192000000>;
 mmc-ddr-1_8v;
 mmc-hs200-1_8v;
 non-removable;
 pinctrl-0 = <&sdc_default_state>;
 pinctrl-names = "default";
 status = "okay";
};

&sleep_clk {
 clock-frequency = <32000>;
};

&xo_board {
 clock-frequency = <24000000>;
};



&tlmm {
 i2c_1_pins: i2c-1-state {
  pins = "gpio29", "gpio30";
  function = "blsp1_i2c0";
  drive-strength = <8>;
  bias-pull-up;
 };

 sdc_default_state: sdc-default-state {
  clk-pins {
   pins = "gpio13";
   function = "sdc_clk";
   drive-strength = <8>;
   bias-disable;
  };

  cmd-pins {
   pins = "gpio12";
   function = "sdc_cmd";
   drive-strength = <8>;
   bias-pull-up;
  };

  data-pins {
   pins = "gpio8", "gpio9", "gpio10", "gpio11";
   function = "sdc_data";
   drive-strength = <8>;
   bias-pull-up;
  };
 };
};
