digraph "CFG for '_Z18kern_ApplyCapacityPfS_i' function" {
	label="CFG for '_Z18kern_ApplyCapacityPfS_i' function";

	Node0x4811840 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !7\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = udiv i32 %12, %9\l  %15 = mul i32 %14, %9\l  %16 = icmp ugt i32 %12, %15\l  %17 = zext i1 %16 to i32\l  %18 = add i32 %14, %17\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 16\l  %21 = bitcast i8 addrspace(4)* %20 to i32 addrspace(4)*\l  %22 = load i32, i32 addrspace(4)* %21, align 8, !tbaa !16\l  %23 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %24 = bitcast i8 addrspace(4)* %23 to i16 addrspace(4)*\l  %25 = load i16, i16 addrspace(4)* %24, align 2, !range !5, !invariant.load !6\l  %26 = zext i16 %25 to i32\l  %27 = udiv i32 %22, %26\l  %28 = mul i32 %27, %26\l  %29 = icmp ugt i32 %22, %28\l  %30 = zext i1 %29 to i32\l  %31 = add i32 %27, %30\l  %32 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %33 = mul i32 %31, %32\l  %34 = add i32 %33, %19\l  %35 = mul i32 %34, %18\l  %36 = add i32 %35, %13\l  %37 = mul i32 %36, %9\l  %38 = add i32 %37, %4\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds float, float addrspace(1)* %0, i64 %39\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !17,\l... !amdgpu.noclobber !6\l  %42 = getelementptr inbounds float, float addrspace(1)* %1, i64 %39\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !17,\l... !amdgpu.noclobber !6\l  %44 = fcmp contract olt float %41, 0.000000e+00\l  %45 = select contract i1 %44, float 0.000000e+00, float %41\l  %46 = icmp slt i32 %38, %2\l  br i1 %46, label %47, label %50\l|{<s0>T|<s1>F}}"];
	Node0x4811840:s0 -> Node0x4816f50;
	Node0x4811840:s1 -> Node0x4816fe0;
	Node0x4816f50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%47:\l47:                                               \l  %48 = fcmp contract ogt float %45, %43\l  %49 = select contract i1 %48, float %43, float %45\l  store float %49, float addrspace(1)* %40, align 4, !tbaa !17\l  br label %50\l}"];
	Node0x4816f50 -> Node0x4816fe0;
	Node0x4816fe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%50:\l50:                                               \l  ret void\l}"];
}
