// Seed: 1025353982
module module_0;
  logic id_1 = id_1;
  assign module_1.id_6 = 0;
  wire id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wand id_4,
    input uwire id_5,
    input wand id_6,
    output wand id_7,
    input wand id_8,
    output uwire id_9,
    input uwire id_10,
    output wor id_11,
    input tri id_12
    , id_18,
    input wor id_13,
    output supply0 id_14,
    input tri id_15,
    input tri id_16
);
  assign id_7 = id_2;
  module_0 modCall_1 ();
endmodule
