Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Oct 12 10:11:05 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.268        0.000                      0                 1422        0.007        0.000                      0                 1422        4.500        0.000                       0                   589  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ           4.268        0.000                      0                 1422        0.007        0.000                      0                 1422        4.500        0.000                       0                   589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        4.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 uartwishbonebridge_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.280ns (45.421%)  route 2.740ns (54.579%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=588, unplaced)       0.584     2.969    CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uartwishbonebridge_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  uartwishbonebridge_address_reg[3]/Q
                         net (fo=2, unplaced)         0.994     4.419    uartwishbonebridge_address[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     5.116 r  mem_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     5.125    mem_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.239 r  mem_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.239    mem_reg_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.353 r  mem_reg_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.353    mem_reg_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.467 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.467    basesoc_interface_adr_reg[13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  mem_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    mem_reg_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  mem_reg_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    mem_reg_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.951 r  mem_reg_i_9/O[2]
                         net (fo=6, unplaced)         0.937     6.888    p_0_in[0]
                         LUT6 (Prop_lut6_I1_O)        0.301     7.189 r  mem_reg_i_4/O
                         net (fo=4, unplaced)         0.800     7.988    p_40_out
                         RAMB36E1                                     r  mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=588, unplaced)       0.439    12.708    CLK100MHZ_IBUF_BUFG
                         RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.256    mem_reg
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  4.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl0_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl0_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=588, unplaced)       0.114     0.734    CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  xilinxmultiregimpl0_regs0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  xilinxmultiregimpl0_regs0_reg/Q
                         net (fo=1, unplaced)         0.081     0.956    xilinxmultiregimpl0_regs0
                         FDRE                                         r  xilinxmultiregimpl0_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=588, unplaced)       0.259     1.087    CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  xilinxmultiregimpl0_regs1_reg/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.070     0.949    xilinxmultiregimpl0_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                basesoc_bus_errors_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                basesoc_bus_errors_reg[29]/C



