{
  "module_name": "aw88261.h",
  "hash_id": "599e5fd739fe1a28bc231a805ae9e81a80f57e048d0d931206915ebe6abb997c",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/aw88261.h",
  "human_readable_source": "\n\n\n\n\n\n\n\n\n\n#ifndef __AW88261_H__\n#define __AW88261_H__\n\n#define AW88261_ID_REG\t\t\t(0x00)\n#define AW88261_SYSST_REG\t\t(0x01)\n#define AW88261_SYSINT_REG\t\t(0x02)\n#define AW88261_SYSINTM_REG\t\t(0x03)\n#define AW88261_SYSCTRL_REG\t\t(0x04)\n#define AW88261_SYSCTRL2_REG\t\t(0x05)\n#define AW88261_I2SCTRL1_REG\t\t(0x06)\n#define AW88261_I2SCTRL2_REG\t\t(0x07)\n#define AW88261_I2SCTRL3_REG\t\t(0x08)\n#define AW88261_DACCFG1_REG\t\t(0x09)\n#define AW88261_DACCFG2_REG\t\t(0x0A)\n#define AW88261_DACCFG3_REG\t\t(0x0B)\n#define AW88261_DACCFG4_REG\t\t(0x0C)\n#define AW88261_DACCFG5_REG\t\t(0x0D)\n#define AW88261_DACCFG6_REG\t\t(0x0E)\n#define AW88261_DACCFG7_REG\t\t(0x0F)\n#define AW88261_DACCFG8_REG\t\t(0x10)\n#define AW88261_PWMCTRL1_REG\t\t(0x11)\n#define AW88261_PWMCTRL2_REG\t\t(0x12)\n#define AW88261_I2SCFG1_REG\t\t(0x13)\n#define AW88261_DBGCTRL_REG\t\t(0x14)\n#define AW88261_DACCFG9_REG\t\t(0x15)\n#define AW88261_DACCFG10_REG\t\t(0x16)\n#define AW88261_DACST_REG\t\t(0x20)\n#define AW88261_VBAT_REG\t\t(0x21)\n#define AW88261_TEMP_REG\t\t(0x22)\n#define AW88261_PVDD_REG\t\t(0x23)\n#define AW88261_ISNDAT_REG\t\t(0x24)\n#define AW88261_VSNDAT_REG\t\t(0x25)\n#define AW88261_I2SINT_REG\t\t(0x26)\n#define AW88261_I2SCAPCNT_REG\t\t(0x27)\n#define AW88261_ANASTA1_REG\t\t(0x28)\n#define AW88261_ANASTA2_REG\t\t(0x29)\n#define AW88261_ANASTA3_REG\t\t(0x2A)\n#define AW88261_TESTDET_REG\t\t(0x2B)\n#define AW88261_DSMCFG1_REG\t\t(0x30)\n#define AW88261_DSMCFG2_REG\t\t(0x31)\n#define AW88261_DSMCFG3_REG\t\t(0x32)\n#define AW88261_DSMCFG4_REG\t\t(0x33)\n#define AW88261_DSMCFG5_REG\t\t(0x34)\n#define AW88261_DSMCFG6_REG\t\t(0x35)\n#define AW88261_DSMCFG7_REG\t\t(0x36)\n#define AW88261_DSMCFG8_REG\t\t(0x37)\n#define AW88261_TESTIN_REG\t\t(0x38)\n#define AW88261_TESTOUT_REG\t\t(0x39)\n#define AW88261_SADCCTRL1_REG\t\t(0x3A)\n#define AW88261_SADCCTRL2_REG\t\t(0x3B)\n#define AW88261_SADCCTRL3_REG\t\t(0x3C)\n#define AW88261_SADCCTRL4_REG\t\t(0x3D)\n#define AW88261_SADCCTRL5_REG\t\t(0x3E)\n#define AW88261_SADCCTRL6_REG\t\t(0x3F)\n#define AW88261_SADCCTRL7_REG\t\t(0x40)\n#define AW88261_VSNTM1_REG\t\t(0x50)\n#define AW88261_VSNTM2_REG\t\t(0x51)\n#define AW88261_ISNCTRL1_REG\t\t(0x52)\n#define AW88261_ISNCTRL2_REG\t\t(0x53)\n#define AW88261_PLLCTRL1_REG\t\t(0x54)\n#define AW88261_PLLCTRL2_REG\t\t(0x55)\n#define AW88261_PLLCTRL3_REG\t\t(0x56)\n#define AW88261_CDACTRL1_REG\t\t(0x57)\n#define AW88261_CDACTRL2_REG\t\t(0x58)\n#define AW88261_DITHERCFG1_REG\t\t(0x59)\n#define AW88261_DITHERCFG2_REG\t\t(0x5A)\n#define AW88261_DITHERCFG3_REG\t\t(0x5B)\n#define AW88261_CPCTRL_REG\t\t(0x5C)\n#define AW88261_BSTCTRL1_REG\t\t(0x60)\n#define AW88261_BSTCTRL2_REG\t\t(0x61)\n#define AW88261_BSTCTRL3_REG\t\t(0x62)\n#define AW88261_BSTCTRL4_REG\t\t(0x63)\n#define AW88261_BSTCTRL5_REG\t\t(0x64)\n#define AW88261_BSTCTRL6_REG\t\t(0x65)\n#define AW88261_BSTCTRL7_REG\t\t(0x66)\n#define AW88261_BSTCTRL8_REG\t\t(0x67)\n#define AW88261_BSTCTRL9_REG\t\t(0x68)\n#define AW88261_TM_REG\t\t\t(0x6F)\n#define AW88261_TESTCTRL1_REG\t\t(0x70)\n#define AW88261_TESTCTRL2_REG\t\t(0x71)\n#define AW88261_EFCTRL1_REG\t\t(0x72)\n#define AW88261_EFCTRL2_REG\t\t(0x73)\n#define AW88261_EFWH_REG\t\t(0x74)\n#define AW88261_EFWM2_REG\t\t(0x75)\n#define AW88261_EFWM1_REG\t\t(0x76)\n#define AW88261_EFWL_REG\t\t(0x77)\n#define AW88261_EFRH4_REG\t\t(0x78)\n#define AW88261_EFRH3_REG\t\t(0x79)\n#define AW88261_EFRH2_REG\t\t(0x7A)\n#define AW88261_EFRH1_REG\t\t(0x7B)\n#define AW88261_EFRL4_REG\t\t(0x7C)\n#define AW88261_EFRL3_REG\t\t(0x7D)\n#define AW88261_EFRL2_REG\t\t(0x7E)\n#define AW88261_EFRL1_REG\t\t(0x7F)\n\n#define AW88261_REG_MAX\t\t(0x80)\n#define AW88261_EF_DBMD_MASK\t\t(0xfff7)\n#define AW88261_OR_VALUE\t\t(0x0008)\n\n#define AW88261_TEMH_MASK\t\t(0x83ff)\n#define AW88261_TEML_MASK\t\t(0x83ff)\n#define AW88261_DEFAULT_CFG\t\t(0x0000)\n\n#define AW88261_ICALK_SHIFT\t\t(0)\n#define AW88261_ICALKL_SHIFT\t\t(0)\n#define AW88261_VCALK_SHIFT\t\t(0)\n#define AW88261_VCALKL_SHIFT\t\t(0)\n\n#define AW88261_AMPPD_START_BIT\t(1)\n#define AW88261_AMPPD_BITS_LEN\t\t(1)\n#define AW88261_AMPPD_MASK\t\t\\\n\t(~(((1<<AW88261_AMPPD_BITS_LEN)-1) << AW88261_AMPPD_START_BIT))\n\n#define AW88261_UVLS_START_BIT\t\t(14)\n#define AW88261_UVLS_NORMAL\t\t(0)\n#define AW88261_UVLS_NORMAL_VALUE\t\\\n\t(AW88261_UVLS_NORMAL << AW88261_UVLS_START_BIT)\n\n#define AW88261_BSTOCS_START_BIT\t(11)\n#define AW88261_BSTOCS_OVER_CURRENT\t(1)\n#define AW88261_BSTOCS_OVER_CURRENT_VALUE\t\\\n\t(AW88261_BSTOCS_OVER_CURRENT << AW88261_BSTOCS_START_BIT)\n\n#define AW88261_BSTS_START_BIT\t\t(9)\n#define AW88261_BSTS_FINISHED\t\t(1)\n#define AW88261_BSTS_FINISHED_VALUE\t\\\n\t(AW88261_BSTS_FINISHED << AW88261_BSTS_START_BIT)\n\n#define AW88261_SWS_START_BIT\t\t(8)\n#define AW88261_SWS_SWITCHING\t\t(1)\n#define AW88261_SWS_SWITCHING_VALUE\t\\\n\t(AW88261_SWS_SWITCHING << AW88261_SWS_START_BIT)\n\n#define AW88261_NOCLKS_START_BIT\t(5)\n#define AW88261_NOCLKS_NO_CLOCK\t(1)\n#define AW88261_NOCLKS_NO_CLOCK_VALUE\t\\\n\t(AW88261_NOCLKS_NO_CLOCK << AW88261_NOCLKS_START_BIT)\n\n#define AW88261_CLKS_START_BIT\t\t(4)\n#define AW88261_CLKS_STABLE\t\t(1)\n#define AW88261_CLKS_STABLE_VALUE\t\\\n\t(AW88261_CLKS_STABLE << AW88261_CLKS_START_BIT)\n\n#define AW88261_OCDS_START_BIT\t\t(3)\n#define AW88261_OCDS_OC\t\t(1)\n#define AW88261_OCDS_OC_VALUE\t\t\\\n\t(AW88261_OCDS_OC << AW88261_OCDS_START_BIT)\n\n#define AW88261_OTHS_START_BIT\t\t(1)\n#define AW88261_OTHS_OT\t\t(1)\n#define AW88261_OTHS_OT_VALUE\t\t\\\n\t(AW88261_OTHS_OT << AW88261_OTHS_START_BIT)\n\n#define AW88261_PLLS_START_BIT\t\t(0)\n#define AW88261_PLLS_LOCKED\t\t(1)\n#define AW88261_PLLS_LOCKED_VALUE\t\\\n\t(AW88261_PLLS_LOCKED << AW88261_PLLS_START_BIT)\n\n#define AW88261_BIT_PLL_CHECK \\\n\t\t(AW88261_CLKS_STABLE_VALUE | \\\n\t\tAW88261_PLLS_LOCKED_VALUE)\n\n#define AW88261_BIT_SYSST_CHECK_MASK \\\n\t\t(~(AW88261_UVLS_NORMAL_VALUE | \\\n\t\tAW88261_BSTOCS_OVER_CURRENT_VALUE | \\\n\t\tAW88261_BSTS_FINISHED_VALUE | \\\n\t\tAW88261_SWS_SWITCHING_VALUE | \\\n\t\tAW88261_NOCLKS_NO_CLOCK_VALUE | \\\n\t\tAW88261_CLKS_STABLE_VALUE | \\\n\t\tAW88261_OCDS_OC_VALUE | \\\n\t\tAW88261_OTHS_OT_VALUE | \\\n\t\tAW88261_PLLS_LOCKED_VALUE))\n\n#define AW88261_BIT_SYSST_CHECK \\\n\t\t(AW88261_BSTS_FINISHED_VALUE | \\\n\t\tAW88261_SWS_SWITCHING_VALUE | \\\n\t\tAW88261_CLKS_STABLE_VALUE | \\\n\t\tAW88261_PLLS_LOCKED_VALUE)\n\n#define AW88261_ULS_HMUTE_START_BIT\t(14)\n#define AW88261_ULS_HMUTE_BITS_LEN\t(1)\n#define AW88261_ULS_HMUTE_MASK\t\t\\\n\t(~(((1<<AW88261_ULS_HMUTE_BITS_LEN)-1) << AW88261_ULS_HMUTE_START_BIT))\n\n#define AW88261_ULS_HMUTE_DISABLE\t(0)\n#define AW88261_ULS_HMUTE_DISABLE_VALUE\t\\\n\t(AW88261_ULS_HMUTE_DISABLE << AW88261_ULS_HMUTE_START_BIT)\n\n#define AW88261_ULS_HMUTE_ENABLE\t(1)\n#define AW88261_ULS_HMUTE_ENABLE_VALUE\t\\\n\t(AW88261_ULS_HMUTE_ENABLE << AW88261_ULS_HMUTE_START_BIT)\n\n#define AW88261_HMUTE_START_BIT\t(8)\n#define AW88261_HMUTE_BITS_LEN\t\t(1)\n#define AW88261_HMUTE_MASK\t\t\\\n\t(~(((1<<AW88261_HMUTE_BITS_LEN)-1) << AW88261_HMUTE_START_BIT))\n\n#define AW88261_HMUTE_DISABLE\t\t(0)\n#define AW88261_HMUTE_DISABLE_VALUE\t\\\n\t(AW88261_HMUTE_DISABLE << AW88261_HMUTE_START_BIT)\n\n#define AW88261_HMUTE_ENABLE\t\t(1)\n#define AW88261_HMUTE_ENABLE_VALUE\t\\\n\t(AW88261_HMUTE_ENABLE << AW88261_HMUTE_START_BIT)\n\n#define AW88261_AMPPD_START_BIT\t(1)\n#define AW88261_AMPPD_BITS_LEN\t\t(1)\n#define AW88261_AMPPD_MASK\t\t\\\n\t(~(((1<<AW88261_AMPPD_BITS_LEN)-1) << AW88261_AMPPD_START_BIT))\n\n#define AW88261_AMPPD_WORKING\t\t(0)\n#define AW88261_AMPPD_WORKING_VALUE\t\\\n\t(AW88261_AMPPD_WORKING << AW88261_AMPPD_START_BIT)\n\n#define AW88261_AMPPD_POWER_DOWN\t(1)\n#define AW88261_AMPPD_POWER_DOWN_VALUE\t\\\n\t(AW88261_AMPPD_POWER_DOWN << AW88261_AMPPD_START_BIT)\n\n#define AW88261_PWDN_START_BIT\t\t(0)\n#define AW88261_PWDN_BITS_LEN\t\t(1)\n#define AW88261_PWDN_MASK\t\t\\\n\t(~(((1<<AW88261_PWDN_BITS_LEN)-1) << AW88261_PWDN_START_BIT))\n\n#define AW88261_PWDN_WORKING\t\t(0)\n#define AW88261_PWDN_WORKING_VALUE\t\\\n\t(AW88261_PWDN_WORKING << AW88261_PWDN_START_BIT)\n\n#define AW88261_PWDN_POWER_DOWN\t(1)\n#define AW88261_PWDN_POWER_DOWN_VALUE\t\\\n\t(AW88261_PWDN_POWER_DOWN << AW88261_PWDN_START_BIT)\n\n#define AW88261_MUTE_VOL\t\t(90 * 8)\n#define AW88261_VOLUME_STEP_DB\t\t(6 * 8)\n\n#define AW88261_VOL_6DB_START\t\t(6)\n\n#define AW88261_VOL_START_BIT\t\t(0)\n#define AW88261_VOL_BITS_LEN\t\t(10)\n#define AW88261_VOL_MASK\t\t\\\n\t(~(((1<<AW88261_VOL_BITS_LEN)-1) << AW88261_VOL_START_BIT))\n\n#define AW88261_VOL_DEFAULT_VALUE\t(0)\n\n#define AW88261_I2STXEN_START_BIT\t(6)\n#define AW88261_I2STXEN_BITS_LEN\t(1)\n#define AW88261_I2STXEN_MASK\t\t\\\n\t(~(((1<<AW88261_I2STXEN_BITS_LEN)-1) << AW88261_I2STXEN_START_BIT))\n\n#define AW88261_I2STXEN_DISABLE\t(0)\n#define AW88261_I2STXEN_DISABLE_VALUE\t\\\n\t(AW88261_I2STXEN_DISABLE << AW88261_I2STXEN_START_BIT)\n\n#define AW88261_I2STXEN_ENABLE\t\t(1)\n#define AW88261_I2STXEN_ENABLE_VALUE\t\\\n\t(AW88261_I2STXEN_ENABLE << AW88261_I2STXEN_START_BIT)\n\n#define AW88261_CCO_MUX_START_BIT\t(14)\n#define AW88261_CCO_MUX_BITS_LEN\t(1)\n#define AW88261_CCO_MUX_MASK\t\t\\\n\t(~(((1<<AW88261_CCO_MUX_BITS_LEN)-1) << AW88261_CCO_MUX_START_BIT))\n\n#define AW88261_CCO_MUX_DIVIDED\t(0)\n#define AW88261_CCO_MUX_DIVIDED_VALUE\t\\\n\t(AW88261_CCO_MUX_DIVIDED << AW88261_CCO_MUX_START_BIT)\n\n#define AW88261_CCO_MUX_BYPASS\t\t(1)\n#define AW88261_CCO_MUX_BYPASS_VALUE\t\\\n\t(AW88261_CCO_MUX_BYPASS << AW88261_CCO_MUX_START_BIT)\n\n#define AW88261_EF_VSN_GESLP_H_START_BIT\t(0)\n#define AW88261_EF_VSN_GESLP_H_BITS_LEN\t(10)\n#define AW88261_EF_VSN_GESLP_H_MASK\t\t\\\n\t(~(((1<<AW88261_EF_VSN_GESLP_H_BITS_LEN)-1) << AW88261_EF_VSN_GESLP_H_START_BIT))\n\n#define AW88261_EF_VSN_GESLP_L_START_BIT\t(0)\n#define AW88261_EF_VSN_GESLP_L_BITS_LEN\t(10)\n#define AW88261_EF_VSN_GESLP_L_MASK\t\t\\\n\t(~(((1<<AW88261_EF_VSN_GESLP_L_BITS_LEN)-1) << AW88261_EF_VSN_GESLP_L_START_BIT))\n\n#define AW88261_FORCE_PWM_START_BIT\t\t(12)\n#define AW88261_FORCE_PWM_BITS_LEN\t\t(1)\n#define AW88261_FORCE_PWM_MASK\t\t\t\\\n\t(~(((1<<AW88261_FORCE_PWM_BITS_LEN)-1) << AW88261_FORCE_PWM_START_BIT))\n\n#define AW88261_FORCE_PWM_FORCEMINUS_PWM\t(1)\n#define AW88261_FORCE_PWM_FORCEMINUS_PWM_VALUE\t\\\n\t(AW88261_FORCE_PWM_FORCEMINUS_PWM << AW88261_FORCE_PWM_START_BIT)\n\n#define AW88261_BST_OS_WIDTH_START_BIT\t\t(0)\n#define AW88261_BST_OS_WIDTH_BITS_LEN\t\t(3)\n#define AW88261_BST_OS_WIDTH_MASK\t\t\\\n\t(~(((1<<AW88261_BST_OS_WIDTH_BITS_LEN)-1) << AW88261_BST_OS_WIDTH_START_BIT))\n\n#define AW88261_BST_OS_WIDTH_50NS\t\t(4)\n#define AW88261_BST_OS_WIDTH_50NS_VALUE\t\\\n\t(AW88261_BST_OS_WIDTH_50NS << AW88261_BST_OS_WIDTH_START_BIT)\n\n \n#define AW88261_BST_LOOPR_START_BIT\t(0)\n#define AW88261_BST_LOOPR_BITS_LEN\t(2)\n#define AW88261_BST_LOOPR_MASK\t\t\\\n\t(~(((1<<AW88261_BST_LOOPR_BITS_LEN)-1) << AW88261_BST_LOOPR_START_BIT))\n\n#define AW88261_BST_LOOPR_340K\t\t(2)\n#define AW88261_BST_LOOPR_340K_VALUE\t\\\n\t(AW88261_BST_LOOPR_340K << AW88261_BST_LOOPR_START_BIT)\n\n \n#define AW88261_RSQN_DLY_START_BIT\t(14)\n#define AW88261_RSQN_DLY_BITS_LEN\t(2)\n#define AW88261_RSQN_DLY_MASK\t\t\\\n\t(~(((1<<AW88261_RSQN_DLY_BITS_LEN)-1) << AW88261_RSQN_DLY_START_BIT))\n\n#define AW88261_RSQN_DLY_35NS\t\t(2)\n#define AW88261_RSQN_DLY_35NS_VALUE\t\\\n\t(AW88261_RSQN_DLY_35NS << AW88261_RSQN_DLY_START_BIT)\n\n \n#define AW88261_BURST_SSMODE_START_BIT\t(3)\n#define AW88261_BURST_SSMODE_BITS_LEN\t(1)\n#define AW88261_BURST_SSMODE_MASK\t\\\n\t(~(((1<<AW88261_BURST_SSMODE_BITS_LEN)-1) << AW88261_BURST_SSMODE_START_BIT))\n\n#define AW88261_BURST_SSMODE_FAST\t(0)\n#define AW88261_BURST_SSMODE_FAST_VALUE\t\\\n\t(AW88261_BURST_SSMODE_FAST << AW88261_BURST_SSMODE_START_BIT)\n\n \n#define AW88261_BST_BURST_START_BIT\t(7)\n#define AW88261_BST_BURST_BITS_LEN\t(3)\n#define AW88261_BST_BURST_MASK\t\t\\\n\t(~(((1<<AW88261_BST_BURST_BITS_LEN)-1) << AW88261_BST_BURST_START_BIT))\n\n#define AW88261_BST_BURST_30MA\t\t(2)\n#define AW88261_BST_BURST_30MA_VALUE\t\\\n\t(AW88261_BST_BURST_30MA << AW88261_BST_BURST_START_BIT)\n\n#define AW88261_EF_VSN_GESLP_SIGN_MASK\t\t(~0x0200)\n#define AW88261_EF_VSN_GESLP_NEG\t\t(~0xfc00)\n\n#define AW88261_EF_ISN_GESLP_SIGN_MASK\t\t(~0x0200)\n#define AW88261_EF_ISN_GESLP_NEG\t\t(~0xfc00)\n\n#define AW88261_EF_ISN_GESLP_H_START_BIT\t(0)\n#define AW88261_EF_ISN_GESLP_H_BITS_LEN\t(10)\n#define AW88261_EF_ISN_GESLP_H_MASK\t\t\\\n\t(~(((1<<AW88261_EF_ISN_GESLP_H_BITS_LEN)-1) << AW88261_EF_ISN_GESLP_H_START_BIT))\n\n#define AW88261_EF_ISN_GESLP_L_START_BIT\t(0)\n#define AW88261_EF_ISN_GESLP_L_BITS_LEN\t(10)\n#define AW88261_EF_ISN_GESLP_L_MASK\t\t\\\n\t(~(((1<<AW88261_EF_ISN_GESLP_L_BITS_LEN)-1) << AW88261_EF_ISN_GESLP_L_START_BIT))\n\n#define AW88261_CABL_BASE_VALUE\t\t(1000)\n#define AW88261_ICABLK_FACTOR\t\t(1)\n#define AW88261_VCABLK_FACTOR\t\t(1)\n\n#define AW88261_VCAL_FACTOR\t\t(1<<13)\n\n#define AW88261_START_RETRIES\t\t(5)\n#define AW88261_START_WORK_DELAY_MS\t(0)\n\n#define AW88261_I2C_NAME\t\t\"aw88261_smartpa\"\n\n#define AW88261_RATES (SNDRV_PCM_RATE_8000_48000 | \\\n\t\t\tSNDRV_PCM_RATE_96000)\n#define AW88261_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S24_LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S32_LE)\n\n#define FADE_TIME_MAX\t\t\t100000\n#define FADE_TIME_MIN\t\t\t0\n\n#define AW88261_DEV_DEFAULT_CH\t\t(0)\n#define AW88261_ACF_FILE\t\t\"aw88261_acf.bin\"\n#define AW88261_DEV_SYSST_CHECK_MAX\t(10)\n#define AW88261_SOFT_RESET_VALUE\t(0x55aa)\n#define AW88261_REG_TO_DB\t\t(0x3f)\n#define AW88261_VOL_START_MASK\t\t(0xfc00)\n#define AW88261_INIT_PROFILE\t\t(0)\n\n#define REG_VAL_TO_DB(value)\t\t((((value) >> AW88261_VOL_6DB_START) * \\\n\t\t\t\t\tAW88261_VOLUME_STEP_DB) + \\\n\t\t\t\t\t((value) & AW88261_REG_TO_DB))\n#define DB_TO_REG_VAL(value)\t\t((((value) / AW88261_VOLUME_STEP_DB) << \\\n\t\t\t\t\tAW88261_VOL_6DB_START) + \\\n\t\t\t\t\t((value) % AW88261_VOLUME_STEP_DB))\n\n#define AW88261_PROFILE_EXT(xname, profile_info, profile_get, profile_set) \\\n{ \\\n\t.iface = SNDRV_CTL_ELEM_IFACE_MIXER, \\\n\t.name = xname, \\\n\t.info = profile_info, \\\n\t.get = profile_get, \\\n\t.put = profile_set, \\\n}\n\nenum {\n\tAW88261_SYNC_START = 0,\n\tAW88261_ASYNC_START,\n};\n\nenum aw88261_id {\n\tAW88261_CHIP_ID = 0x2113,\n};\n\nenum {\n\tAW88261_500_US = 500,\n\tAW88261_1000_US = 1000,\n\tAW88261_2000_US = 2000,\n};\n\nenum {\n\tAW88261_DEV_PW_OFF = 0,\n\tAW88261_DEV_PW_ON,\n};\n\nenum {\n\tAW88261_DEV_FW_FAILED = 0,\n\tAW88261_DEV_FW_OK,\n};\n\nenum {\n\tAW88261_EF_AND_CHECK = 0,\n\tAW88261_EF_OR_CHECK,\n};\n\nenum {\n\tAW88261_FRCSET_DISABLE = 0,\n\tAW88261_FRCSET_ENABLE,\n};\n\nstruct aw88261 {\n\tstruct aw_device *aw_pa;\n\tstruct mutex lock;\n\tstruct gpio_desc *reset_gpio;\n\tstruct delayed_work start_work;\n\tstruct regmap *regmap;\n\tstruct aw_container *aw_cfg;\n\n\tint efuse_check;\n\tint frcset_en;\n\tunsigned int mute_st;\n\tunsigned int amppd_st;\n\n\tunsigned char phase_sync;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}