Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 01:49:21 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_59/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 1396        0.015        0.000                      0                 1396        2.074        0.000                       0                  1375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.349}        4.698           212.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.075        0.000                      0                 1396        0.015        0.000                      0                 1396        2.074        0.000                       0                  1375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 genblk1[47].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.349ns period=4.698ns})
  Destination:            reg_out/reg_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.349ns period=4.698ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.698ns  (vclock rise@4.698ns - vclock rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 2.007ns (45.500%)  route 2.404ns (54.500%))
  Logic Levels:           17  (CARRY8=10 LUT2=7)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 6.787 - 4.698 ) 
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.548ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.499ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1374, routed)        1.638     2.584    genblk1[47].reg_in/clk_IBUF_BUFG
    SLICE_X131Y531       FDRE                                         r  genblk1[47].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y531       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.662 r  genblk1[47].reg_in/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.362     3.024    conv/mul28/O48[2]
    SLICE_X131Y531       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     3.220 r  conv/mul28/reg_out_reg[7]_i_441/O[5]
                         net (fo=2, routed)           0.157     3.377    conv/add000082/out0_1[5]
    SLICE_X131Y533       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.525 r  conv/add000082/reg_out[7]_i_444/O
                         net (fo=1, routed)           0.022     3.547    conv/add000082/reg_out[7]_i_444_n_0
    SLICE_X131Y533       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     3.605 r  conv/add000082/reg_out_reg[7]_i_224/O[5]
                         net (fo=2, routed)           0.171     3.776    conv/add000082/reg_out_reg[7]_i_224_n_10
    SLICE_X131Y535       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.928 r  conv/add000082/reg_out[7]_i_225/O
                         net (fo=1, routed)           0.015     3.943    conv/add000082/reg_out[7]_i_225_n_0
    SLICE_X131Y535       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.060 r  conv/add000082/reg_out_reg[7]_i_105/CO[7]
                         net (fo=1, routed)           0.026     4.086    conv/add000082/reg_out_reg[7]_i_105_n_0
    SLICE_X131Y536       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.162 r  conv/add000082/reg_out_reg[21]_i_309/O[1]
                         net (fo=1, routed)           0.237     4.399    conv/add000082/reg_out_reg[21]_i_309_n_14
    SLICE_X132Y536       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     4.450 r  conv/add000082/reg_out[21]_i_205/O
                         net (fo=1, routed)           0.009     4.459    conv/add000082/reg_out[21]_i_205_n_0
    SLICE_X132Y536       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     4.659 r  conv/add000082/reg_out_reg[21]_i_115/O[4]
                         net (fo=1, routed)           0.241     4.900    conv/add000082/reg_out_reg[21]_i_115_n_11
    SLICE_X130Y542       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.999 r  conv/add000082/reg_out[21]_i_61/O
                         net (fo=1, routed)           0.009     5.008    conv/add000082/reg_out[21]_i_61_n_0
    SLICE_X130Y542       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.188 r  conv/add000082/reg_out_reg[21]_i_28/O[5]
                         net (fo=1, routed)           0.173     5.361    conv/add000082/reg_out_reg[21]_i_28_n_10
    SLICE_X129Y542       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     5.398 r  conv/add000082/reg_out[15]_i_22/O
                         net (fo=1, routed)           0.016     5.414    conv/add000082/reg_out[15]_i_22_n_0
    SLICE_X129Y542       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     5.531 r  conv/add000082/reg_out_reg[15]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.557    conv/add000082/reg_out_reg[15]_i_11_n_0
    SLICE_X129Y543       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.633 r  conv/add000082/reg_out_reg[21]_i_10/O[1]
                         net (fo=2, routed)           0.410     6.043    conv/add000082/reg_out_reg[21]_i_10_n_14
    SLICE_X129Y540       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099     6.142 r  conv/add000082/reg_out_reg[21]_i_3/O[2]
                         net (fo=2, routed)           0.195     6.337    conv/add000082/reg_out_reg[21]_i_3_n_13
    SLICE_X129Y536       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.435 r  conv/add000082/reg_out[21]_i_7/O
                         net (fo=1, routed)           0.021     6.456    conv/add000082/reg_out[21]_i_7_n_0
    SLICE_X129Y536       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.188     6.644 r  conv/add000082/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, routed)           0.121     6.765    reg_out/a[22]
    SLICE_X129Y537       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     6.802 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, routed)          0.193     6.995    reg_out/reg_out[21]_i_1_n_0
    SLICE_X130Y537       FDRE                                         r  reg_out/reg_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.698     4.698 r  
    AP13                                              0.000     4.698 r  clk (IN)
                         net (fo=0)                   0.000     4.698    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.043 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.043    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.043 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.330    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.354 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1374, routed)        1.433     6.787    reg_out/clk_IBUF_BUFG
    SLICE_X130Y537       FDRE                                         r  reg_out/reg_out_reg[11]/C
                         clock pessimism              0.393     7.179    
                         clock uncertainty           -0.035     7.144    
    SLICE_X130Y537       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     7.070    reg_out/reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 demux/genblk1[110].z_reg[110][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.349ns period=4.698ns})
  Destination:            genblk1[110].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.349ns period=4.698ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.060ns (36.585%)  route 0.104ns (63.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Net Delay (Source):      1.408ns (routing 0.499ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.548ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1374, routed)        1.408     2.064    demux/clk_IBUF_BUFG
    SLICE_X124Y519       FDRE                                         r  demux/genblk1[110].z_reg[110][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y519       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.124 r  demux/genblk1[110].z_reg[110][2]/Q
                         net (fo=1, routed)           0.104     2.228    genblk1[110].reg_in/D[2]
    SLICE_X122Y519       FDRE                                         r  genblk1[110].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1374, routed)        1.597     2.543    genblk1[110].reg_in/clk_IBUF_BUFG
    SLICE_X122Y519       FDRE                                         r  genblk1[110].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.393     2.150    
    SLICE_X122Y519       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.212    genblk1[110].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.349 }
Period(ns):         4.698
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.698       3.408      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.349       2.074      SLICE_X132Y527  genblk1[43].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.349       2.074      SLICE_X129Y521  demux/genblk1[122].z_reg[122][3]/C



