Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 80034ea27cc54ddf873ccfef81397b86 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_mem_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_mem_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_mem_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_mem_blk_mem_gen_top
Compiling module xil_defaultlib.data_mem_blk_mem_gen_v8_3_6_synt...
Compiling module xil_defaultlib.data_mem_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.data_mem
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010000...
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_prim_width
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_top
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_v8_3_6_synt...
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.inst_mem
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr__parameterized0
Compiling module xil_defaultlib.controller
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_0
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.flopenr
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.flopenr_1
Compiling module xil_defaultlib.floprc__parameterized0
Compiling module xil_defaultlib.flopr__parameterized1
Compiling module xil_defaultlib.flopr__parameterized1_2
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.floprc__parameterized0_3
Compiling module xil_defaultlib.flopr__parameterized1_4
Compiling module xil_defaultlib.flopr__parameterized1_5
Compiling module xil_defaultlib.floprc__parameterized0_6
Compiling module xil_defaultlib.flopr__parameterized2
Compiling module xil_defaultlib.flopr__parameterized2_7
Compiling module xil_defaultlib.floprc__parameterized1
Compiling module xil_defaultlib.floprc__parameterized1_8
Compiling module unisims_ver.RAM32M(IS_WCLK_INVERTED=1'b1)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth
