--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DBUS<0>     |    4.262(R)|      SLOW  |   -1.076(R)|      FAST  |clk_50            |   0.000|
DBUS<1>     |    3.901(R)|      SLOW  |   -0.972(R)|      FAST  |clk_50            |   0.000|
DBUS<2>     |    4.367(R)|      SLOW  |   -1.228(R)|      FAST  |clk_50            |   0.000|
DBUS<3>     |    4.396(R)|      SLOW  |   -0.842(R)|      FAST  |clk_50            |   0.000|
DBUS<4>     |    3.722(R)|      SLOW  |   -1.128(R)|      FAST  |clk_50            |   0.000|
DBUS<5>     |    3.744(R)|      SLOW  |   -0.995(R)|      FAST  |clk_50            |   0.000|
DBUS<6>     |    4.520(R)|      SLOW  |   -1.161(R)|      FAST  |clk_50            |   0.000|
DBUS<7>     |    4.026(R)|      SLOW  |   -1.154(R)|      FAST  |clk_50            |   0.000|
DEPP_ASTB   |    3.668(R)|      SLOW  |   -0.938(R)|      FAST  |clk_50            |   0.000|
DEPP_DSTB   |    3.428(R)|      SLOW  |   -0.848(R)|      FAST  |clk_50            |   0.000|
DEPP_WRITE  |    3.570(R)|      SLOW  |   -0.939(R)|      FAST  |clk_50            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DBUS<0>     |        11.847(R)|      SLOW  |         4.112(R)|      FAST  |clk_50            |   0.000|
DBUS<1>     |        11.287(R)|      SLOW  |         3.672(R)|      FAST  |clk_50            |   0.000|
DBUS<2>     |        11.439(R)|      SLOW  |         3.917(R)|      FAST  |clk_50            |   0.000|
DBUS<3>     |        12.246(R)|      SLOW  |         4.433(R)|      FAST  |clk_50            |   0.000|
DBUS<4>     |        11.981(R)|      SLOW  |         3.999(R)|      FAST  |clk_50            |   0.000|
DBUS<5>     |        10.538(R)|      SLOW  |         3.960(R)|      FAST  |clk_50            |   0.000|
DBUS<6>     |        10.885(R)|      SLOW  |         3.937(R)|      FAST  |clk_50            |   0.000|
DBUS<7>     |        11.291(R)|      SLOW  |         3.898(R)|      FAST  |clk_50            |   0.000|
DEPP_WAIT   |         8.872(R)|      SLOW  |         3.524(R)|      FAST  |clk_50            |   0.000|
LED_1       |         9.331(R)|      SLOW  |         4.145(R)|      FAST  |clk_50            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.890|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BTN_0          |LED_1          |   10.261|
CLK_LFC        |LED_2          |   10.133|
CLK_LFC        |LED_3          |    9.024|
DEPP_ASTB      |DBUS<0>        |   11.211|
DEPP_ASTB      |DBUS<1>        |   10.170|
DEPP_ASTB      |DBUS<2>        |   10.599|
DEPP_ASTB      |DBUS<3>        |   10.744|
DEPP_ASTB      |DBUS<4>        |   10.029|
DEPP_ASTB      |DBUS<5>        |   10.595|
DEPP_ASTB      |DBUS<6>        |   11.633|
DEPP_ASTB      |DBUS<7>        |   11.535|
DEPP_WRITE     |DBUS<0>        |   10.090|
DEPP_WRITE     |DBUS<1>        |   10.090|
DEPP_WRITE     |DBUS<2>        |   10.613|
DEPP_WRITE     |DBUS<3>        |   10.613|
DEPP_WRITE     |DBUS<4>        |   10.473|
DEPP_WRITE     |DBUS<5>        |   10.473|
DEPP_WRITE     |DBUS<6>        |   10.663|
DEPP_WRITE     |DBUS<7>        |   10.663|
---------------+---------------+---------+


Analysis completed Sun Feb 28 16:05:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



