# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Decoder_2_to_4.vhd" \
"../../../../microprocessor1.srcs/sources_1/new/ins_decoder.vhd" \
"../../../../microprocessor1.srcs/sim_1/new/TB_Ins_Decoder.vhd" \

# Do not sort compile order
nosort
