# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../controler.srcs/sources_1/new/timer.v"
verilog xil_defaultlib  "../../../controler.srcs/sources_1/new/water_let_mode.v"
verilog xil_defaultlib  "../../../controler.srcs/sources_1/new/wash_mode.v"
verilog xil_defaultlib  "../../../controler.srcs/sim_1/new/wash_mode_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
