{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761935847524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 13:37:27 2025 " "Processing started: Fri Oct 31 13:37:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761935847526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935847526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935847526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761935847916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761935847916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/RISCV_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/RISCV_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_types " "Found design unit 1: RISCV_types" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/RISCV_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "../../proj/src/TopLevel/Components/ALU.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855148 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/Components/ALU.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-behaviour " "Found design unit 1: ALU_Control-behaviour" {  } { { "../../proj/src/TopLevel/Components/ALU_Control.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU_Control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../../proj/src/TopLevel/Components/ALU_Control.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU_Control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/AddSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/AddSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-behaviour " "Found design unit 1: AddSub-behaviour" {  } { { "../../proj/src/TopLevel/Components/AddSub.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/AddSub.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855152 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "../../proj/src/TopLevel/Components/AddSub.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/AddSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/Compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compare-behvariour " "Found design unit 1: Compare-behvariour" {  } { { "../../proj/src/TopLevel/Components/Compare.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/Compare.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855154 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "../../proj/src/TopLevel/Components/Compare.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/Compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-dataflow " "Found design unit 1: ControlUnit-dataflow" {  } { { "../../proj/src/TopLevel/Components/ControlUnit.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ControlUnit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855156 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../../proj/src/TopLevel/Components/ControlUnit.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ControlUnit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/DFmux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/DFmux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFmux2t1-dataflow " "Found design unit 1: DFmux2t1-dataflow" {  } { { "../../proj/src/TopLevel/Components/DFmux2t1.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/DFmux2t1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855157 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFmux2t1 " "Found entity 1: DFmux2t1" {  } { { "../../proj/src/TopLevel/Components/DFmux2t1.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/DFmux2t1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/DMEMSignExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/DMEMSignExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMEMSignExtender-behaviour " "Found design unit 1: DMEMSignExtender-behaviour" {  } { { "../../proj/src/TopLevel/Components/DMEMSignExtender.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/DMEMSignExtender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855159 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMEMSignExtender " "Found entity 1: DMEMSignExtender" {  } { { "../../proj/src/TopLevel/Components/DMEMSignExtender.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/DMEMSignExtender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-behaviour " "Found design unit 1: FullAdder-behaviour" {  } { { "../../proj/src/TopLevel/Components/FullAdder.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855160 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../proj/src/TopLevel/Components/FullAdder.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ImmediateExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ImmediateExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmediateExtender-dataflow " "Found design unit 1: ImmediateExtender-dataflow" {  } { { "../../proj/src/TopLevel/Components/ImmediateExtender.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ImmediateExtender.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855162 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmediateExtender " "Found entity 1: ImmediateExtender" {  } { { "../../proj/src/TopLevel/Components/ImmediateExtender.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ImmediateExtender.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/InstructionAddressHolder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/InstructionAddressHolder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionAddressHolder-behaviour " "Found design unit 1: InstructionAddressHolder-behaviour" {  } { { "../../proj/src/TopLevel/Components/InstructionAddressHolder.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/InstructionAddressHolder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855163 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressHolder " "Found entity 1: InstructionAddressHolder" {  } { { "../../proj/src/TopLevel/Components/InstructionAddressHolder.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/InstructionAddressHolder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/IsNegative.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/IsNegative.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IsNegative-behaviour " "Found design unit 1: IsNegative-behaviour" {  } { { "../../proj/src/TopLevel/Components/IsNegative.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/IsNegative.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855165 ""} { "Info" "ISGN_ENTITY_NAME" "1 IsNegative " "Found entity 1: IsNegative" {  } { { "../../proj/src/TopLevel/Components/IsNegative.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/IsNegative.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/IsZero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/IsZero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IsZero-behaviour " "Found design unit 1: IsZero-behaviour" {  } { { "../../proj/src/TopLevel/Components/IsZero.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/IsZero.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855166 ""} { "Info" "ISGN_ENTITY_NAME" "1 IsZero " "Found entity 1: IsZero" {  } { { "../../proj/src/TopLevel/Components/IsZero.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/IsZero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/LogicModule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/LogicModule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicModule-mixed " "Found design unit 1: LogicModule-mixed" {  } { { "../../proj/src/TopLevel/Components/LogicModule.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/LogicModule.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855168 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicModule " "Found entity 1: LogicModule" {  } { { "../../proj/src/TopLevel/Components/LogicModule.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/LogicModule.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/N_Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/N_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_Adder-behaviour " "Found design unit 1: N_Adder-behaviour" {  } { { "../../proj/src/TopLevel/Components/N_Adder.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/N_Adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855169 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_Adder " "Found entity 1: N_Adder" {  } { { "../../proj/src/TopLevel/Components/N_Adder.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/N_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/OnesCompliment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/OnesCompliment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnesCompliment-structural " "Found design unit 1: OnesCompliment-structural" {  } { { "../../proj/src/TopLevel/Components/OnesCompliment.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/OnesCompliment.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855171 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnesCompliment " "Found entity 1: OnesCompliment" {  } { { "../../proj/src/TopLevel/Components/OnesCompliment.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/OnesCompliment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/PCRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/PCRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCRegister-behaviour " "Found design unit 1: PCRegister-behaviour" {  } { { "../../proj/src/TopLevel/Components/PCRegister.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/PCRegister.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855173 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCRegister " "Found entity 1: PCRegister" {  } { { "../../proj/src/TopLevel/Components/PCRegister.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/PCRegister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/PC_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/PC_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_dffg-mixed " "Found design unit 1: PC_dffg-mixed" {  } { { "../../proj/src/TopLevel/Components/PC_dffg.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/PC_dffg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855174 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_dffg " "Found entity 1: PC_dffg" {  } { { "../../proj/src/TopLevel/Components/PC_dffg.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/PC_dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-structural " "Found design unit 1: RegFile-structural" {  } { { "../../proj/src/TopLevel/Components/RegFile.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegFile.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855176 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../proj/src/TopLevel/Components/RegFile.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegFile.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegisterDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegisterDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterDecoder-structural " "Found design unit 1: RegisterDecoder-structural" {  } { { "../../proj/src/TopLevel/Components/RegisterDecoder.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegisterDecoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855177 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterDecoder " "Found entity 1: RegisterDecoder" {  } { { "../../proj/src/TopLevel/Components/RegisterDecoder.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegisterDecoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/addSub_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/addSub_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addSub_n-structural " "Found design unit 1: addSub_n-structural" {  } { { "../../proj/src/TopLevel/Components/addSub_n.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/addSub_n.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855179 ""} { "Info" "ISGN_ENTITY_NAME" "1 addSub_n " "Found entity 1: addSub_n" {  } { { "../../proj/src/TopLevel/Components/addSub_n.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/addSub_n.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/Components/andg2.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855180 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/Components/andg2.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/bit_mux4t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/bit_mux4t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitMux4t1-behaviour " "Found design unit 1: BitMux4t1-behaviour" {  } { { "../../proj/src/TopLevel/Components/bit_mux4t1.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/bit_mux4t1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855182 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitMux4t1 " "Found entity 1: BitMux4t1" {  } { { "../../proj/src/TopLevel/Components/bit_mux4t1.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/bit_mux4t1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/Components/dffg.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855183 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/Components/dffg.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/dualShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/dualShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dualShift-mixed " "Found design unit 1: dualShift-mixed" {  } { { "../../proj/src/TopLevel/Components/dualShift.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/dualShift.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855185 ""} { "Info" "ISGN_ENTITY_NAME" "1 dualShift " "Found entity 1: dualShift" {  } { { "../../proj/src/TopLevel/Components/dualShift.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/dualShift.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/hack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/hack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HACK-structural " "Found design unit 1: HACK-structural" {  } { { "../../proj/src/TopLevel/Components/hack.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/hack.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855186 ""} { "Info" "ISGN_ENTITY_NAME" "1 HACK " "Found entity 1: HACK" {  } { { "../../proj/src/TopLevel/Components/hack.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/hack.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/Components/invg.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855188 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/Components/invg.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structural " "Found design unit 1: mux2t1-structural" {  } { { "../../proj/src/TopLevel/Components/mux2t1.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux2t1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855189 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/Components/mux2t1.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux2t1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/Components/mux2t1_N.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux2t1_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855191 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/Components/mux2t1_N.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux2t1_N.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1-dataflow " "Found design unit 1: mux32t1-dataflow" {  } { { "../../proj/src/TopLevel/Components/mux32t1.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux32t1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855192 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/TopLevel/Components/mux32t1.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux32t1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux4t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux4t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4t1-behaviour " "Found design unit 1: Mux4t1-behaviour" {  } { { "../../proj/src/TopLevel/Components/mux4t1.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux4t1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855194 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4t1 " "Found entity 1: Mux4t1" {  } { { "../../proj/src/TopLevel/Components/mux4t1.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux4t1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/nBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/nBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitRegister-structural " "Found design unit 1: nBitRegister-structural" {  } { { "../../proj/src/TopLevel/Components/nBitRegister.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/nBitRegister.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855195 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "../../proj/src/TopLevel/Components/nBitRegister.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/nBitRegister.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/onesComp_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/onesComp_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp_n-structural " "Found design unit 1: onesComp_n-structural" {  } { { "../../proj/src/TopLevel/Components/onesComp_n.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/onesComp_n.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855197 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp_n " "Found entity 1: onesComp_n" {  } { { "../../proj/src/TopLevel/Components/onesComp_n.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/onesComp_n.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/Components/org2.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855199 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/Components/org2.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/rbshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/rbshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rbshift-mixed " "Found design unit 1: rbshift-mixed" {  } { { "../../proj/src/TopLevel/Components/rbshift.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/rbshift.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855200 ""} { "Info" "ISGN_ENTITY_NAME" "1 rbshift " "Found entity 1: rbshift" {  } { { "../../proj/src/TopLevel/Components/rbshift.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/rbshift.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/rippleAdder_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/rippleAdder_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleAdder_n-structural " "Found design unit 1: rippleAdder_n-structural" {  } { { "../../proj/src/TopLevel/Components/rippleAdder_n.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/rippleAdder_n.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855202 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleAdder_n " "Found entity 1: rippleAdder_n" {  } { { "../../proj/src/TopLevel/Components/rippleAdder_n.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/rippleAdder_n.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/Components/xorg2.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855204 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/Components/xorg2.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Processor-structure " "Found design unit 1: RISCV_Processor-structure" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855206 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Processor " "Found entity 1: RISCV_Processor" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855207 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761935855207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761935855207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_Processor " "Elaborating entity \"RISCV_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761935855348 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWr RISCV_Processor.vhd(44) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(44): object \"s_RegWr\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761935855349 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrData RISCV_Processor.vhd(46) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(46): object \"s_RegWrData\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761935855349 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_ALU_Overflow RISCV_Processor.vhd(225) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(225): object \"f_ALU_Overflow\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761935855349 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_ALU_Zero RISCV_Processor.vhd(226) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(226): object \"f_ALU_Zero\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761935855349 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_ALU_Negative RISCV_Processor.vhd(227) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(227): object \"f_ALU_Negative\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761935855350 "|RISCV_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HACK HACK:g_ImemHack " "Elaborating entity \"HACK\" for hierarchy \"HACK:g_ImemHack\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "g_ImemHack" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "IMem" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEMSignExtender DMEMSignExtender:g_DMEMSignExtender " "Elaborating entity \"DMEMSignExtender\" for hierarchy \"DMEMSignExtender:g_DMEMSignExtender\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "g_DMEMSignExtender" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressHolder InstructionAddressHolder:g_ProgramCounter " "Elaborating entity \"InstructionAddressHolder\" for hierarchy \"InstructionAddressHolder:g_ProgramCounter\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "g_ProgramCounter" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855421 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ResetValue InstructionAddressHolder.vhd(41) " "VHDL Signal Declaration warning at InstructionAddressHolder.vhd(41): used explicit default value for signal \"s_ResetValue\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/Components/InstructionAddressHolder.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/InstructionAddressHolder.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761935855421 "|RISCV_Processor|InstructionAddressHolder:g_ProgramCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCRegister InstructionAddressHolder:g_ProgramCounter\|PCRegister:g_PCRegister " "Elaborating entity \"PCRegister\" for hierarchy \"InstructionAddressHolder:g_ProgramCounter\|PCRegister:g_PCRegister\"" {  } { { "../../proj/src/TopLevel/Components/InstructionAddressHolder.vhd" "g_PCRegister" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/InstructionAddressHolder.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_dffg InstructionAddressHolder:g_ProgramCounter\|PCRegister:g_PCRegister\|PC_dffg:\\generated:0:FlipFlop " "Elaborating entity \"PC_dffg\" for hierarchy \"InstructionAddressHolder:g_ProgramCounter\|PCRegister:g_PCRegister\|PC_dffg:\\generated:0:FlipFlop\"" {  } { { "../../proj/src/TopLevel/Components/PCRegister.vhd" "\\generated:0:FlipFlop" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/PCRegister.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855431 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RSTV PC_dffg.vhd(53) " "VHDL Process Statement warning at PC_dffg.vhd(53): signal \"i_RSTV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/Components/PC_dffg.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/PC_dffg.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1761935855431 "|RISCV_Processor|InstructionAddressHolder:g_ProgramCounter|PCRegister:g_PCRegister|PC_dffg:\generated:0:FlipFlop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub AddSub:g_ProgramCounterConstAdder " "Elaborating entity \"AddSub\" for hierarchy \"AddSub:g_ProgramCounterConstAdder\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "g_ProgramCounterConstAdder" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnesCompliment AddSub:g_ProgramCounterConstAdder\|OnesCompliment:g_InvertB " "Elaborating entity \"OnesCompliment\" for hierarchy \"AddSub:g_ProgramCounterConstAdder\|OnesCompliment:g_InvertB\"" {  } { { "../../proj/src/TopLevel/Components/AddSub.vhd" "g_InvertB" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/AddSub.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg AddSub:g_ProgramCounterConstAdder\|OnesCompliment:g_InvertB\|invg:\\generated:0:notGate " "Elaborating entity \"invg\" for hierarchy \"AddSub:g_ProgramCounterConstAdder\|OnesCompliment:g_InvertB\|invg:\\generated:0:notGate\"" {  } { { "../../proj/src/TopLevel/Components/OnesCompliment.vhd" "\\generated:0:notGate" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/OnesCompliment.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N AddSub:g_ProgramCounterConstAdder\|mux2t1_N:g_SubtractionMux " "Elaborating entity \"mux2t1_N\" for hierarchy \"AddSub:g_ProgramCounterConstAdder\|mux2t1_N:g_SubtractionMux\"" {  } { { "../../proj/src/TopLevel/Components/AddSub.vhd" "g_SubtractionMux" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/AddSub.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 AddSub:g_ProgramCounterConstAdder\|mux2t1_N:g_SubtractionMux\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"AddSub:g_ProgramCounterConstAdder\|mux2t1_N:g_SubtractionMux\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/Components/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/mux2t1_N.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_Adder AddSub:g_ProgramCounterConstAdder\|N_Adder:g_Adder " "Elaborating entity \"N_Adder\" for hierarchy \"AddSub:g_ProgramCounterConstAdder\|N_Adder:g_Adder\"" {  } { { "../../proj/src/TopLevel/Components/AddSub.vhd" "g_Adder" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/AddSub.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder AddSub:g_ProgramCounterConstAdder\|N_Adder:g_Adder\|FullAdder:\\generated:0:Adder " "Elaborating entity \"FullAdder\" for hierarchy \"AddSub:g_ProgramCounterConstAdder\|N_Adder:g_Adder\|FullAdder:\\generated:0:Adder\"" {  } { { "../../proj/src/TopLevel/Components/N_Adder.vhd" "\\generated:0:Adder" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/N_Adder.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 AddSub:g_ProgramCounterConstAdder\|N_Adder:g_Adder\|FullAdder:\\generated:0:Adder\|org2:g_AoB " "Elaborating entity \"org2\" for hierarchy \"AddSub:g_ProgramCounterConstAdder\|N_Adder:g_Adder\|FullAdder:\\generated:0:Adder\|org2:g_AoB\"" {  } { { "../../proj/src/TopLevel/Components/FullAdder.vhd" "g_AoB" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/FullAdder.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 AddSub:g_ProgramCounterConstAdder\|N_Adder:g_Adder\|FullAdder:\\generated:0:Adder\|andg2:g_AaB " "Elaborating entity \"andg2\" for hierarchy \"AddSub:g_ProgramCounterConstAdder\|N_Adder:g_Adder\|FullAdder:\\generated:0:Adder\|andg2:g_AaB\"" {  } { { "../../proj/src/TopLevel/Components/FullAdder.vhd" "g_AaB" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/FullAdder.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 AddSub:g_ProgramCounterConstAdder\|N_Adder:g_Adder\|FullAdder:\\generated:0:Adder\|xorg2:g_AxB " "Elaborating entity \"xorg2\" for hierarchy \"AddSub:g_ProgramCounterConstAdder\|N_Adder:g_Adder\|FullAdder:\\generated:0:Adder\|xorg2:g_AxB\"" {  } { { "../../proj/src/TopLevel/Components/FullAdder.vhd" "g_AxB" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/FullAdder.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:g_ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:g_ControlUnit\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "g_ControlUnit" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmediateExtender ImmediateExtender:g_ImmediateGeneration " "Elaborating entity \"ImmediateExtender\" for hierarchy \"ImmediateExtender:g_ImmediateGeneration\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "g_ImmediateGeneration" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:g_RegisterFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:g_RegisterFile\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "g_RegisterFile" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister RegFile:g_RegisterFile\|nBitRegister:zero_Reg " "Elaborating entity \"nBitRegister\" for hierarchy \"RegFile:g_RegisterFile\|nBitRegister:zero_Reg\"" {  } { { "../../proj/src/TopLevel/Components/RegFile.vhd" "zero_Reg" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegFile.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg RegFile:g_RegisterFile\|nBitRegister:zero_Reg\|dffg:\\G_NBIT_REG:0:REG " "Elaborating entity \"dffg\" for hierarchy \"RegFile:g_RegisterFile\|nBitRegister:zero_Reg\|dffg:\\G_NBIT_REG:0:REG\"" {  } { { "../../proj/src/TopLevel/Components/nBitRegister.vhd" "\\G_NBIT_REG:0:REG" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/nBitRegister.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 RegFile:g_RegisterFile\|mux32t1:g_RS1MUX " "Elaborating entity \"mux32t1\" for hierarchy \"RegFile:g_RegisterFile\|mux32t1:g_RS1MUX\"" {  } { { "../../proj/src/TopLevel/Components/RegFile.vhd" "g_RS1MUX" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegFile.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterDecoder RegFile:g_RegisterFile\|RegisterDecoder:g_RdDec " "Elaborating entity \"RegisterDecoder\" for hierarchy \"RegFile:g_RegisterFile\|RegisterDecoder:g_RdDec\"" {  } { { "../../proj/src/TopLevel/Components/RegFile.vhd" "g_RdDec" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/RegFile.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:g_ALUControl " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:g_ALUControl\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "g_ALUControl" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:g_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:g_ALU\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "g_ALU" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub_n ALU:g_ALU\|addSub_n:g_AddSub " "Elaborating entity \"addSub_n\" for hierarchy \"ALU:g_ALU\|addSub_n:g_AddSub\"" {  } { { "../../proj/src/TopLevel/Components/ALU.vhd" "g_AddSub" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComp_n ALU:g_ALU\|addSub_n:g_AddSub\|onesComp_n:g_Comp " "Elaborating entity \"onesComp_n\" for hierarchy \"ALU:g_ALU\|addSub_n:g_AddSub\|onesComp_n:g_Comp\"" {  } { { "../../proj/src/TopLevel/Components/addSub_n.vhd" "g_Comp" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/addSub_n.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleAdder_n ALU:g_ALU\|addSub_n:g_AddSub\|rippleAdder_n:g_Rip " "Elaborating entity \"rippleAdder_n\" for hierarchy \"ALU:g_ALU\|addSub_n:g_AddSub\|rippleAdder_n:g_Rip\"" {  } { { "../../proj/src/TopLevel/Components/addSub_n.vhd" "g_Rip" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/addSub_n.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicModule ALU:g_ALU\|LogicModule:g_Logic " "Elaborating entity \"LogicModule\" for hierarchy \"ALU:g_ALU\|LogicModule:g_Logic\"" {  } { { "../../proj/src/TopLevel/Components/ALU.vhd" "g_Logic" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935855989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualShift ALU:g_ALU\|dualShift:g_BarrelShifter " "Elaborating entity \"dualShift\" for hierarchy \"ALU:g_ALU\|dualShift:g_BarrelShifter\"" {  } { { "../../proj/src/TopLevel/Components/ALU.vhd" "g_BarrelShifter" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935856000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rbshift ALU:g_ALU\|dualShift:g_BarrelShifter\|rbshift:rightShifter " "Elaborating entity \"rbshift\" for hierarchy \"ALU:g_ALU\|dualShift:g_BarrelShifter\|rbshift:rightShifter\"" {  } { { "../../proj/src/TopLevel/Components/dualShift.vhd" "rightShifter" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/dualShift.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935856006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFmux2t1 ALU:g_ALU\|dualShift:g_BarrelShifter\|rbshift:rightShifter\|DFmux2t1:\\g_valShiftArr:0:g_MuxMain:0:g_mux " "Elaborating entity \"DFmux2t1\" for hierarchy \"ALU:g_ALU\|dualShift:g_BarrelShifter\|rbshift:rightShifter\|DFmux2t1:\\g_valShiftArr:0:g_MuxMain:0:g_mux\"" {  } { { "../../proj/src/TopLevel/Components/rbshift.vhd" "\\g_valShiftArr:0:g_MuxMain:0:g_mux" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/rbshift.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935856238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare ALU:g_ALU\|Compare:g_Compare " "Elaborating entity \"Compare\" for hierarchy \"ALU:g_ALU\|Compare:g_Compare\"" {  } { { "../../proj/src/TopLevel/Components/ALU.vhd" "g_Compare" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935856308 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_Padding Compare.vhd(26) " "VHDL Signal Declaration warning at Compare.vhd(26): used explicit default value for signal \"s_Padding\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/Components/Compare.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/Compare.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761935856308 "|RISCV_Processor|ALU:g_ALU|Compare:g_Compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4t1 ALU:g_ALU\|Mux4t1:g_ModuleSelect " "Elaborating entity \"Mux4t1\" for hierarchy \"ALU:g_ALU\|Mux4t1:g_ModuleSelect\"" {  } { { "../../proj/src/TopLevel/Components/ALU.vhd" "g_ModuleSelect" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935856313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitMux4t1 ALU:g_ALU\|BitMux4t1:g_Flag_Select_Overflow " "Elaborating entity \"BitMux4t1\" for hierarchy \"ALU:g_ALU\|BitMux4t1:g_Flag_Select_Overflow\"" {  } { { "../../proj/src/TopLevel/Components/ALU.vhd" "g_Flag_Select_Overflow" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935856318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsNegative ALU:g_ALU\|IsNegative:g_IsNegative " "Elaborating entity \"IsNegative\" for hierarchy \"ALU:g_ALU\|IsNegative:g_IsNegative\"" {  } { { "../../proj/src/TopLevel/Components/ALU.vhd" "g_IsNegative" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935856322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsZero ALU:g_ALU\|IsZero:g_IsZero " "Elaborating entity \"IsZero\" for hierarchy \"ALU:g_ALU\|IsZero:g_IsZero\"" {  } { { "../../proj/src/TopLevel/Components/ALU.vhd" "g_IsZero" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/Components/ALU.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761935856325 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761935857170 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761935857170 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761935857170 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1761935857687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761935951159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761936002401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761936002401 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/jagaul/cpre381/Project1_Toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761936005848 "|RISCV_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761936005848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114596 " "Implemented 114596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761936005850 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761936005850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114497 " "Implemented 114497 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761936005850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761936005850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1204 " "Peak virtual memory: 1204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761936005924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 13:40:05 2025 " "Processing ended: Fri Oct 31 13:40:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761936005924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:38 " "Elapsed time: 00:02:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761936005924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761936005924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761936005924 ""}
