<!--
  Updated Profile README for: Arunachalam P
  Paste this into: Arunachalam-212223060022/Arunachalam-212223060022/README.md
-->

<!-- Gradient Title Banner -->
<p align="center">
  <svg width="100%" height="150" viewBox="0 0 900 150" xmlns="http://www.w3.org/2000/svg">
    <defs>
      <linearGradient id="grad" x1="0%" y1="0%" x2="100%" y2="0%">
        <stop offset="0%" stop-color="#4f46e5"/>
        <stop offset="50%" stop-color="#ec4899"/>
        <stop offset="100%" stop-color="#22c55e"/>
      </linearGradient>
      <filter id="glow">
        <feGaussianBlur stdDeviation="3.5" result="coloredBlur"/>
        <feMerge>
          <feMergeNode in="coloredBlur"/>
          <feMergeNode in="SourceGraphic"/>
        </feMerge>
      </filter>
    </defs>
    <rect x="20" y="20" width="860" height="110" rx="18" fill="url(#grad)" filter="url(#glow)" opacity="0.95"/>
    <text x="50%" y="85" font-size="32" text-anchor="middle" fill="white" font-family="Segoe UI, sans-serif">
      Hello there, I'm Arunachalam ğŸ‘‹
    </text>
  </svg>
</p>

<!-- Typing Animation (Smooth) -->
<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=20&duration=2200&pause=1100&color=58A6FF&center=true&vCenter=true&width=600&lines=ECE+student+who+likes+debugging+more+than+sleep;VLSI+%7C+RTL+Design+%7C+Embedded+Systems;From+concept+to+simulation+to+hardware;Building%2C+breaking%2C+and+fixing+on+loop."/>
</p>

---

## ğŸ”¥ About Me

Iâ€™m **Arunachalam**, an Electronics & Communication Engineering student who enjoys solving the kind of problems that require patience, logic, and sometimes talking to the hardware like it can hear me.

I'm not the â€œperfect-on-paperâ€ type â€”  
Iâ€™m the **try â†’ fail â†’ debug â†’ fix â†’ improve** type.  
Thatâ€™s where engineering feels real to me.

I gravitate toward things like:
- Digital logic that behaves *exactly* how you designed it  
- Embedded systems that do something meaningful in the real world  
- RTL design where every clock edge matters  
- Circuits that look simple but are secretly dramatic  

Iâ€™m currently exploring VLSI, RTL flows, FPGA design, and more structured embedded development.  
**Goal:** Become the engineer who understands both the system *and* the signal.

If youâ€™re doing something cool in hardware, VLSI, or embedded â€” Iâ€™ll probably want to hear about it.

---

<!-- Wave Divider -->
<p align="center">
  <svg width="100%" height="60" viewBox="0 0 900 60" xmlns="http://www.w3.org/2000/svg">
    <path d="M0 30 Q 160 0 320 30 T 640 30 T 900 30 V 60 H 0 Z" fill="#0b1020"/>
  </svg>
</p>

## ğŸš€ Tech Stack

<!-- 3D Icons -->
<p align="center">
  <img src="https://skillicons.dev/icons?i=c,cpp,python,arduino,bash,git,vscode,linux&theme=dark" />
</p>

### **Programming & HDL**
C Â· C++ Â· Python Â· Embedded C Â· Verilog Â· RTL

### **Electronics & Embedded**
ESP-32 Â· Arduino Â· IoT Â· Analog/Digital Electronics Â· Sensors & Actuators

### **VLSI, Circuits & EDA Tools**
Quartus Â· Vivado Â· Cadence Virtuoso Â· Multisim Â· LTspice Â· Proteus  
Schematic Design Â· PCB Layout

### **Simulation, Testing & Debug**
Timing Analysis Â· Logic Analysis Â· Testbench Creation  
RTL Synthesis Â· Debugging Â· Circuit Simulation

### **Tools**
Google Colab Â· MATLAB (Basics) Â· Git Â· VS Code Â· TinkerCAD Â· Arduino IDE

---

<!-- Wave Divider -->
<p align="center">
  <svg width="100%" height="60" viewBox="0 0 900 60" xmlns="http://www.w3.org/2000/svg">
    <path d="M0 40 Q 200 60 450 40 T 900 40 V 60 H 0 Z" fill="#020617"/>
  </svg>
</p>

## ğŸ§ª Projects

### ğŸ”¹ Indoor Navigation using A* Algorithm
Algorithm-driven indoor pathfinding using grid mapping and A*.

### ğŸ”¹ Smart Pill Dispenser using ESP-32
Automated scheduled pill dispenser with sensors and embedded logic.

### ğŸ”¹ Traffic Light Controller (FPGA + Verilog)
FSM-based traffic controller designed in Verilog and synthesized in Quartus.

---

<!-- Wave Divider -->
<p align="center">
  <svg width="100%" height="60" viewBox="0 0 900 60" xmlns="http://www.w3.org/2000/svg">
    <path d="M0 30 Q 240 0 480 30 T 900 30 V 60 H 0 Z" fill="#0b1020"/>
  </svg>
</p>

## ğŸ’¼ Experience

### ğŸ›  Intern â€“ NSIC Technical Services Centre (Jul 2024)
Circuit simulation, prototyping, hardware testing, and real-time analysis.

### ğŸ’» VLSI Intern â€“ Codec Technology (Nov 2024)
Hands-on Verilog, RTL, FPGA workflows, debugging & synthesis.

### ğŸ“˜ Freelance Teaching Professional (2023 â€“ Present)
STEM tutoring with a focus on conceptual understanding and progress.

---

## ğŸ“ Education

- **B.E. Electronics and Communication Engineering**  
  Saveetha Engineering College, Chennai  
  CGPA: 8.4 / 10

- **Higher Secondary (XII)**  
  DAV MHSS â€” 81%

---

## ğŸ”— Connect with Me

<p align="center">
  <a href="mailto:arunachalam862005@gmail.com">
    <img src="https://img.shields.io/badge/Email-Contact-red?style=for-the-badge&logo=gmail" />
  </a>
  <a href="https://github.com/Arunachalam-212223060022">
    <img src="https://img.shields.io/badge/GitHub-Profile-111?style=for-the-badge&logo=github" />
  </a>
  <a href="https://www.linkedin.com/in/arunachalam-p-12445b290">
    <img src="https://img.shields.io/badge/LinkedIn-Arunachalam-0A66C2?style=for-the-badge&logo=linkedin" />
  </a>
</p>

<p align="center">
  <sub>âœ¨ Appreciate you stopping by â€” have an amazing day.</sub>
</p>
