20:28:57 INFO  : Registering command handlers for SDK TCF services
20:28:57 INFO  : Launching XSCT server: xsct.bat -interactive E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.sdk\temp_xsdb_launch_script.tcl
20:28:59 INFO  : XSCT server has started successfully.
20:29:01 INFO  : Processing command line option -hwspec E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/top.hdf.
20:29:01 INFO  : Successfully done setting XSCT server connection channel  
20:29:01 INFO  : Successfully done setting SDK workspace  
20:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:32:57 INFO  : FPGA configured successfully with bitstream "E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/top_hw_platform_0/top.bit"
20:35:05 INFO  : Invoking Bootgen: bootgen -image HelloW.bif -arch zynq -o E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.sdk\HelloW\bootimage\BOOT.bin
20:35:05 INFO  : Creating new bif file E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.sdk\HelloW\bootimage\HelloW.bif
20:35:06 INFO  : Bootgen command execution is done.
20:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:54:42 INFO  : FPGA configured successfully with bitstream "E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/top_hw_platform_0/top.bit"
23:13:05 INFO  : Launching XSCT server: xsct.bat -interactive E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.sdk\temp_xsdb_launch_script.tcl
23:13:07 INFO  : XSCT server has started successfully.
23:13:07 INFO  : Successfully done setting XSCT server connection channel  
23:13:09 INFO  : Successfully done setting SDK workspace  
23:13:16 INFO  : Registering command handlers for SDK TCF services
23:13:16 INFO  : Processing command line option -hwspec E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper.hdf.
23:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:16:01 INFO  : 'fpga -state' command is executed.
23:16:10 INFO  : Memory regions updated for context APU
23:16:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:16:25 INFO  : FPGA configured successfully with bitstream "E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper_hw_platform_0/HPS_wrapper.bit"
23:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:16:33 INFO  : 'fpga -state' command is executed.
23:16:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:16:34 INFO  : 'jtag frequency' command is executed.
23:16:34 INFO  : Sourcing of 'E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:34 INFO  : Context for 'APU' is selected.
23:16:34 INFO  : Hardware design information is loaded from 'E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper_hw_platform_0/system.hdf'.
23:16:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:34 INFO  : Context for 'APU' is selected.
23:16:34 INFO  : 'stop' command is executed.
23:16:34 INFO  : 'ps7_init' command is executed.
23:16:34 INFO  : 'ps7_post_config' command is executed.
23:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:34 INFO  : The application 'E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/UART_HelloWorld/Debug/UART_HelloWorld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/UART_HelloWorld/Debug/UART_HelloWorld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:34 INFO  : Memory regions updated for context APU
23:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:34 INFO  : 'con' command is executed.
23:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:16:35 INFO  : Launch script is exported to file 'E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_helloworld.elf_on_local.tcl'
23:17:16 INFO  : Disconnected from the channel tcfchan#1.
23:18:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:18:43 INFO  : 'fpga -state' command is executed.
23:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:18:43 INFO  : 'jtag frequency' command is executed.
23:18:43 INFO  : Sourcing of 'E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:43 INFO  : Context for 'APU' is selected.
23:18:43 INFO  : Hardware design information is loaded from 'E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper_hw_platform_0/system.hdf'.
23:18:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:43 INFO  : Context for 'APU' is selected.
23:18:43 INFO  : 'stop' command is executed.
23:18:44 INFO  : 'ps7_init' command is executed.
23:18:44 INFO  : 'ps7_post_config' command is executed.
23:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:44 INFO  : The application 'E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/UART_HelloWorld/Debug/UART_HelloWorld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/UART_HelloWorld/Debug/UART_HelloWorld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:44 INFO  : Memory regions updated for context APU
23:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:44 INFO  : 'con' command is executed.
23:18:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:18:44 INFO  : Launch script is exported to file 'E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_helloworld.elf_on_local.tcl'
23:20:58 INFO  : Registering command handlers for SDK TCF services
23:20:58 INFO  : Launching XSCT server: xsct.bat -interactive E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.sdk\temp_xsdb_launch_script.tcl
23:21:00 INFO  : XSCT server has started successfully.
23:21:00 INFO  : Processing command line option -hwspec E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper.hdf.
23:21:00 INFO  : Successfully done setting XSCT server connection channel  
23:21:00 INFO  : Successfully done setting SDK workspace  
23:21:01 INFO  : Checking for hwspec changes in the project HPS_wrapper_hw_platform_0.
23:21:28 INFO  : Registering command handlers for SDK TCF services
23:21:28 INFO  : Launching XSCT server: xsct.bat -interactive E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.sdk\temp_xsdb_launch_script.tcl
23:21:30 INFO  : XSCT server has started successfully.
23:21:30 INFO  : Successfully done setting XSCT server connection channel  
23:21:30 INFO  : Successfully done setting SDK workspace  
23:21:30 INFO  : Processing command line option -hwspec E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HPS_wrapper.hdf.
23:21:31 INFO  : Checking for hwspec changes in the project HPS_wrapper_hw_platform_0.
23:23:18 INFO  : Invoking Bootgen: bootgen -image UART_HelloWorld.bif -arch zynq -o E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.sdk\UART_HelloWorld\bootimage\BOOT.bin
23:23:18 INFO  : Creating new bif file E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.sdk\UART_HelloWorld\bootimage\UART_HelloWorld.bif
23:23:20 INFO  : Bootgen command execution is done.
