
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003523                       # Number of seconds simulated
sim_ticks                                  3522658374                       # Number of ticks simulated
final_tick                               531533437674                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152317                       # Simulator instruction rate (inst/s)
host_op_rate                                   192499                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 265195                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891572                       # Number of bytes of host memory used
host_seconds                                 13283.29                       # Real time elapsed on the host
sim_insts                                  2023271251                       # Number of instructions simulated
sim_ops                                    2557025878                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        68608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        62720                       # Number of bytes read from this memory
system.physmem.bytes_read::total               141824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        94080                       # Number of bytes written to this memory
system.physmem.bytes_written::total             94080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          536                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          490                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1108                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             735                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  735                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1562456                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19476200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1417112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17804735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40260504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1562456                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1417112                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2979568                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26707103                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26707103                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26707103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1562456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19476200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1417112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17804735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               66967607                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8447623                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3191981                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2598992                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211427                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1324292                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1241052                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          341016                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9362                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3286982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17436520                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3191981                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582068                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3653107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1139568                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        459436                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1612977                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8324547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.595200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.375885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4671440     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254684      3.06%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          264111      3.17%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419258      5.04%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197991      2.38%     69.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282326      3.39%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189419      2.28%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          139471      1.68%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1905847     22.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8324547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377856                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.064074                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3460773                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       414629                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3496181                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29161                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923792                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542656                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20835125                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4577                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923792                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3635528                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          99801                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        88615                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3348674                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       228127                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20084695                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        132167                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        67006                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28112621                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93645215                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93645215                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10952170                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3452                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1760                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           596750                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1867302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       966116                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10059                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       399729                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18823644                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14948074                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26373                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6483315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20026915                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8324547                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.795662                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.926252                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2852706     34.27%     34.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1796094     21.58%     55.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1221605     14.67%     70.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       801471      9.63%     80.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       719285      8.64%     88.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       409260      4.92%     93.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       365489      4.39%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81113      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77524      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8324547                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         113044     78.30%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15816     10.96%     89.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15509     10.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12478443     83.48%     83.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198712      1.33%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1485119      9.94%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       784112      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14948074                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.769501                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144369                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009658                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38391432                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25310553                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14523685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15092443                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21441                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       744227                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       255304                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923792                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58467                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12268                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18827117                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47429                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1867302                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       966116                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1756                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9953                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127137                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245809                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14680259                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1385362                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       267810                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2144113                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086586                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            758751                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.737798                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14534859                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14523685                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9533129                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27105582                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.719263                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351704                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6514767                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213248                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7400755                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.663663                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173705                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2804850     37.90%     37.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2106963     28.47%     66.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836216     11.30%     77.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420657      5.68%     83.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       389950      5.27%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179806      2.43%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       193553      2.62%     93.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        99233      1.34%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369527      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7400755                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369527                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25858187                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38579100                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 123076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844762                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844762                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.183765                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.183765                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65916146                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20140808                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19177158                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8447623                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3135724                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2555077                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212532                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1282222                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1221118                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330773                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9486                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3285787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17106110                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3135724                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1551891                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3793629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1092492                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        460920                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1609542                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85836                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8418393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.514073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.325836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4624764     54.94%     54.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          393446      4.67%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          392158      4.66%     64.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          486619      5.78%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          151514      1.80%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          190273      2.26%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          160543      1.91%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          146450      1.74%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1872626     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8418393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371196                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.024961                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3445719                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       434621                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3625906                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34439                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        877707                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530359                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          337                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20397058                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2001                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        877707                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3601904                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48144                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       205730                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3501803                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       183099                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19695547                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113493                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49302                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27651912                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91767048                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91767048                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17161882                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10490030                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3622                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1916                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           503380                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1826628                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       944942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8632                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       291705                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18516060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3631                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14908298                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31533                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6178890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18658646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          150                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8418393                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910562                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2986184     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1751237     20.80%     56.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1169975     13.90%     70.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       813840      9.67%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       808910      9.61%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389423      4.63%     94.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       369188      4.39%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59380      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70256      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8418393                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94588     75.60%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15770     12.60%     88.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14757     11.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12459165     83.57%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186644      1.25%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1702      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1475828      9.90%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       784959      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14908298                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764792                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125115                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008392                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38391637                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24698693                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14492037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15033413                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18043                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       706330                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233589                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        877707                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25328                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4321                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18519695                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1826628                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       944942                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1899                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128197                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120212                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248409                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14650603                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1377200                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       257695                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2135962                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2092374                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            758762                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734287                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14509051                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14492037                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9411214                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26557400                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.715517                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354373                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9983120                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12306231                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6213512                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214066                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7540686                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631978                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.162685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2965660     39.33%     39.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2061167     27.33%     66.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       838632     11.12%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       454679      6.03%     83.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399661      5.30%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       162908      2.16%     91.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182943      2.43%     93.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       107367      1.42%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       367669      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7540686                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9983120                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12306231                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1831651                       # Number of memory references committed
system.switch_cpus1.commit.loads              1120298                       # Number of loads committed
system.switch_cpus1.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1785787                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11078100                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254354                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       367669                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25692578                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37918003                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9983120                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12306231                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9983120                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846191                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846191                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181767                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181767                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65762046                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20143045                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18839425                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3474                       # number of misc regfile writes
system.l20.replacements                           579                       # number of replacements
system.l20.tagsinuse                      8189.809009                       # Cycle average of tags in use
system.l20.total_refs                          358156                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8767                       # Sample count of references to valid blocks.
system.l20.avg_refs                         40.852743                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          269.805590                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.433543                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   247.043337                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7634.526539                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.032935                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004692                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.030157                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.931949                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999733                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3797                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3799                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1110                       # number of Writeback hits
system.l20.Writeback_hits::total                 1110                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3849                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3851                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3849                       # number of overall hits
system.l20.overall_hits::total                   3851                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          536                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  579                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          536                       # number of demand (read+write) misses
system.l20.demand_misses::total                   579                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          536                       # number of overall misses
system.l20.overall_misses::total                  579                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      7196702                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     49836217                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       57032919                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      7196702                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     49836217                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        57032919                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      7196702                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     49836217                       # number of overall miss cycles
system.l20.overall_miss_latency::total       57032919                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4333                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4378                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1110                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1110                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4385                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4385                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.123702                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.132252                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.122235                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130700                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.122235                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130700                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 167365.162791                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92978.016791                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98502.450777                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 167365.162791                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92978.016791                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98502.450777                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 167365.162791                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92978.016791                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98502.450777                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 378                       # number of writebacks
system.l20.writebacks::total                      378                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          536                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             579                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          536                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              579                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          536                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             579                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6880508                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     45858728                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     52739236                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6880508                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     45858728                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     52739236                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6880508                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     45858728                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     52739236                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.123702                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.132252                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.122235                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130700                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.122235                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130700                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160011.813953                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85557.328358                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91086.763385                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 160011.813953                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85557.328358                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91086.763385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 160011.813953                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85557.328358                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91086.763385                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           529                       # number of replacements
system.l21.tagsinuse                      8190.490517                       # Cycle average of tags in use
system.l21.total_refs                          322677                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8718                       # Sample count of references to valid blocks.
system.l21.avg_refs                         37.012732                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          394.260756                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.202601                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   252.322162                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7506.704998                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.048128                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004541                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.030801                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.916346                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999816                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3368                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3369                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1055                       # number of Writeback hits
system.l21.Writeback_hits::total                 1055                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   42                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3410                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3411                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3410                       # number of overall hits
system.l21.overall_hits::total                   3411                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          490                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  529                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          490                       # number of demand (read+write) misses
system.l21.demand_misses::total                   529                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          490                       # number of overall misses
system.l21.overall_misses::total                  529                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5625228                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     42466758                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       48091986                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5625228                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     42466758                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        48091986                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5625228                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     42466758                       # number of overall miss cycles
system.l21.overall_miss_latency::total       48091986                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3858                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3898                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1055                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1055                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               42                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3900                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3940                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3900                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3940                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.127009                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.135711                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125641                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.134264                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125641                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.134264                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 144236.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86666.853061                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90911.126654                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 144236.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86666.853061                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90911.126654                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 144236.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86666.853061                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90911.126654                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 357                       # number of writebacks
system.l21.writebacks::total                      357                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          490                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             529                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          490                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              529                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          490                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             529                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5327370                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     38652766                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     43980136                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5327370                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     38652766                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     43980136                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5327370                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     38652766                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     43980136                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.127009                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.135711                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125641                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.134264                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125641                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.134264                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 136599.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78883.195918                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83138.253308                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 136599.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78883.195918                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83138.253308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 136599.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78883.195918                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83138.253308                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               502.291961                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001621728                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1975585.262327                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.291961                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064570                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804955                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1612913                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1612913                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1612913                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1612913                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1612913                       # number of overall hits
system.cpu0.icache.overall_hits::total        1612913                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     11423533                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11423533                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     11423533                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11423533                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     11423533                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11423533                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1612977                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1612977                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1612977                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1612977                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1612977                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1612977                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 178492.703125                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 178492.703125                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 178492.703125                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 178492.703125                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 178492.703125                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 178492.703125                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7359624                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7359624                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7359624                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7359624                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7359624                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7359624                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163547.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163547.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163547.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163547.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163547.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163547.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4385                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153342415                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4641                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33040.813402                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   221.971434                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    34.028566                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.867076                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.132924                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1084840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1084840                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707195                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707195                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1717                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1717                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1792035                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1792035                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1792035                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1792035                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10796                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10796                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10964                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10964                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10964                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10964                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    410742732                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    410742732                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5447065                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5447065                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    416189797                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    416189797                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    416189797                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    416189797                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1095636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1095636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802999                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802999                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802999                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802999                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009854                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000238                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000238                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006081                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006081                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006081                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006081                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 38045.825491                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38045.825491                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32423.005952                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32423.005952                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37959.667731                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37959.667731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37959.667731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37959.667731                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1110                       # number of writebacks
system.cpu0.dcache.writebacks::total             1110                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6463                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6579                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6579                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6579                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6579                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4333                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4333                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4385                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4385                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4385                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4385                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     80105442                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     80105442                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1163953                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1163953                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     81269395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     81269395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     81269395                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     81269395                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18487.293330                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18487.293330                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22383.711538                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22383.711538                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18533.499430                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18533.499430                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18533.499430                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18533.499430                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.188045                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004906391                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1978162.187008                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.188045                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061199                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.811199                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1609490                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1609490                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1609490                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1609490                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1609490                       # number of overall hits
system.cpu1.icache.overall_hits::total        1609490                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7217678                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7217678                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7217678                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7217678                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7217678                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7217678                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1609542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1609542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1609542                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1609542                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1609542                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1609542                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138801.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138801.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138801.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138801.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138801.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138801.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5772361                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5772361                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5772361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5772361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5772361                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5772361                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 144309.025000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 144309.025000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 144309.025000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 144309.025000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 144309.025000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 144309.025000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3900                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148401558                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4156                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35707.785852                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.509423                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.490577                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.865271                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.134729                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1080031                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1080031                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       707592                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707592                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1836                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1836                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1737                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1737                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1787623                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1787623                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1787623                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1787623                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7552                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7552                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7720                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7720                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7720                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    227957014                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    227957014                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5395541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5395541                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    233352555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    233352555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    233352555                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    233352555                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1087583                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1087583                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       707760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       707760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1737                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1737                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1795343                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1795343                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1795343                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1795343                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006944                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006944                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000237                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000237                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004300                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004300                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004300                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004300                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30184.985964                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30184.985964                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32116.315476                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32116.315476                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30227.014896                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30227.014896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30227.014896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30227.014896                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1055                       # number of writebacks
system.cpu1.dcache.writebacks::total             1055                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3694                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3694                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          126                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3820                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3820                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3820                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3820                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3858                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3858                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3900                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3900                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3900                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3900                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     73519556                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     73519556                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       930715                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       930715                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     74450271                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     74450271                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     74450271                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     74450271                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002172                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002172                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19056.390876                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19056.390876                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22159.880952                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22159.880952                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19089.813077                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19089.813077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19089.813077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19089.813077                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
