#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-600-g9369d6db)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55561f5d11f0 .scope module, "BUF" "BUF" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
o0x7f439a0ec018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55561f4e99c0 .functor BUFZ 1, o0x7f439a0ec018, C4<0>, C4<0>, C4<0>;
v0x55561f5f1700_0 .net "A", 0 0, o0x7f439a0ec018;  0 drivers
v0x55561f5e0e40_0 .net "Y", 0 0, L_0x55561f4e99c0;  1 drivers
S_0x55561f5d3010 .scope module, "DFF" "DFF" 2 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
o0x7f439a0ec0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55561f5dc5f0_0 .net "C", 0 0, o0x7f439a0ec0d8;  0 drivers
o0x7f439a0ec108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55561f5d6a60_0 .net "D", 0 0, o0x7f439a0ec108;  0 drivers
v0x55561f5fe140_0 .var "Q", 0 0;
E_0x55561f5aa2d0 .event posedge, v0x55561f5dc5f0_0;
S_0x55561f5d2e20 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "R";
o0x7f439a0ec1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55561f5f96f0_0 .net "C", 0 0, o0x7f439a0ec1f8;  0 drivers
o0x7f439a0ec228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55561f5f8720_0 .net "D", 0 0, o0x7f439a0ec228;  0 drivers
v0x55561f618430_0 .var "Q", 0 0;
o0x7f439a0ec288 .functor BUFZ 1, C4<z>; HiZ drive
v0x55561f6184d0_0 .net "R", 0 0, o0x7f439a0ec288;  0 drivers
o0x7f439a0ec2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55561f618590_0 .net "S", 0 0, o0x7f439a0ec2b8;  0 drivers
E_0x55561f50a800 .event posedge, v0x55561f6184d0_0, v0x55561f618590_0, v0x55561f5f96f0_0;
S_0x55561f5acc80 .scope module, "NAND" "NAND" 2 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
o0x7f439a0ec3d8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f439a0ec408 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55561f4e98b0 .functor AND 1, o0x7f439a0ec3d8, o0x7f439a0ec408, C4<1>, C4<1>;
L_0x55561f522320 .functor NOT 1, L_0x55561f4e98b0, C4<0>, C4<0>, C4<0>;
v0x55561f618740_0 .net "A", 0 0, o0x7f439a0ec3d8;  0 drivers
v0x55561f618820_0 .net "B", 0 0, o0x7f439a0ec408;  0 drivers
v0x55561f6188e0_0 .net "Y", 0 0, L_0x55561f522320;  1 drivers
v0x55561f618980_0 .net *"_s0", 0 0, L_0x55561f4e98b0;  1 drivers
S_0x55561f5ace10 .scope module, "NOR" "NOR" 2 20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
o0x7f439a0ec528 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f439a0ec558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55561f522210 .functor OR 1, o0x7f439a0ec528, o0x7f439a0ec558, C4<0>, C4<0>;
L_0x55561f588ac0 .functor NOT 1, L_0x55561f522210, C4<0>, C4<0>, C4<0>;
v0x55561f618ae0_0 .net "A", 0 0, o0x7f439a0ec528;  0 drivers
v0x55561f618ba0_0 .net "B", 0 0, o0x7f439a0ec558;  0 drivers
v0x55561f618c60_0 .net "Y", 0 0, L_0x55561f588ac0;  1 drivers
v0x55561f618d00_0 .net *"_s0", 0 0, L_0x55561f522210;  1 drivers
S_0x55561f5adaf0 .scope module, "NOT" "NOT" 2 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
o0x7f439a0ec678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55561f585110 .functor NOT 1, o0x7f439a0ec678, C4<0>, C4<0>, C4<0>;
v0x55561f618e60_0 .net "A", 0 0, o0x7f439a0ec678;  0 drivers
v0x55561f618f20_0 .net "Y", 0 0, L_0x55561f585110;  1 drivers
S_0x55561f5adc80 .scope module, "bancoEV" "bancoEV" 3 7;
 .timescale -9 -12;
v0x55561f62f5e0_0 .net "active_out_cond", 0 0, v0x55561f61fe60_0;  1 drivers
v0x55561f62f6a0_0 .net "aeDF_i", 1 0, v0x55561f62e090_0;  1 drivers
v0x55561f62f760_0 .net "aeMF_i", 1 0, v0x55561f62e1a0_0;  1 drivers
v0x55561f62f800_0 .net "aeVC_i", 3 0, v0x55561f62e290_0;  1 drivers
v0x55561f62f8c0_0 .net "afDF_i", 1 0, v0x55561f62e3a0_0;  1 drivers
v0x55561f62f9d0_0 .net "afMF_i", 1 0, v0x55561f62e500_0;  1 drivers
v0x55561f62fa90_0 .net "afVC_i", 3 0, v0x55561f62e610_0;  1 drivers
v0x55561f62fb50_0 .net "clk", 0 0, v0x55561f62e720_0;  1 drivers
v0x55561f62fe00_0 .net "data_in", 5 0, v0x55561f62e7c0_0;  1 drivers
v0x55561f62ff50_0 .net "data_out_0_cond", 5 0, v0x55561f61ada0_0;  1 drivers
v0x55561f630010_0 .net "data_out_1_cond", 5 0, v0x55561f61d210_0;  1 drivers
v0x55561f6300d0_0 .net "error_out_cond", 4 0, v0x55561f620ca0_0;  1 drivers
v0x55561f630190_0 .net "fifo_empty_d0", 0 0, v0x55561f61af20_0;  1 drivers
v0x55561f630230_0 .net "fifo_empty_d1", 0 0, v0x55561f61d420_0;  1 drivers
v0x55561f6302d0_0 .net "fifo_pause_main", 0 0, v0x55561f623c10_0;  1 drivers
v0x55561f630370_0 .net "idle_out_cond", 0 0, v0x55561f620f40_0;  1 drivers
v0x55561f630410_0 .net "init", 0 0, v0x55561f62ef20_0;  1 drivers
v0x55561f6304b0_0 .net "pop_d0", 0 0, v0x55561f62f010_0;  1 drivers
v0x55561f630550_0 .net "pop_d1", 0 0, v0x55561f62f0b0_0;  1 drivers
v0x55561f630680_0 .net "push_main", 0 0, v0x55561f62f150_0;  1 drivers
v0x55561f6307b0_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  1 drivers
S_0x55561f619040 .scope module, "cond" "arqui" 3 35, 4 28 0, S_0x55561f5adc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 6 "data_in";
    .port_info 3 /INPUT 1 "push_main";
    .port_info 4 /INPUT 1 "pop_d0";
    .port_info 5 /INPUT 1 "pop_d1";
    .port_info 6 /INPUT 1 "init";
    .port_info 7 /INPUT 2 "afMF_i";
    .port_info 8 /INPUT 2 "aeMF_i";
    .port_info 9 /INPUT 4 "afVC_i";
    .port_info 10 /INPUT 4 "aeVC_i";
    .port_info 11 /INPUT 2 "afDF_i";
    .port_info 12 /INPUT 2 "aeDF_i";
    .port_info 13 /OUTPUT 1 "fifo_pause_main";
    .port_info 14 /OUTPUT 1 "fifo_empty_d0";
    .port_info 15 /OUTPUT 1 "fifo_empty_d1";
    .port_info 16 /OUTPUT 5 "error_out_cond";
    .port_info 17 /OUTPUT 1 "active_out_cond";
    .port_info 18 /OUTPUT 1 "idle_out_cond";
    .port_info 19 /OUTPUT 6 "data_out_0_cond";
    .port_info 20 /OUTPUT 6 "data_out_1_cond";
P_0x55561f619220 .param/l "DATA_SIZE" 0 4 28, +C4<00000000000000000000000000000110>;
v0x55561f62a7a0_0 .var "FIFO_empties", 4 0;
v0x55561f62a8b0_0 .var "FIFO_errors", 4 0;
v0x55561f62a980_0 .net "active_out_cond", 0 0, v0x55561f61fe60_0;  alias, 1 drivers
v0x55561f62aa80_0 .net "aeDF_i", 1 0, v0x55561f62e090_0;  alias, 1 drivers
v0x55561f62ab50_0 .net "aeD_o", 1 0, v0x55561f620010_0;  1 drivers
v0x55561f62ac40_0 .net "aeMF_i", 1 0, v0x55561f62e1a0_0;  alias, 1 drivers
v0x55561f62ace0_0 .net "aeMF_o", 1 0, v0x55561f620250_0;  1 drivers
v0x55561f62add0_0 .net "aeVC_i", 3 0, v0x55561f62e290_0;  alias, 1 drivers
v0x55561f62ae70_0 .net "aeVC_o", 3 0, v0x55561f620410_0;  1 drivers
v0x55561f62af10_0 .net "afDF_i", 1 0, v0x55561f62e3a0_0;  alias, 1 drivers
v0x55561f62b000_0 .net "afD_o", 1 0, v0x55561f6205d0_0;  1 drivers
v0x55561f62b0a0_0 .net "afMF_i", 1 0, v0x55561f62e500_0;  alias, 1 drivers
v0x55561f62b190_0 .net "afMF_o", 1 0, v0x55561f620770_0;  1 drivers
v0x55561f62b230_0 .net "afVC_i", 3 0, v0x55561f62e610_0;  alias, 1 drivers
v0x55561f62b2f0_0 .net "afVC_o", 3 0, v0x55561f620930_0;  1 drivers
v0x55561f62b390_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f62b430_0 .net "data_d0", 5 0, v0x55561f61e280_0;  1 drivers
v0x55561f62b600_0 .net "data_d1", 5 0, v0x55561f61e340_0;  1 drivers
v0x55561f62b6c0_0 .net "data_demux_d", 5 0, v0x55561f624760_0;  1 drivers
v0x55561f62b7d0_0 .net "data_demux_vc", 5 0, v0x55561f622a70_0;  1 drivers
v0x55561f62b890_0 .net "data_in", 5 0, v0x55561f62e7c0_0;  alias, 1 drivers
v0x55561f62b9a0_0 .net "data_mux_0", 5 0, v0x55561f627400_0;  1 drivers
v0x55561f62bab0_0 .net "data_mux_1", 5 0, v0x55561f629b10_0;  1 drivers
v0x55561f62bbc0_0 .net "data_out_0_cond", 5 0, v0x55561f61ada0_0;  alias, 1 drivers
v0x55561f62bc80_0 .net "data_out_1_cond", 5 0, v0x55561f61d210_0;  alias, 1 drivers
v0x55561f62bd20_0 .net "data_vc0", 5 0, v0x55561f61eec0_0;  1 drivers
v0x55561f62bdc0_0 .net "data_vc1", 5 0, v0x55561f61ef80_0;  1 drivers
v0x55561f62be80_0 .net "error_out_cond", 4 0, v0x55561f620ca0_0;  alias, 1 drivers
v0x55561f62bf40_0 .net "fifo_empty_d0", 0 0, v0x55561f61af20_0;  alias, 1 drivers
v0x55561f62bfe0_0 .net "fifo_empty_d1", 0 0, v0x55561f61d420_0;  alias, 1 drivers
v0x55561f62c0b0_0 .net "fifo_empty_main", 0 0, v0x55561f623a00_0;  1 drivers
v0x55561f62c1a0_0 .net "fifo_empty_vc0", 0 0, v0x55561f627780_0;  1 drivers
v0x55561f62c290_0 .net "fifo_empty_vc1", 0 0, v0x55561f629e60_0;  1 drivers
v0x55561f62c590_0 .net "fifo_error_d0", 0 0, v0x55561f61afe0_0;  1 drivers
v0x55561f62c630_0 .net "fifo_error_d1", 0 0, v0x55561f61d4e0_0;  1 drivers
v0x55561f62c6d0_0 .net "fifo_error_main", 0 0, v0x55561f623aa0_0;  1 drivers
v0x55561f62c7c0_0 .net "fifo_error_vc0", 0 0, v0x55561f627820_0;  1 drivers
v0x55561f62c860_0 .net "fifo_error_vc1", 0 0, v0x55561f629f00_0;  1 drivers
v0x55561f62c900_0 .net "fifo_pause_d0", 0 0, v0x55561f61b160_0;  1 drivers
v0x55561f62c9f0_0 .net "fifo_pause_d1", 0 0, v0x55561f61d660_0;  1 drivers
v0x55561f62cae0_0 .net "fifo_pause_main", 0 0, v0x55561f623c10_0;  alias, 1 drivers
v0x55561f62cb80_0 .net "fifo_pause_vc0", 0 0, v0x55561f627980_0;  1 drivers
v0x55561f62cc70_0 .net "fifo_pause_vc1", 0 0, v0x55561f62a060_0;  1 drivers
v0x55561f62cd60_0 .net "idle_out_cond", 0 0, v0x55561f620f40_0;  alias, 1 drivers
v0x55561f62ce00_0 .net "init", 0 0, v0x55561f62ef20_0;  alias, 1 drivers
v0x55561f62cea0_0 .net "pop_b", 0 0, v0x55561f621a30_0;  1 drivers
v0x55561f62cf40_0 .net "pop_b0", 0 0, v0x55561f6254d0_0;  1 drivers
v0x55561f62d010_0 .net "pop_b1", 0 0, v0x55561f6255c0_0;  1 drivers
v0x55561f62d0e0_0 .net "pop_d0", 0 0, v0x55561f62f010_0;  alias, 1 drivers
v0x55561f62d1d0_0 .net "pop_d1", 0 0, v0x55561f62f0b0_0;  alias, 1 drivers
o0x7f439a0eead8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55561f62d2c0_0 .net "pop_delay_vc0", 0 0, o0x7f439a0eead8;  0 drivers
o0x7f439a0eeb08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55561f62d360_0 .net "pop_delay_vc1", 0 0, o0x7f439a0eeb08;  0 drivers
v0x55561f62d400_0 .net "pop_main", 0 0, v0x55561f621b40_0;  1 drivers
v0x55561f62d4a0_0 .net "pop_vc0", 0 0, v0x55561f625660_0;  1 drivers
v0x55561f62d540_0 .net "pop_vc1", 0 0, v0x55561f625700_0;  1 drivers
v0x55561f62d5e0_0 .net "push_d0", 0 0, v0x55561f61e510_0;  1 drivers
v0x55561f62d680_0 .net "push_d1", 0 0, v0x55561f61e650_0;  1 drivers
v0x55561f62d720_0 .net "push_main", 0 0, v0x55561f62f150_0;  alias, 1 drivers
v0x55561f62d810_0 .net "push_vc0", 0 0, v0x55561f61f060_0;  1 drivers
v0x55561f62d8b0_0 .net "push_vc1", 0 0, v0x55561f61f170_0;  1 drivers
v0x55561f62d950_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f62d9f0_0 .net "valid_out_main", 0 0, v0x55561f621ca0_0;  1 drivers
E_0x55561f603060/0 .event edge, v0x55561f61a3e0_0, v0x55561f621730_0, v0x55561f625190_0, v0x55561f625270_0;
E_0x55561f603060/1 .event edge, v0x55561f61af20_0, v0x55561f61d420_0, v0x55561f621810_0, v0x55561f627820_0;
E_0x55561f603060/2 .event edge, v0x55561f629f00_0, v0x55561f61afe0_0, v0x55561f61d4e0_0;
E_0x55561f603060 .event/or E_0x55561f603060/0, E_0x55561f603060/1, E_0x55561f603060/2;
S_0x55561f619540 .scope module, "d0" "fifo_d0" 4 223, 5 5 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "pop_d0";
    .port_info 3 /INPUT 1 "push_d0";
    .port_info 4 /INPUT 6 "data_d0";
    .port_info 5 /INPUT 2 "afD_o";
    .port_info 6 /INPUT 2 "aeD_o";
    .port_info 7 /OUTPUT 1 "fifo_empty_d0";
    .port_info 8 /OUTPUT 6 "data_out_0_cond";
    .port_info 9 /OUTPUT 1 "fifo_error_d0";
    .port_info 10 /OUTPUT 1 "fifo_pause_d0";
P_0x55561f6031d0 .param/l "DATA_SIZE" 0 5 7, +C4<00000000000000000000000000000110>;
P_0x55561f603210 .param/l "MAIN_QUEUE_SIZE" 0 5 8, +C4<00000000000000000000000000000010>;
v0x55561f61a740_0 .net "aeD_o", 1 0, v0x55561f620010_0;  alias, 1 drivers
v0x55561f61a840_0 .net "afD_o", 1 0, v0x55561f6205d0_0;  alias, 1 drivers
v0x55561f61a920_0 .var "almost_empty", 0 0;
v0x55561f61a9c0_0 .var "almost_full", 0 0;
v0x55561f61aa80_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f61ab20_0 .var "data_count", 5 0;
v0x55561f61abe0_0 .net "data_d0", 5 0, v0x55561f61e280_0;  alias, 1 drivers
v0x55561f61acd0_0 .net "data_out", 5 0, v0x55561f619f90_0;  1 drivers
v0x55561f61ada0_0 .var "data_out_0_cond", 5 0;
v0x55561f61ae60_0 .var "datamod", 0 0;
v0x55561f61af20_0 .var "fifo_empty_d0", 0 0;
v0x55561f61afe0_0 .var "fifo_error_d0", 0 0;
v0x55561f61b0a0_0 .var "fifo_full", 0 0;
v0x55561f61b160_0 .var "fifo_pause_d0", 0 0;
v0x55561f61b220_0 .net "pop_d0", 0 0, v0x55561f62f010_0;  alias, 1 drivers
v0x55561f61b2f0_0 .net "push_d0", 0 0, v0x55561f61e510_0;  alias, 1 drivers
v0x55561f61b3c0_0 .var "rd_ptr", 1 0;
v0x55561f61b5a0_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f61b670_0 .var "wr_ptr", 1 0;
E_0x55561f6034c0/0 .event edge, v0x55561f61a3e0_0, v0x55561f61ab20_0, v0x55561f61a840_0, v0x55561f61a740_0;
E_0x55561f6034c0/1 .event edge, v0x55561f61a580_0, v0x55561f61b0a0_0, v0x55561f61a320_0, v0x55561f61af20_0;
E_0x55561f6034c0 .event/or E_0x55561f6034c0/0, E_0x55561f6034c0/1;
S_0x55561f6198b0 .scope module, "mem_d0" "RAM_memory" 5 48, 6 3 0, S_0x55561f619540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /INPUT 2 "wr_ptr";
    .port_info 6 /INPUT 2 "rd_ptr";
    .port_info 7 /OUTPUT 6 "data_out";
P_0x55561f5ffd90 .param/l "DATA_SIZE" 0 6 5, +C4<00000000000000000000000000000110>;
P_0x55561f5ffdd0 .param/l "MAIN_QUEUE_SIZE" 0 6 6, +C4<00000000000000000000000000000010>;
v0x55561f619dd0_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f619eb0_0 .net "data_in", 5 0, v0x55561f61e280_0;  alias, 1 drivers
v0x55561f619f90_0 .var "data_out", 5 0;
v0x55561f61a080 .array "ram_mem", 0 3, 5 0;
v0x55561f61a1f0_0 .net "rd_ptr", 1 0, v0x55561f61b3c0_0;  1 drivers
v0x55561f61a320_0 .net "read", 0 0, v0x55561f62f010_0;  alias, 1 drivers
v0x55561f61a3e0_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f61a4a0_0 .net "wr_ptr", 1 0, v0x55561f61b670_0;  1 drivers
v0x55561f61a580_0 .net "write", 0 0, v0x55561f61e510_0;  alias, 1 drivers
E_0x55561f619cd0 .event posedge, v0x55561f619dd0_0;
v0x55561f61a080_0 .array/port v0x55561f61a080, 0;
E_0x55561f619d50/0 .event edge, v0x55561f61a3e0_0, v0x55561f61a320_0, v0x55561f61a1f0_0, v0x55561f61a080_0;
v0x55561f61a080_1 .array/port v0x55561f61a080, 1;
v0x55561f61a080_2 .array/port v0x55561f61a080, 2;
v0x55561f61a080_3 .array/port v0x55561f61a080, 3;
E_0x55561f619d50/1 .event edge, v0x55561f61a080_1, v0x55561f61a080_2, v0x55561f61a080_3;
E_0x55561f619d50 .event/or E_0x55561f619d50/0, E_0x55561f619d50/1;
S_0x55561f61b840 .scope module, "d1" "fifo_d1" 4 238, 7 5 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "pop_d1";
    .port_info 3 /INPUT 1 "push_d1";
    .port_info 4 /INPUT 6 "data_d1";
    .port_info 5 /INPUT 2 "afD_o";
    .port_info 6 /INPUT 2 "aeD_o";
    .port_info 7 /OUTPUT 1 "fifo_empty_d1";
    .port_info 8 /OUTPUT 6 "data_out_1_cond";
    .port_info 9 /OUTPUT 1 "fifo_error_d1";
    .port_info 10 /OUTPUT 1 "fifo_pause_d1";
P_0x55561f603960 .param/l "DATA_SIZE" 0 7 7, +C4<00000000000000000000000000000110>;
P_0x55561f6039a0 .param/l "MAIN_QUEUE_SIZE" 0 7 8, +C4<00000000000000000000000000000010>;
v0x55561f61cc10_0 .net "aeD_o", 1 0, v0x55561f620010_0;  alias, 1 drivers
v0x55561f61ccf0_0 .net "afD_o", 1 0, v0x55561f6205d0_0;  alias, 1 drivers
v0x55561f61cd90_0 .var "almost_empty", 0 0;
v0x55561f61ce60_0 .var "almost_full", 0 0;
v0x55561f61cf00_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f61cfa0_0 .var "data_count", 5 0;
v0x55561f61d080_0 .net "data_d1", 5 0, v0x55561f61e340_0;  alias, 1 drivers
v0x55561f61d140_0 .net "data_out", 5 0, v0x55561f61c460_0;  1 drivers
v0x55561f61d210_0 .var "data_out_1_cond", 5 0;
v0x55561f61d360_0 .var "datamod", 0 0;
v0x55561f61d420_0 .var "fifo_empty_d1", 0 0;
v0x55561f61d4e0_0 .var "fifo_error_d1", 0 0;
v0x55561f61d5a0_0 .var "fifo_full", 0 0;
v0x55561f61d660_0 .var "fifo_pause_d1", 0 0;
v0x55561f61d720_0 .net "pop_d1", 0 0, v0x55561f62f0b0_0;  alias, 1 drivers
v0x55561f61d7f0_0 .net "push_d1", 0 0, v0x55561f61e650_0;  alias, 1 drivers
v0x55561f61d8c0_0 .var "rd_ptr", 1 0;
v0x55561f61daa0_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f61db40_0 .var "wr_ptr", 1 0;
E_0x55561f61bc90/0 .event edge, v0x55561f61a3e0_0, v0x55561f61cfa0_0, v0x55561f61a840_0, v0x55561f61a740_0;
E_0x55561f61bc90/1 .event edge, v0x55561f61ca50_0, v0x55561f61d5a0_0, v0x55561f61c7c0_0, v0x55561f61d420_0;
E_0x55561f61bc90 .event/or E_0x55561f61bc90/0, E_0x55561f61bc90/1;
S_0x55561f61bd20 .scope module, "mem_d1" "RAM_memory" 7 48, 6 3 0, S_0x55561f61b840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /INPUT 2 "wr_ptr";
    .port_info 6 /INPUT 2 "rd_ptr";
    .port_info 7 /OUTPUT 6 "data_out";
P_0x55561f61ba40 .param/l "DATA_SIZE" 0 6 5, +C4<00000000000000000000000000000110>;
P_0x55561f61ba80 .param/l "MAIN_QUEUE_SIZE" 0 6 6, +C4<00000000000000000000000000000010>;
v0x55561f61c270_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f61c380_0 .net "data_in", 5 0, v0x55561f61e340_0;  alias, 1 drivers
v0x55561f61c460_0 .var "data_out", 5 0;
v0x55561f61c520 .array "ram_mem", 0 3, 5 0;
v0x55561f61c690_0 .net "rd_ptr", 1 0, v0x55561f61d8c0_0;  1 drivers
v0x55561f61c7c0_0 .net "read", 0 0, v0x55561f62f0b0_0;  alias, 1 drivers
v0x55561f61c880_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f61c970_0 .net "wr_ptr", 1 0, v0x55561f61db40_0;  1 drivers
v0x55561f61ca50_0 .net "write", 0 0, v0x55561f61e650_0;  alias, 1 drivers
v0x55561f61c520_0 .array/port v0x55561f61c520, 0;
E_0x55561f61c1d0/0 .event edge, v0x55561f61a3e0_0, v0x55561f61c7c0_0, v0x55561f61c690_0, v0x55561f61c520_0;
v0x55561f61c520_1 .array/port v0x55561f61c520, 1;
v0x55561f61c520_2 .array/port v0x55561f61c520, 2;
v0x55561f61c520_3 .array/port v0x55561f61c520, 3;
E_0x55561f61c1d0/1 .event edge, v0x55561f61c520_1, v0x55561f61c520_2, v0x55561f61c520_3;
E_0x55561f61c1d0 .event/or E_0x55561f61c1d0/0, E_0x55561f61c1d0/1;
S_0x55561f61dd30 .scope module, "demux_d" "demux_d" 4 213, 8 3 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "data_demux_d";
    .port_info 2 /OUTPUT 1 "push_d0";
    .port_info 3 /OUTPUT 1 "push_d1";
    .port_info 4 /OUTPUT 6 "data_d0";
    .port_info 5 /OUTPUT 6 "data_d1";
P_0x55561f61d2b0 .param/l "BIT_SELECT" 0 8 5, +C4<00000000000000000000000000000010>;
P_0x55561f61d2f0 .param/l "DATA_SIZE" 0 8 4, +C4<00000000000000000000000000000110>;
v0x55561f61e1c0_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f61e280_0 .var "data_d0", 5 0;
v0x55561f61e340_0 .var "data_d1", 5 0;
v0x55561f61e430_0 .net "data_demux_d", 5 0, v0x55561f624760_0;  alias, 1 drivers
v0x55561f61e510_0 .var "push_d0", 0 0;
v0x55561f61e650_0 .var "push_d1", 0 0;
v0x55561f61e740_0 .var "selector", 0 0;
E_0x55561f61e160 .event edge, v0x55561f61e430_0, v0x55561f61e740_0;
S_0x55561f61e900 .scope module, "demux_main" "demux_vc" 4 150, 9 3 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "valid_out_main";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 6 "data_demux_vc";
    .port_info 3 /OUTPUT 1 "push_vc0";
    .port_info 4 /OUTPUT 1 "push_vc1";
    .port_info 5 /OUTPUT 6 "data_vc0";
    .port_info 6 /OUTPUT 6 "data_vc1";
P_0x55561f61eae0 .param/l "BIT_SELECT" 0 9 5, +C4<00000000000000000000000000000001>;
P_0x55561f61eb20 .param/l "DATA_SIZE" 0 9 4, +C4<00000000000000000000000000000110>;
v0x55561f61ed20_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f61ede0_0 .net "data_demux_vc", 5 0, v0x55561f622a70_0;  alias, 1 drivers
v0x55561f61eec0_0 .var "data_vc0", 5 0;
v0x55561f61ef80_0 .var "data_vc1", 5 0;
v0x55561f61f060_0 .var "push_vc0", 0 0;
v0x55561f61f170_0 .var "push_vc1", 0 0;
v0x55561f61f230_0 .var "selector", 0 0;
v0x55561f61f2f0_0 .net "valid_out_main", 0 0, v0x55561f621ca0_0;  alias, 1 drivers
E_0x55561f61eca0 .event edge, v0x55561f61ede0_0, v0x55561f61f2f0_0, v0x55561f61f230_0;
S_0x55561f61f4d0 .scope module, "fsm0" "fsm" 4 99, 10 1 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 5 "FIFO_errors";
    .port_info 4 /INPUT 5 "FIFO_empties";
    .port_info 5 /INPUT 2 "afMF_i";
    .port_info 6 /INPUT 2 "aeMF_i";
    .port_info 7 /INPUT 4 "afVC_i";
    .port_info 8 /INPUT 4 "aeVC_i";
    .port_info 9 /INPUT 2 "afDF_i";
    .port_info 10 /INPUT 2 "aeDF_i";
    .port_info 11 /OUTPUT 5 "error_out_cond";
    .port_info 12 /OUTPUT 1 "active_out_cond";
    .port_info 13 /OUTPUT 1 "idle_out_cond";
    .port_info 14 /OUTPUT 2 "afMF_o";
    .port_info 15 /OUTPUT 2 "aeMF_o";
    .port_info 16 /OUTPUT 2 "afD_o";
    .port_info 17 /OUTPUT 2 "aeD_o";
    .port_info 18 /OUTPUT 4 "afVC_o";
    .port_info 19 /OUTPUT 4 "aeVC_o";
P_0x55561f61f700 .param/l "ACTIVE" 0 10 31, C4<00000000000000000000000000001000>;
P_0x55561f61f740 .param/l "ERROR" 0 10 32, C4<00000000000000000000000000010000>;
P_0x55561f61f780 .param/l "IDLE" 0 10 30, C4<00000000000000000000000000000100>;
P_0x55561f61f7c0 .param/l "INIT" 0 10 29, C4<00000000000000000000000000000010>;
P_0x55561f61f800 .param/l "RESET" 0 10 28, C4<00000000000000000000000000000001>;
v0x55561f61fc80_0 .net "FIFO_empties", 4 0, v0x55561f62a7a0_0;  1 drivers
v0x55561f61fd80_0 .net "FIFO_errors", 4 0, v0x55561f62a8b0_0;  1 drivers
v0x55561f61fe60_0 .var "active_out_cond", 0 0;
v0x55561f61ff30_0 .net "aeDF_i", 1 0, v0x55561f62e090_0;  alias, 1 drivers
v0x55561f620010_0 .var "aeD_o", 1 0;
v0x55561f620170_0 .net "aeMF_i", 1 0, v0x55561f62e1a0_0;  alias, 1 drivers
v0x55561f620250_0 .var "aeMF_o", 1 0;
v0x55561f620330_0 .net "aeVC_i", 3 0, v0x55561f62e290_0;  alias, 1 drivers
v0x55561f620410_0 .var "aeVC_o", 3 0;
v0x55561f6204f0_0 .net "afDF_i", 1 0, v0x55561f62e3a0_0;  alias, 1 drivers
v0x55561f6205d0_0 .var "afD_o", 1 0;
v0x55561f620690_0 .net "afMF_i", 1 0, v0x55561f62e500_0;  alias, 1 drivers
v0x55561f620770_0 .var "afMF_o", 1 0;
v0x55561f620850_0 .net "afVC_i", 3 0, v0x55561f62e610_0;  alias, 1 drivers
v0x55561f620930_0 .var "afVC_o", 3 0;
v0x55561f620a10_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f620ab0_0 .var "error_ant", 4 0;
v0x55561f620ca0_0 .var "error_out_cond", 4 0;
v0x55561f620d80_0 .var "estado", 4 0;
v0x55561f620e60_0 .var "estado_proximo", 4 0;
v0x55561f620f40_0 .var "idle_out_cond", 0 0;
v0x55561f621000_0 .net "init", 0 0, v0x55561f62ef20_0;  alias, 1 drivers
v0x55561f6210c0_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
E_0x55561f61e080/0 .event edge, v0x55561f620d80_0, v0x55561f621000_0, v0x55561f61fd80_0, v0x55561f61fc80_0;
E_0x55561f61e080/1 .event edge, v0x55561f620ab0_0;
E_0x55561f61e080 .event/or E_0x55561f61e080/0, E_0x55561f61e080/1;
S_0x55561f6213e0 .scope module, "in_flow" "input_flow" 4 138, 11 1 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset_L";
    .port_info 1 /INPUT 1 "fifo_pause_vc0";
    .port_info 2 /INPUT 1 "fifo_pause_vc1";
    .port_info 3 /INPUT 1 "fifo_empty_main";
    .port_info 4 /INPUT 1 "fifo_error_main";
    .port_info 5 /OUTPUT 1 "pop_main";
    .port_info 6 /OUTPUT 1 "pop_b";
    .port_info 7 /OUTPUT 1 "valid_out_main";
v0x55561f621730_0 .net "fifo_empty_main", 0 0, v0x55561f623a00_0;  alias, 1 drivers
v0x55561f621810_0 .net "fifo_error_main", 0 0, v0x55561f623aa0_0;  alias, 1 drivers
v0x55561f6218d0_0 .net "fifo_pause_vc0", 0 0, v0x55561f627980_0;  alias, 1 drivers
v0x55561f621970_0 .net "fifo_pause_vc1", 0 0, v0x55561f62a060_0;  alias, 1 drivers
v0x55561f621a30_0 .var "pop_b", 0 0;
v0x55561f621b40_0 .var "pop_main", 0 0;
v0x55561f621c00_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f621ca0_0 .var "valid_out_main", 0 0;
E_0x55561f621690/0 .event edge, v0x55561f61a3e0_0, v0x55561f6218d0_0, v0x55561f621970_0, v0x55561f621730_0;
E_0x55561f621690/1 .event edge, v0x55561f621b40_0, v0x55561f621810_0;
E_0x55561f621690 .event/or E_0x55561f621690/0, E_0x55561f621690/1;
S_0x55561f621e70 .scope module, "main" "fifo_main" 4 123, 12 5 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "pop_main";
    .port_info 3 /INPUT 1 "push_main";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /INPUT 2 "afMF_o";
    .port_info 6 /INPUT 2 "aeMF_o";
    .port_info 7 /OUTPUT 1 "fifo_empty_main";
    .port_info 8 /OUTPUT 6 "data_demux_vc";
    .port_info 9 /OUTPUT 1 "fifo_error_main";
    .port_info 10 /OUTPUT 1 "fifo_pause_main";
P_0x55561f622000 .param/l "DATA_SIZE" 0 12 7, +C4<00000000000000000000000000000110>;
P_0x55561f622040 .param/l "MAIN_QUEUE_SIZE" 0 12 8, +C4<00000000000000000000000000000010>;
v0x55561f6231b0_0 .net "aeMF_o", 1 0, v0x55561f620250_0;  alias, 1 drivers
v0x55561f6232c0_0 .net "afMF_o", 1 0, v0x55561f620770_0;  alias, 1 drivers
v0x55561f623390_0 .var "almost_empty", 0 0;
v0x55561f623460_0 .var "almost_full", 0 0;
v0x55561f623500_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f6236b0_0 .var "data_count", 5 0;
v0x55561f623790_0 .net "data_demux_vc", 5 0, v0x55561f622a70_0;  alias, 1 drivers
v0x55561f6238a0_0 .net "data_in", 5 0, v0x55561f62e7c0_0;  alias, 1 drivers
v0x55561f623960_0 .var "datamod", 0 0;
v0x55561f623a00_0 .var "fifo_empty_main", 0 0;
v0x55561f623aa0_0 .var "fifo_error_main", 0 0;
v0x55561f623b70_0 .var "fifo_full", 0 0;
v0x55561f623c10_0 .var "fifo_pause_main", 0 0;
v0x55561f623cb0_0 .net "pop_main", 0 0, v0x55561f621b40_0;  alias, 1 drivers
v0x55561f623d50_0 .net "push_main", 0 0, v0x55561f62f150_0;  alias, 1 drivers
v0x55561f623df0_0 .var "rd_ptr", 1 0;
v0x55561f623ec0_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f624070_0 .var "wr_ptr", 1 0;
E_0x55561f6222d0/0 .event edge, v0x55561f61a3e0_0, v0x55561f6236b0_0, v0x55561f620770_0, v0x55561f620250_0;
E_0x55561f6222d0/1 .event edge, v0x55561f622ff0_0, v0x55561f623b70_0, v0x55561f621b40_0, v0x55561f621730_0;
E_0x55561f6222d0 .event/or E_0x55561f6222d0/0, E_0x55561f6222d0/1;
S_0x55561f622380 .scope module, "main_mem" "RAM_memory" 12 48, 6 3 0, S_0x55561f621e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /INPUT 2 "wr_ptr";
    .port_info 6 /INPUT 2 "rd_ptr";
    .port_info 7 /OUTPUT 6 "data_out";
P_0x55561f6220e0 .param/l "DATA_SIZE" 0 6 5, +C4<00000000000000000000000000000110>;
P_0x55561f622120 .param/l "MAIN_QUEUE_SIZE" 0 6 6, +C4<00000000000000000000000000000010>;
v0x55561f6228d0_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f622990_0 .net "data_in", 5 0, v0x55561f62e7c0_0;  alias, 1 drivers
v0x55561f622a70_0 .var "data_out", 5 0;
v0x55561f622b70 .array "ram_mem", 0 3, 5 0;
v0x55561f622cc0_0 .net "rd_ptr", 1 0, v0x55561f623df0_0;  1 drivers
v0x55561f622df0_0 .net "read", 0 0, v0x55561f621b40_0;  alias, 1 drivers
v0x55561f622e90_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f622f30_0 .net "wr_ptr", 1 0, v0x55561f624070_0;  1 drivers
v0x55561f622ff0_0 .net "write", 0 0, v0x55561f62f150_0;  alias, 1 drivers
v0x55561f622b70_0 .array/port v0x55561f622b70, 0;
E_0x55561f622830/0 .event edge, v0x55561f61a3e0_0, v0x55561f621b40_0, v0x55561f622cc0_0, v0x55561f622b70_0;
v0x55561f622b70_1 .array/port v0x55561f622b70, 1;
v0x55561f622b70_2 .array/port v0x55561f622b70, 2;
v0x55561f622b70_3 .array/port v0x55561f622b70, 3;
E_0x55561f622830/1 .event edge, v0x55561f622b70_1, v0x55561f622b70_2, v0x55561f622b70_3;
E_0x55561f622830 .event/or E_0x55561f622830/0, E_0x55561f622830/1;
S_0x55561f624280 .scope module, "mux0" "mux" 4 203, 13 3 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pop_delay_vc0";
    .port_info 2 /INPUT 1 "pop_delay_vc1";
    .port_info 3 /INPUT 6 "data_mux_0";
    .port_info 4 /INPUT 6 "data_mux_1";
    .port_info 5 /OUTPUT 6 "data_demux_d";
P_0x55561f624460 .param/l "DATA_SIZE" 0 13 4, +C4<00000000000000000000000000000110>;
v0x55561f6246a0_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f624760_0 .var "data_demux_d", 5 0;
v0x55561f624850_0 .net "data_mux_0", 5 0, v0x55561f627400_0;  alias, 1 drivers
v0x55561f624920_0 .net "data_mux_1", 5 0, v0x55561f629b10_0;  alias, 1 drivers
v0x55561f624a00_0 .net "pop_delay_vc0", 0 0, o0x7f439a0eead8;  alias, 0 drivers
v0x55561f624b10_0 .net "pop_delay_vc1", 0 0, o0x7f439a0eeb08;  alias, 0 drivers
v0x55561f624bd0_0 .var "reg_VC0", 5 0;
v0x55561f624cb0_0 .var "reg_VC1", 5 0;
E_0x55561f624610 .event edge, v0x55561f624a00_0, v0x55561f624850_0, v0x55561f624b10_0, v0x55561f624920_0;
S_0x55561f624e90 .scope module, "of" "output_flow" 4 191, 14 1 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "fifo_empty_vc0";
    .port_info 1 /INPUT 1 "fifo_empty_vc1";
    .port_info 2 /INPUT 1 "fifo_pause_d0";
    .port_info 3 /INPUT 1 "fifo_pause_d1";
    .port_info 4 /OUTPUT 1 "pop_vc0";
    .port_info 5 /OUTPUT 1 "pop_vc1";
    .port_info 6 /OUTPUT 1 "pop_b0";
    .port_info 7 /OUTPUT 1 "pop_b1";
v0x55561f625190_0 .net "fifo_empty_vc0", 0 0, v0x55561f627780_0;  alias, 1 drivers
v0x55561f625270_0 .net "fifo_empty_vc1", 0 0, v0x55561f629e60_0;  alias, 1 drivers
v0x55561f625330_0 .net "fifo_pause_d0", 0 0, v0x55561f61b160_0;  alias, 1 drivers
v0x55561f625400_0 .net "fifo_pause_d1", 0 0, v0x55561f61d660_0;  alias, 1 drivers
v0x55561f6254d0_0 .var "pop_b0", 0 0;
v0x55561f6255c0_0 .var "pop_b1", 0 0;
v0x55561f625660_0 .var "pop_vc0", 0 0;
v0x55561f625700_0 .var "pop_vc1", 0 0;
E_0x55561f624530 .event edge, v0x55561f61b160_0, v0x55561f61d660_0, v0x55561f625190_0, v0x55561f625270_0;
S_0x55561f625910 .scope module, "vc0" "fifo_vc0" 4 161, 15 5 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "pop_vc0";
    .port_info 3 /INPUT 1 "push_vc0";
    .port_info 4 /INPUT 6 "data_vc0";
    .port_info 5 /INPUT 4 "afVC_o";
    .port_info 6 /INPUT 4 "aeVC_o";
    .port_info 7 /OUTPUT 1 "fifo_empty_vc0";
    .port_info 8 /OUTPUT 6 "data_mux_0";
    .port_info 9 /OUTPUT 1 "fifo_error_vc0";
    .port_info 10 /OUTPUT 1 "fifo_pause_vc0";
P_0x55561f625aa0 .param/l "DATA_SIZE" 0 15 7, +C4<00000000000000000000000000000110>;
P_0x55561f625ae0 .param/l "MAIN_QUEUE_SIZE" 0 15 8, +C4<00000000000000000000000000000100>;
v0x55561f626f30_0 .net "aeVC_o", 3 0, v0x55561f620410_0;  alias, 1 drivers
v0x55561f627040_0 .net "afVC_o", 3 0, v0x55561f620930_0;  alias, 1 drivers
v0x55561f627110_0 .var "almost_empty", 0 0;
v0x55561f6271e0_0 .var "almost_full", 0 0;
v0x55561f627280_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f627320_0 .var "data_count", 5 0;
v0x55561f627400_0 .var "data_mux_0", 5 0;
v0x55561f6274c0_0 .net "data_out", 5 0, v0x55561f6265b0_0;  1 drivers
v0x55561f627590_0 .net "data_vc0", 5 0, v0x55561f61eec0_0;  alias, 1 drivers
v0x55561f6276c0_0 .var "datamod", 0 0;
v0x55561f627780_0 .var "fifo_empty_vc0", 0 0;
v0x55561f627820_0 .var "fifo_error_vc0", 0 0;
v0x55561f6278c0_0 .var "fifo_full", 0 0;
v0x55561f627980_0 .var "fifo_pause_vc0", 0 0;
v0x55561f627a50_0 .net "pop_vc0", 0 0, v0x55561f625660_0;  alias, 1 drivers
v0x55561f627b40_0 .net "push_vc0", 0 0, v0x55561f61f060_0;  alias, 1 drivers
v0x55561f627c30_0 .var "rd_ptr", 3 0;
v0x55561f627de0_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f627e80_0 .var "wr_ptr", 3 0;
E_0x55561f625da0/0 .event edge, v0x55561f61a3e0_0, v0x55561f627320_0, v0x55561f620930_0, v0x55561f620410_0;
E_0x55561f625da0/1 .event edge, v0x55561f61f060_0, v0x55561f6278c0_0, v0x55561f625660_0, v0x55561f625190_0;
E_0x55561f625da0 .event/or E_0x55561f625da0/0, E_0x55561f625da0/1;
S_0x55561f625e50 .scope module, "mem_vc0" "RAM_memory" 15 48, 6 3 0, S_0x55561f625910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /INPUT 4 "wr_ptr";
    .port_info 6 /INPUT 4 "rd_ptr";
    .port_info 7 /OUTPUT 6 "data_out";
P_0x55561f625b80 .param/l "DATA_SIZE" 0 6 5, +C4<00000000000000000000000000000110>;
P_0x55561f625bc0 .param/l "MAIN_QUEUE_SIZE" 0 6 6, +C4<00000000000000000000000000000100>;
v0x55561f626400_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f6264c0_0 .net "data_in", 5 0, v0x55561f61eec0_0;  alias, 1 drivers
v0x55561f6265b0_0 .var "data_out", 5 0;
v0x55561f626680 .array "ram_mem", 0 15, 5 0;
v0x55561f626940_0 .net "rd_ptr", 3 0, v0x55561f627c30_0;  1 drivers
v0x55561f626a70_0 .net "read", 0 0, v0x55561f625660_0;  alias, 1 drivers
v0x55561f626b10_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f626cc0_0 .net "wr_ptr", 3 0, v0x55561f627e80_0;  1 drivers
v0x55561f626d80_0 .net "write", 0 0, v0x55561f61f060_0;  alias, 1 drivers
v0x55561f626680_0 .array/port v0x55561f626680, 0;
E_0x55561f626300/0 .event edge, v0x55561f61a3e0_0, v0x55561f625660_0, v0x55561f626940_0, v0x55561f626680_0;
v0x55561f626680_1 .array/port v0x55561f626680, 1;
v0x55561f626680_2 .array/port v0x55561f626680, 2;
v0x55561f626680_3 .array/port v0x55561f626680, 3;
v0x55561f626680_4 .array/port v0x55561f626680, 4;
E_0x55561f626300/1 .event edge, v0x55561f626680_1, v0x55561f626680_2, v0x55561f626680_3, v0x55561f626680_4;
v0x55561f626680_5 .array/port v0x55561f626680, 5;
v0x55561f626680_6 .array/port v0x55561f626680, 6;
v0x55561f626680_7 .array/port v0x55561f626680, 7;
v0x55561f626680_8 .array/port v0x55561f626680, 8;
E_0x55561f626300/2 .event edge, v0x55561f626680_5, v0x55561f626680_6, v0x55561f626680_7, v0x55561f626680_8;
v0x55561f626680_9 .array/port v0x55561f626680, 9;
v0x55561f626680_10 .array/port v0x55561f626680, 10;
v0x55561f626680_11 .array/port v0x55561f626680, 11;
v0x55561f626680_12 .array/port v0x55561f626680, 12;
E_0x55561f626300/3 .event edge, v0x55561f626680_9, v0x55561f626680_10, v0x55561f626680_11, v0x55561f626680_12;
v0x55561f626680_13 .array/port v0x55561f626680, 13;
v0x55561f626680_14 .array/port v0x55561f626680, 14;
v0x55561f626680_15 .array/port v0x55561f626680, 15;
E_0x55561f626300/4 .event edge, v0x55561f626680_13, v0x55561f626680_14, v0x55561f626680_15;
E_0x55561f626300 .event/or E_0x55561f626300/0, E_0x55561f626300/1, E_0x55561f626300/2, E_0x55561f626300/3, E_0x55561f626300/4;
S_0x55561f628060 .scope module, "vc1" "fifo_vc1" 4 176, 16 5 0, S_0x55561f619040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "pop_vc1";
    .port_info 3 /INPUT 1 "push_vc1";
    .port_info 4 /INPUT 6 "data_vc1";
    .port_info 5 /INPUT 4 "afVC_o";
    .port_info 6 /INPUT 4 "aeVC_o";
    .port_info 7 /OUTPUT 1 "fifo_empty_vc1";
    .port_info 8 /OUTPUT 6 "data_mux_1";
    .port_info 9 /OUTPUT 1 "fifo_error_vc1";
    .port_info 10 /OUTPUT 1 "fifo_pause_vc1";
P_0x55561f627630 .param/l "DATA_SIZE" 0 16 7, +C4<00000000000000000000000000000110>;
P_0x55561f627670 .param/l "MAIN_QUEUE_SIZE" 0 16 8, +C4<00000000000000000000000000000100>;
v0x55561f6295f0_0 .net "aeVC_o", 3 0, v0x55561f620410_0;  alias, 1 drivers
v0x55561f6296d0_0 .net "afVC_o", 3 0, v0x55561f620930_0;  alias, 1 drivers
v0x55561f6297e0_0 .var "almost_empty", 0 0;
v0x55561f629880_0 .var "almost_full", 0 0;
v0x55561f629940_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f629a30_0 .var "data_count", 5 0;
v0x55561f629b10_0 .var "data_mux_1", 5 0;
v0x55561f629bd0_0 .net "data_out", 5 0, v0x55561f628cf0_0;  1 drivers
v0x55561f629c70_0 .net "data_vc1", 5 0, v0x55561f61ef80_0;  alias, 1 drivers
v0x55561f629da0_0 .var "datamod", 0 0;
v0x55561f629e60_0 .var "fifo_empty_vc1", 0 0;
v0x55561f629f00_0 .var "fifo_error_vc1", 0 0;
v0x55561f629fa0_0 .var "fifo_full", 0 0;
v0x55561f62a060_0 .var "fifo_pause_vc1", 0 0;
v0x55561f62a130_0 .net "pop_vc1", 0 0, v0x55561f625700_0;  alias, 1 drivers
v0x55561f62a220_0 .net "push_vc1", 0 0, v0x55561f61f170_0;  alias, 1 drivers
v0x55561f62a310_0 .var "rd_ptr", 3 0;
v0x55561f62a4c0_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f62a560_0 .var "wr_ptr", 3 0;
E_0x55561f6284e0/0 .event edge, v0x55561f61a3e0_0, v0x55561f629a30_0, v0x55561f620930_0, v0x55561f620410_0;
E_0x55561f6284e0/1 .event edge, v0x55561f61f170_0, v0x55561f629fa0_0, v0x55561f625700_0, v0x55561f625270_0;
E_0x55561f6284e0 .event/or E_0x55561f6284e0/0, E_0x55561f6284e0/1;
S_0x55561f628590 .scope module, "mem_vc1" "RAM_memory" 16 48, 6 3 0, S_0x55561f628060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /INPUT 4 "wr_ptr";
    .port_info 6 /INPUT 4 "rd_ptr";
    .port_info 7 /OUTPUT 6 "data_out";
P_0x55561f628290 .param/l "DATA_SIZE" 0 6 5, +C4<00000000000000000000000000000110>;
P_0x55561f6282d0 .param/l "MAIN_QUEUE_SIZE" 0 6 6, +C4<00000000000000000000000000000100>;
v0x55561f628b40_0 .net "clk", 0 0, v0x55561f62e720_0;  alias, 1 drivers
v0x55561f628c00_0 .net "data_in", 5 0, v0x55561f61ef80_0;  alias, 1 drivers
v0x55561f628cf0_0 .var "data_out", 5 0;
v0x55561f628dc0 .array "ram_mem", 0 15, 5 0;
v0x55561f629080_0 .net "rd_ptr", 3 0, v0x55561f62a310_0;  1 drivers
v0x55561f6291b0_0 .net "read", 0 0, v0x55561f625700_0;  alias, 1 drivers
v0x55561f629250_0 .net "reset_L", 0 0, v0x55561f62f1f0_0;  alias, 1 drivers
v0x55561f6292f0_0 .net "wr_ptr", 3 0, v0x55561f62a560_0;  1 drivers
v0x55561f6293b0_0 .net "write", 0 0, v0x55561f61f170_0;  alias, 1 drivers
v0x55561f628dc0_0 .array/port v0x55561f628dc0, 0;
E_0x55561f628a40/0 .event edge, v0x55561f61a3e0_0, v0x55561f625700_0, v0x55561f629080_0, v0x55561f628dc0_0;
v0x55561f628dc0_1 .array/port v0x55561f628dc0, 1;
v0x55561f628dc0_2 .array/port v0x55561f628dc0, 2;
v0x55561f628dc0_3 .array/port v0x55561f628dc0, 3;
v0x55561f628dc0_4 .array/port v0x55561f628dc0, 4;
E_0x55561f628a40/1 .event edge, v0x55561f628dc0_1, v0x55561f628dc0_2, v0x55561f628dc0_3, v0x55561f628dc0_4;
v0x55561f628dc0_5 .array/port v0x55561f628dc0, 5;
v0x55561f628dc0_6 .array/port v0x55561f628dc0, 6;
v0x55561f628dc0_7 .array/port v0x55561f628dc0, 7;
v0x55561f628dc0_8 .array/port v0x55561f628dc0, 8;
E_0x55561f628a40/2 .event edge, v0x55561f628dc0_5, v0x55561f628dc0_6, v0x55561f628dc0_7, v0x55561f628dc0_8;
v0x55561f628dc0_9 .array/port v0x55561f628dc0, 9;
v0x55561f628dc0_10 .array/port v0x55561f628dc0, 10;
v0x55561f628dc0_11 .array/port v0x55561f628dc0, 11;
v0x55561f628dc0_12 .array/port v0x55561f628dc0, 12;
E_0x55561f628a40/3 .event edge, v0x55561f628dc0_9, v0x55561f628dc0_10, v0x55561f628dc0_11, v0x55561f628dc0_12;
v0x55561f628dc0_13 .array/port v0x55561f628dc0, 13;
v0x55561f628dc0_14 .array/port v0x55561f628dc0, 14;
v0x55561f628dc0_15 .array/port v0x55561f628dc0, 15;
E_0x55561f628a40/4 .event edge, v0x55561f628dc0_13, v0x55561f628dc0_14, v0x55561f628dc0_15;
E_0x55561f628a40 .event/or E_0x55561f628a40/0, E_0x55561f628a40/1, E_0x55561f628a40/2, E_0x55561f628a40/3, E_0x55561f628a40/4;
S_0x55561f62dba0 .scope module, "probador" "probadorEV" 3 59, 17 10 0, S_0x55561f5adc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "fifo_pause_main";
    .port_info 1 /INPUT 1 "fifo_empty_d0";
    .port_info 2 /INPUT 1 "fifo_empty_d1";
    .port_info 3 /INPUT 5 "error_out_cond";
    .port_info 4 /INPUT 1 "active_out_cond";
    .port_info 5 /INPUT 1 "idle_out_cond";
    .port_info 6 /INPUT 6 "data_out_0_cond";
    .port_info 7 /INPUT 6 "data_out_1_cond";
    .port_info 8 /OUTPUT 1 "clk";
    .port_info 9 /OUTPUT 1 "reset_L";
    .port_info 10 /OUTPUT 6 "data_in";
    .port_info 11 /OUTPUT 1 "push_main";
    .port_info 12 /OUTPUT 1 "pop_d0";
    .port_info 13 /OUTPUT 1 "pop_d1";
    .port_info 14 /OUTPUT 1 "init";
    .port_info 15 /OUTPUT 2 "afMF_i";
    .port_info 16 /OUTPUT 2 "aeMF_i";
    .port_info 17 /OUTPUT 4 "afVC_i";
    .port_info 18 /OUTPUT 4 "aeVC_i";
    .port_info 19 /OUTPUT 2 "afDF_i";
    .port_info 20 /OUTPUT 2 "aeDF_i";
v0x55561f62dfa0_0 .net "active_out_cond", 0 0, v0x55561f61fe60_0;  alias, 1 drivers
v0x55561f62e090_0 .var "aeDF_i", 1 0;
v0x55561f62e1a0_0 .var "aeMF_i", 1 0;
v0x55561f62e290_0 .var "aeVC_i", 3 0;
v0x55561f62e3a0_0 .var "afDF_i", 1 0;
v0x55561f62e500_0 .var "afMF_i", 1 0;
v0x55561f62e610_0 .var "afVC_i", 3 0;
v0x55561f62e720_0 .var "clk", 0 0;
v0x55561f62e7c0_0 .var "data_in", 5 0;
v0x55561f62e880_0 .net "data_out_0_cond", 5 0, v0x55561f61ada0_0;  alias, 1 drivers
v0x55561f62e940_0 .net "data_out_1_cond", 5 0, v0x55561f61d210_0;  alias, 1 drivers
v0x55561f62ea50_0 .net "error_out_cond", 4 0, v0x55561f620ca0_0;  alias, 1 drivers
v0x55561f62eb60_0 .net "fifo_empty_d0", 0 0, v0x55561f61af20_0;  alias, 1 drivers
v0x55561f62ec50_0 .net "fifo_empty_d1", 0 0, v0x55561f61d420_0;  alias, 1 drivers
v0x55561f62ed40_0 .net "fifo_pause_main", 0 0, v0x55561f623c10_0;  alias, 1 drivers
v0x55561f62ee30_0 .net "idle_out_cond", 0 0, v0x55561f620f40_0;  alias, 1 drivers
v0x55561f62ef20_0 .var "init", 0 0;
v0x55561f62f010_0 .var "pop_d0", 0 0;
v0x55561f62f0b0_0 .var "pop_d1", 0 0;
v0x55561f62f150_0 .var "push_main", 0 0;
v0x55561f62f1f0_0 .var "reset_L", 0 0;
    .scope S_0x55561f5d3010;
T_0 ;
    %wait E_0x55561f5aa2d0;
    %load/vec4 v0x55561f5d6a60_0;
    %assign/vec4 v0x55561f5fe140_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55561f5d2e20;
T_1 ;
    %wait E_0x55561f50a800;
    %load/vec4 v0x55561f618590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55561f618430_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55561f6184d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f618430_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55561f5f8720_0;
    %assign/vec4 v0x55561f618430_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55561f61f4d0;
T_2 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f6210c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55561f620d80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55561f620770_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55561f620250_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55561f620930_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55561f620410_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55561f6205d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55561f620010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55561f620ab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55561f620e60_0;
    %assign/vec4 v0x55561f620d80_0, 0;
    %load/vec4 v0x55561f620d80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55561f620690_0;
    %assign/vec4 v0x55561f620770_0, 0;
    %load/vec4 v0x55561f620170_0;
    %assign/vec4 v0x55561f620250_0, 0;
    %load/vec4 v0x55561f620850_0;
    %assign/vec4 v0x55561f620930_0, 0;
    %load/vec4 v0x55561f620330_0;
    %assign/vec4 v0x55561f620410_0, 0;
    %load/vec4 v0x55561f6204f0_0;
    %assign/vec4 v0x55561f6205d0_0, 0;
    %load/vec4 v0x55561f61ff30_0;
    %assign/vec4 v0x55561f620010_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55561f61f4d0;
T_3 ;
    %wait E_0x55561f61e080;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55561f620ca0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f620f40_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %load/vec4 v0x55561f620d80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55561f620ca0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f620f40_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x55561f621000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
T_3.8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55561f620ca0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f620f40_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x55561f61fd80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %load/vec4 v0x55561f621000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x55561f61fc80_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
T_3.14 ;
T_3.12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55561f620ca0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61fe60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f620f40_0, 0, 1;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %load/vec4 v0x55561f61fd80_0;
    %store/vec4 v0x55561f620ca0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61fe60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f620f40_0, 0, 1;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x55561f61fd80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %load/vec4 v0x55561f621000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x55561f61fc80_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
T_3.20 ;
T_3.18 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55561f620ca0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f620f40_0, 0, 1;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %load/vec4 v0x55561f61fd80_0;
    %store/vec4 v0x55561f620ab0_0, 0, 5;
    %load/vec4 v0x55561f61fd80_0;
    %store/vec4 v0x55561f620ca0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f620f40_0, 0, 1;
T_3.16 ;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55561f620e60_0, 0, 5;
    %load/vec4 v0x55561f620ab0_0;
    %store/vec4 v0x55561f620ca0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f620f40_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55561f622380;
T_4 ;
    %wait E_0x55561f622830;
    %load/vec4 v0x55561f622e90_0;
    %inv;
    %load/vec4 v0x55561f622df0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x55561f622cc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55561f622b70, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x55561f622a70_0, 0, 6;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55561f622380;
T_5 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f622ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55561f622990_0;
    %load/vec4 v0x55561f622f30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55561f622b70, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55561f621e70;
T_6 ;
    %wait E_0x55561f6222d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623c10_0, 0, 1;
    %load/vec4 v0x55561f623ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f623a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623aa0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55561f6236b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f623a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623c10_0, 0, 1;
T_6.2 ;
    %load/vec4 v0x55561f6236b0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f623b70_0, 0, 1;
T_6.4 ;
    %load/vec4 v0x55561f6232c0_0;
    %pad/u 6;
    %load/vec4 v0x55561f6236b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f623460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f623c10_0, 0, 1;
T_6.6 ;
    %load/vec4 v0x55561f6236b0_0;
    %load/vec4 v0x55561f6231b0_0;
    %pad/u 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55561f6236b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f623390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f623c10_0, 0, 1;
T_6.8 ;
    %load/vec4 v0x55561f623d50_0;
    %load/vec4 v0x55561f623b70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f623aa0_0, 0, 1;
T_6.10 ;
    %load/vec4 v0x55561f623cb0_0;
    %load/vec4 v0x55561f623a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f623aa0_0, 0, 1;
T_6.12 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55561f621e70;
T_7 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f623ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55561f6236b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55561f624070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55561f623df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f623960_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55561f623b70_0;
    %nor/r;
    %load/vec4 v0x55561f623d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55561f624070_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55561f624070_0, 0;
    %load/vec4 v0x55561f623a00_0;
    %nor/r;
    %load/vec4 v0x55561f623cb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55561f623df0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55561f623df0_0, 0;
    %load/vec4 v0x55561f6236b0_0;
    %assign/vec4 v0x55561f6236b0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55561f623df0_0;
    %assign/vec4 v0x55561f623df0_0, 0;
    %load/vec4 v0x55561f6236b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55561f6236b0_0, 0;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55561f623a00_0;
    %nor/r;
    %load/vec4 v0x55561f623cb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x55561f623df0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55561f623df0_0, 0;
    %load/vec4 v0x55561f624070_0;
    %assign/vec4 v0x55561f624070_0, 0;
    %load/vec4 v0x55561f6236b0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x55561f6236b0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x55561f623df0_0;
    %assign/vec4 v0x55561f623df0_0, 0;
    %load/vec4 v0x55561f624070_0;
    %assign/vec4 v0x55561f624070_0, 0;
    %load/vec4 v0x55561f6236b0_0;
    %assign/vec4 v0x55561f6236b0_0, 0;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55561f6213e0;
T_8 ;
    %wait E_0x55561f621690;
    %load/vec4 v0x55561f621c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f621b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f621a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f621ca0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55561f6218d0_0;
    %load/vec4 v0x55561f621970_0;
    %or;
    %nor/r;
    %load/vec4 v0x55561f621730_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f621b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f621a30_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f621b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f621a30_0, 0, 1;
T_8.3 ;
    %load/vec4 v0x55561f621b40_0;
    %load/vec4 v0x55561f621810_0;
    %nor/r;
    %and;
    %store/vec4 v0x55561f621ca0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55561f61e900;
T_9 ;
    %wait E_0x55561f61eca0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55561f61eec0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55561f61ef80_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61f060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61f170_0, 0, 1;
    %load/vec4 v0x55561f61ede0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x55561f61f230_0, 0, 1;
    %load/vec4 v0x55561f61f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55561f61f230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x55561f61ede0_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0x55561f61eec0_0, 0, 6;
    %load/vec4 v0x55561f61f230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %pad/u 1;
    %store/vec4 v0x55561f61f060_0, 0, 1;
    %load/vec4 v0x55561f61f230_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x55561f61ede0_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %store/vec4 v0x55561f61ef80_0, 0, 6;
    %load/vec4 v0x55561f61f230_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %pad/u 1;
    %store/vec4 v0x55561f61f170_0, 0, 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55561f625e50;
T_10 ;
    %wait E_0x55561f626300;
    %load/vec4 v0x55561f626b10_0;
    %inv;
    %load/vec4 v0x55561f626a70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x55561f626940_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55561f626680, 4;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x55561f6265b0_0, 0, 6;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55561f625e50;
T_11 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f626d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55561f6264c0_0;
    %load/vec4 v0x55561f626cc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55561f626680, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55561f625910;
T_12 ;
    %wait E_0x55561f625da0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f627780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f6278c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f6271e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f627110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f6276c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f627820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f627980_0, 0, 1;
    %load/vec4 v0x55561f627de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f627780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f6278c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f6271e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f627110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f627980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f627820_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55561f627320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f627780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f627980_0, 0, 1;
T_12.2 ;
    %load/vec4 v0x55561f627320_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f6278c0_0, 0, 1;
T_12.4 ;
    %load/vec4 v0x55561f627040_0;
    %pad/u 6;
    %load/vec4 v0x55561f627320_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_12.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f6271e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f627980_0, 0, 1;
T_12.6 ;
    %load/vec4 v0x55561f627320_0;
    %load/vec4 v0x55561f626f30_0;
    %pad/u 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55561f627320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f627110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f627980_0, 0, 1;
T_12.8 ;
    %load/vec4 v0x55561f627b40_0;
    %load/vec4 v0x55561f6278c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f627820_0, 0, 1;
T_12.10 ;
    %load/vec4 v0x55561f627a50_0;
    %load/vec4 v0x55561f627780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f627820_0, 0, 1;
T_12.12 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55561f625910;
T_13 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f627de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55561f627320_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55561f627400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55561f627e80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55561f627c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f6276c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55561f6278c0_0;
    %nor/r;
    %load/vec4 v0x55561f627b40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55561f627e80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55561f627e80_0, 0;
    %load/vec4 v0x55561f627780_0;
    %nor/r;
    %load/vec4 v0x55561f627a50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55561f627c30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55561f627c30_0, 0;
    %load/vec4 v0x55561f627320_0;
    %assign/vec4 v0x55561f627320_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x55561f627c30_0;
    %assign/vec4 v0x55561f627c30_0, 0;
    %load/vec4 v0x55561f627320_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55561f627320_0, 0;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55561f627780_0;
    %nor/r;
    %load/vec4 v0x55561f627a50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x55561f627c30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55561f627c30_0, 0;
    %load/vec4 v0x55561f627e80_0;
    %assign/vec4 v0x55561f627e80_0, 0;
    %load/vec4 v0x55561f627320_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x55561f627320_0, 0;
    %load/vec4 v0x55561f6274c0_0;
    %assign/vec4 v0x55561f627400_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x55561f627c30_0;
    %assign/vec4 v0x55561f627c30_0, 0;
    %load/vec4 v0x55561f627e80_0;
    %assign/vec4 v0x55561f627e80_0, 0;
    %load/vec4 v0x55561f627320_0;
    %assign/vec4 v0x55561f627320_0, 0;
T_13.7 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55561f628590;
T_14 ;
    %wait E_0x55561f628a40;
    %load/vec4 v0x55561f629250_0;
    %inv;
    %load/vec4 v0x55561f6291b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x55561f629080_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55561f628dc0, 4;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x55561f628cf0_0, 0, 6;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55561f628590;
T_15 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f6293b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55561f628c00_0;
    %load/vec4 v0x55561f6292f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55561f628dc0, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55561f628060;
T_16 ;
    %wait E_0x55561f6284e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f629e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f629fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f629880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f6297e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f629da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f629f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f62a060_0, 0, 1;
    %load/vec4 v0x55561f62a4c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f629e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f629fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f629880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f6297e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f62a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f629f00_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55561f629a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f629e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f62a060_0, 0, 1;
T_16.2 ;
    %load/vec4 v0x55561f629a30_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f629fa0_0, 0, 1;
T_16.4 ;
    %load/vec4 v0x55561f6296d0_0;
    %pad/u 6;
    %load/vec4 v0x55561f629a30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f629880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f62a060_0, 0, 1;
T_16.6 ;
    %load/vec4 v0x55561f629a30_0;
    %load/vec4 v0x55561f6295f0_0;
    %pad/u 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55561f629a30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f6297e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f62a060_0, 0, 1;
T_16.8 ;
    %load/vec4 v0x55561f62a220_0;
    %load/vec4 v0x55561f629fa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f629f00_0, 0, 1;
T_16.10 ;
    %load/vec4 v0x55561f62a130_0;
    %load/vec4 v0x55561f629e60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f629f00_0, 0, 1;
T_16.12 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55561f628060;
T_17 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f62a4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55561f629a30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55561f629b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55561f62a560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55561f62a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f629da0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55561f629fa0_0;
    %nor/r;
    %load/vec4 v0x55561f62a220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55561f62a560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55561f62a560_0, 0;
    %load/vec4 v0x55561f629e60_0;
    %nor/r;
    %load/vec4 v0x55561f62a130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x55561f62a310_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55561f62a310_0, 0;
    %load/vec4 v0x55561f629a30_0;
    %assign/vec4 v0x55561f629a30_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55561f62a310_0;
    %assign/vec4 v0x55561f62a310_0, 0;
    %load/vec4 v0x55561f629a30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55561f629a30_0, 0;
T_17.5 ;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55561f629e60_0;
    %nor/r;
    %load/vec4 v0x55561f62a130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x55561f62a310_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55561f62a310_0, 0;
    %load/vec4 v0x55561f62a560_0;
    %assign/vec4 v0x55561f62a560_0, 0;
    %load/vec4 v0x55561f629a30_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x55561f629a30_0, 0;
    %load/vec4 v0x55561f629bd0_0;
    %assign/vec4 v0x55561f629b10_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x55561f62a310_0;
    %assign/vec4 v0x55561f62a310_0, 0;
    %load/vec4 v0x55561f62a560_0;
    %assign/vec4 v0x55561f62a560_0, 0;
    %load/vec4 v0x55561f629a30_0;
    %assign/vec4 v0x55561f629a30_0, 0;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55561f624e90;
T_18 ;
    %wait E_0x55561f624530;
    %load/vec4 v0x55561f625330_0;
    %load/vec4 v0x55561f625400_0;
    %or;
    %nor/r;
    %load/vec4 v0x55561f625190_0;
    %nor/r;
    %and;
    %store/vec4 v0x55561f6254d0_0, 0, 1;
    %load/vec4 v0x55561f625330_0;
    %load/vec4 v0x55561f625400_0;
    %or;
    %nor/r;
    %load/vec4 v0x55561f625190_0;
    %nor/r;
    %and;
    %store/vec4 v0x55561f625660_0, 0, 1;
    %load/vec4 v0x55561f625330_0;
    %load/vec4 v0x55561f625400_0;
    %or;
    %nor/r;
    %load/vec4 v0x55561f625270_0;
    %nor/r;
    %and;
    %load/vec4 v0x55561f625190_0;
    %and;
    %store/vec4 v0x55561f6255c0_0, 0, 1;
    %load/vec4 v0x55561f625330_0;
    %load/vec4 v0x55561f625400_0;
    %or;
    %nor/r;
    %load/vec4 v0x55561f625270_0;
    %nor/r;
    %and;
    %load/vec4 v0x55561f625270_0;
    %and;
    %store/vec4 v0x55561f625700_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55561f624280;
T_19 ;
    %wait E_0x55561f624610;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55561f624bd0_0, 0, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55561f624cb0_0, 0, 6;
    %load/vec4 v0x55561f624a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x55561f624850_0;
    %store/vec4 v0x55561f624bd0_0, 0, 6;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55561f624bd0_0, 0, 6;
T_19.1 ;
    %load/vec4 v0x55561f624b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55561f624920_0;
    %store/vec4 v0x55561f624cb0_0, 0, 6;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55561f624cb0_0, 0, 6;
T_19.3 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55561f624280;
T_20 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f624a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v0x55561f624bd0_0;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x55561f624cb0_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %assign/vec4 v0x55561f624760_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55561f61dd30;
T_21 ;
    %wait E_0x55561f61e160;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55561f61e280_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55561f61e340_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61e510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61e650_0, 0, 1;
    %load/vec4 v0x55561f61e430_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x55561f61e740_0, 0, 1;
    %load/vec4 v0x55561f61e740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v0x55561f61e430_0;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0x55561f61e280_0, 0, 6;
    %load/vec4 v0x55561f61e740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_21.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.3, 8;
T_21.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.3, 8;
 ; End of false expr.
    %blend;
T_21.3;
    %pad/u 1;
    %store/vec4 v0x55561f61e510_0, 0, 1;
    %load/vec4 v0x55561f61e740_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.4, 8;
    %load/vec4 v0x55561f61e430_0;
    %jmp/1 T_21.5, 8;
T_21.4 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_21.5, 8;
 ; End of false expr.
    %blend;
T_21.5;
    %store/vec4 v0x55561f61e340_0, 0, 6;
    %load/vec4 v0x55561f61e740_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.7, 8;
T_21.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.7, 8;
 ; End of false expr.
    %blend;
T_21.7;
    %pad/u 1;
    %store/vec4 v0x55561f61e650_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55561f6198b0;
T_22 ;
    %wait E_0x55561f619d50;
    %load/vec4 v0x55561f61a3e0_0;
    %inv;
    %load/vec4 v0x55561f61a320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0x55561f61a1f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55561f61a080, 4;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0x55561f619f90_0, 0, 6;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55561f6198b0;
T_23 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f61a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x55561f619eb0_0;
    %load/vec4 v0x55561f61a4a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55561f61a080, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55561f619540;
T_24 ;
    %wait E_0x55561f6034c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61af20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61a9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61ae60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61afe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61b160_0, 0, 1;
    %load/vec4 v0x55561f61b5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61af20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61a9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61afe0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55561f61ab20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61af20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61b160_0, 0, 1;
T_24.2 ;
    %load/vec4 v0x55561f61ab20_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61b0a0_0, 0, 1;
T_24.4 ;
    %load/vec4 v0x55561f61a840_0;
    %pad/u 6;
    %load/vec4 v0x55561f61ab20_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_24.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61a9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61b160_0, 0, 1;
T_24.6 ;
    %load/vec4 v0x55561f61ab20_0;
    %load/vec4 v0x55561f61a740_0;
    %pad/u 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55561f61ab20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61b160_0, 0, 1;
T_24.8 ;
    %load/vec4 v0x55561f61b2f0_0;
    %load/vec4 v0x55561f61b0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61afe0_0, 0, 1;
T_24.10 ;
    %load/vec4 v0x55561f61b220_0;
    %load/vec4 v0x55561f61af20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61afe0_0, 0, 1;
T_24.12 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55561f619540;
T_25 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f61b5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55561f61ab20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55561f61ada0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55561f61b670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55561f61b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f61ae60_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55561f61b0a0_0;
    %nor/r;
    %load/vec4 v0x55561f61b2f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55561f61b670_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55561f61b670_0, 0;
    %load/vec4 v0x55561f61af20_0;
    %nor/r;
    %load/vec4 v0x55561f61b220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x55561f61b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55561f61b3c0_0, 0;
    %load/vec4 v0x55561f61ab20_0;
    %assign/vec4 v0x55561f61ab20_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x55561f61b3c0_0;
    %assign/vec4 v0x55561f61b3c0_0, 0;
    %load/vec4 v0x55561f61ab20_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55561f61ab20_0, 0;
T_25.5 ;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x55561f61af20_0;
    %nor/r;
    %load/vec4 v0x55561f61b220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x55561f61b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55561f61b3c0_0, 0;
    %load/vec4 v0x55561f61b670_0;
    %assign/vec4 v0x55561f61b670_0, 0;
    %load/vec4 v0x55561f61ab20_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x55561f61ab20_0, 0;
    %load/vec4 v0x55561f61acd0_0;
    %assign/vec4 v0x55561f61ada0_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x55561f61b3c0_0;
    %assign/vec4 v0x55561f61b3c0_0, 0;
    %load/vec4 v0x55561f61b670_0;
    %assign/vec4 v0x55561f61b670_0, 0;
    %load/vec4 v0x55561f61ab20_0;
    %assign/vec4 v0x55561f61ab20_0, 0;
T_25.7 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55561f61bd20;
T_26 ;
    %wait E_0x55561f61c1d0;
    %load/vec4 v0x55561f61c880_0;
    %inv;
    %load/vec4 v0x55561f61c7c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x55561f61c690_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55561f61c520, 4;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x55561f61c460_0, 0, 6;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55561f61bd20;
T_27 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f61ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x55561f61c380_0;
    %load/vec4 v0x55561f61c970_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55561f61c520, 0, 4;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55561f61b840;
T_28 ;
    %wait E_0x55561f61bc90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61cd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61d360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61d660_0, 0, 1;
    %load/vec4 v0x55561f61daa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61cd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61d660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61d4e0_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55561f61cfa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61d660_0, 0, 1;
T_28.2 ;
    %load/vec4 v0x55561f61cfa0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61d5a0_0, 0, 1;
T_28.4 ;
    %load/vec4 v0x55561f61ccf0_0;
    %pad/u 6;
    %load/vec4 v0x55561f61cfa0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61ce60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61d660_0, 0, 1;
T_28.6 ;
    %load/vec4 v0x55561f61cfa0_0;
    %load/vec4 v0x55561f61cc10_0;
    %pad/u 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55561f61cfa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61cd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55561f61d660_0, 0, 1;
T_28.8 ;
    %load/vec4 v0x55561f61d7f0_0;
    %load/vec4 v0x55561f61d5a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61d4e0_0, 0, 1;
T_28.10 ;
    %load/vec4 v0x55561f61d720_0;
    %load/vec4 v0x55561f61d420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55561f61d4e0_0, 0, 1;
T_28.12 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55561f61b840;
T_29 ;
    %wait E_0x55561f619cd0;
    %load/vec4 v0x55561f61daa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55561f61cfa0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55561f61d210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55561f61db40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55561f61d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f61d360_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55561f61d5a0_0;
    %nor/r;
    %load/vec4 v0x55561f61d7f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x55561f61db40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55561f61db40_0, 0;
    %load/vec4 v0x55561f61d420_0;
    %nor/r;
    %load/vec4 v0x55561f61d720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x55561f61d8c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55561f61d8c0_0, 0;
    %load/vec4 v0x55561f61cfa0_0;
    %assign/vec4 v0x55561f61cfa0_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x55561f61d8c0_0;
    %assign/vec4 v0x55561f61d8c0_0, 0;
    %load/vec4 v0x55561f61cfa0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55561f61cfa0_0, 0;
T_29.5 ;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x55561f61d420_0;
    %nor/r;
    %load/vec4 v0x55561f61d720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x55561f61d8c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55561f61d8c0_0, 0;
    %load/vec4 v0x55561f61db40_0;
    %assign/vec4 v0x55561f61db40_0, 0;
    %load/vec4 v0x55561f61cfa0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x55561f61cfa0_0, 0;
    %load/vec4 v0x55561f61d140_0;
    %assign/vec4 v0x55561f61d210_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x55561f61d8c0_0;
    %assign/vec4 v0x55561f61d8c0_0, 0;
    %load/vec4 v0x55561f61db40_0;
    %assign/vec4 v0x55561f61db40_0, 0;
    %load/vec4 v0x55561f61cfa0_0;
    %assign/vec4 v0x55561f61cfa0_0, 0;
T_29.7 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55561f619040;
T_30 ;
    %wait E_0x55561f603060;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55561f62a7a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55561f62a8b0_0, 0, 5;
    %load/vec4 v0x55561f62d950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55561f62a7a0_0, 0, 5;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55561f62c0b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55561f62a7a0_0, 4, 1;
    %load/vec4 v0x55561f62c1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55561f62a7a0_0, 4, 1;
    %load/vec4 v0x55561f62c290_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55561f62a7a0_0, 4, 1;
    %load/vec4 v0x55561f62bf40_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55561f62a7a0_0, 4, 1;
    %load/vec4 v0x55561f62bfe0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55561f62a7a0_0, 4, 1;
    %load/vec4 v0x55561f62c6d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55561f62a8b0_0, 4, 1;
    %load/vec4 v0x55561f62c7c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55561f62a8b0_0, 4, 1;
    %load/vec4 v0x55561f62c860_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55561f62a8b0_0, 4, 1;
    %load/vec4 v0x55561f62c590_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55561f62a8b0_0, 4, 1;
    %load/vec4 v0x55561f62c630_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55561f62a8b0_0, 4, 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55561f62dba0;
T_31 ;
    %vpi_call 17 45 "$dumpfile", "arqui.vcd" {0 0 0};
    %vpi_call 17 46 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55561f62e1a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55561f62e090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55561f62e290_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55561f62e500_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55561f62e3a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55561f62e610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f62f1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f62ef20_0, 0;
    %pushi/vec4 44, 0, 6;
    %assign/vec4 v0x55561f62e7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f62f150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f62f010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f62f0b0_0, 0;
    %wait E_0x55561f619cd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55561f62f1f0_0, 0;
    %pushi/vec4 2, 0, 32;
T_31.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.1, 5;
    %jmp/1 T_31.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55561f619cd0;
    %jmp T_31.0;
T_31.1 ;
    %pop/vec4 1;
    %pushi/vec4 18, 0, 32;
T_31.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.3, 5;
    %jmp/1 T_31.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55561f619cd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55561f62f1f0_0, 0;
    %load/vec4 v0x55561f62ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x55561f62e7c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55561f62e7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55561f62f150_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f62f150_0, 0;
T_31.5 ;
    %jmp T_31.2;
T_31.3 ;
    %pop/vec4 1;
    %wait E_0x55561f619cd0;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x55561f62e7c0_0, 0;
    %pushi/vec4 18, 0, 32;
T_31.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.7, 5;
    %jmp/1 T_31.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55561f619cd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55561f62f1f0_0, 0;
    %load/vec4 v0x55561f62ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x55561f62e7c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55561f62e7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55561f62f150_0, 0;
    %jmp T_31.9;
T_31.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f62f150_0, 0;
T_31.9 ;
    %jmp T_31.6;
T_31.7 ;
    %pop/vec4 1;
    %vpi_call 17 123 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x55561f62dba0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55561f62e720_0, 0;
    %end;
    .thread T_32;
    .scope S_0x55561f62dba0;
T_33 ;
    %delay 2000, 0;
    %load/vec4 v0x55561f62e720_0;
    %inv;
    %assign/vec4 v0x55561f62e720_0, 0;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "././CMOS/cmos_cells.v";
    "bancoEv.v";
    "./arqui.v";
    "./fifo_d0.v";
    "./RAM_memory.v";
    "./fifo_d1.v";
    "./demux_d.v";
    "./demux_vc.v";
    "./fsm.v";
    "./input_flow.v";
    "./fifo_main.v";
    "./mux.v";
    "./output_flow.v";
    "./fifo_vc0.v";
    "./fifo_vc1.v";
    "./probadorEV.v";
