#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5589af785650 .scope module, "Execution" "Execution" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x5589af7b2260_0 .net "ALUOp", 1 0, v0x5589af7adea0_0;  1 drivers
v0x5589af7b2340_0 .net "ALUOpFinal", 3 0, v0x5589af7adf80_0;  1 drivers
v0x5589af7b2450_0 .net "ALUSrc", 0 0, v0x5589af7ae050_0;  1 drivers
v0x5589af7b2540_0 .net "Branch", 0 0, v0x5589af7ae150_0;  1 drivers
v0x5589af7b25e0_0 .net "Inm", 0 0, v0x5589af7ae1f0_0;  1 drivers
v0x5589af7b2720_0 .net "MemRead", 0 0, v0x5589af7ae2e0_0;  1 drivers
v0x5589af7b27c0_0 .net "MemWrite", 0 0, v0x5589af7ae380_0;  1 drivers
v0x5589af7b2860_0 .net "MemtoReg", 0 0, v0x5589af7ae420_0;  1 drivers
v0x5589af7b2900_0 .net "RData1", 31 0, v0x5589af7b04a0_0;  1 drivers
v0x5589af7b2a30_0 .net "RData2", 31 0, v0x5589af7b0590_0;  1 drivers
v0x5589af7b2b20_0 .net "RegDst", 0 0, v0x5589af7ae4c0_0;  1 drivers
v0x5589af7b2c10_0 .net "RegWrite", 0 0, v0x5589af7ae580_0;  1 drivers
v0x5589af7b2d00_0 .net "WData", 31 0, L_0x5589af7c5150;  1 drivers
v0x5589af7b2df0_0 .net "WRegister", 4 0, L_0x5589af7c3ec0;  1 drivers
v0x5589af7b2ee0_0 .net "carry", 0 0, L_0x5589af7c4fc0;  1 drivers
o0x7fbc1f9bc918 .functor BUFZ 1, C4<z>; HiZ drive
v0x5589af7b2f80_0 .net "clk", 0 0, o0x7fbc1f9bc918;  0 drivers
v0x5589af7b3020_0 .net "ins", 31 0, v0x5589af7af3a0_0;  1 drivers
v0x5589af7b3220_0 .net "operation", 3 0, v0x5589af7ac9e0_0;  1 drivers
v0x5589af7b3310_0 .net "overflow", 0 0, L_0x5589af7b3710;  1 drivers
v0x5589af7b33b0_0 .net "res_se", 31 0, L_0x5589af7c43d0;  1 drivers
v0x5589af7b34a0_0 .net "val2", 31 0, L_0x5589af7c4d50;  1 drivers
v0x5589af7b35b0_0 .net "zero", 0 0, L_0x5589af7c4e80;  1 drivers
L_0x5589af7c3790 .part v0x5589af7af3a0_0, 26, 6;
L_0x5589af7c4040 .part v0x5589af7af3a0_0, 16, 5;
L_0x5589af7c41c0 .part v0x5589af7af3a0_0, 11, 5;
L_0x5589af7c4260 .part v0x5589af7af3a0_0, 21, 5;
L_0x5589af7c4330 .part v0x5589af7af3a0_0, 16, 5;
L_0x5589af7c44c0 .part v0x5589af7af3a0_0, 0, 16;
L_0x5589af7c51f0 .part v0x5589af7af3a0_0, 0, 6;
S_0x5589af785f30 .scope module, "a1" "alu" 2 19, 3 1 0, S_0x5589af785650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Reg1"
    .port_info 1 /INPUT 32 "Reg2"
    .port_info 2 /INPUT 4 "operation"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "overflow"
    .port_info 6 /OUTPUT 1 "carry"
L_0x5589af7b3710 .functor BUFZ 1, L_0x5589af7c4fc0, C4<0>, C4<0>, C4<0>;
v0x5589af786d50_0 .net "Reg1", 31 0, v0x5589af7b04a0_0;  alias, 1 drivers
v0x5589af7872c0_0 .net "Reg2", 31 0, L_0x5589af7c4d50;  alias, 1 drivers
L_0x7fbc1f973378 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589af775830_0 .net/2u *"_s0", 32 0, L_0x7fbc1f973378;  1 drivers
v0x5589af7abfb0_0 .net "carry", 0 0, L_0x5589af7c4fc0;  alias, 1 drivers
v0x5589af7ac070_0 .net "operation", 3 0, v0x5589af7ac9e0_0;  alias, 1 drivers
v0x5589af7ac1a0_0 .net "overflow", 0 0, L_0x5589af7b3710;  alias, 1 drivers
v0x5589af7ac260_0 .var "res", 32 0;
v0x5589af7ac340_0 .net "result", 31 0, L_0x5589af7c5150;  alias, 1 drivers
v0x5589af7ac420_0 .net "zero", 0 0, L_0x5589af7c4e80;  alias, 1 drivers
E_0x5589af7611f0 .event edge, v0x5589af7ac070_0, v0x5589af786d50_0, v0x5589af7872c0_0;
L_0x5589af7c4e80 .cmp/eq 33, v0x5589af7ac260_0, L_0x7fbc1f973378;
L_0x5589af7c4fc0 .part v0x5589af7ac260_0, 32, 1;
L_0x5589af7c5150 .part v0x5589af7ac260_0, 0, 32;
S_0x5589af7ac5c0 .scope module, "ac1" "AluControl" 2 20, 4 1 0, S_0x5589af785650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 1 "Inm"
    .port_info 3 /INPUT 4 "ALUOpFinal"
    .port_info 4 /OUTPUT 4 "Control"
v0x5589af7ac800_0 .net "ALUOp", 1 0, v0x5589af7adea0_0;  alias, 1 drivers
v0x5589af7ac900_0 .net "ALUOpFinal", 3 0, v0x5589af7adf80_0;  alias, 1 drivers
v0x5589af7ac9e0_0 .var "Control", 3 0;
v0x5589af7aca80_0 .net "Funct", 5 0, L_0x5589af7c51f0;  1 drivers
v0x5589af7acb40_0 .net "Inm", 0 0, v0x5589af7ae1f0_0;  alias, 1 drivers
E_0x5589af760f80 .event edge, v0x5589af7acb40_0, v0x5589af7ac800_0, v0x5589af7aca80_0;
S_0x5589af7accf0 .scope module, "alusrc" "mux32" 2 18, 5 1 0, S_0x5589af785650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Reg1"
    .port_info 1 /INPUT 32 "Reg2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x5589af7acec0_0 .net "Reg1", 31 0, v0x5589af7b0590_0;  alias, 1 drivers
v0x5589af7acfa0_0 .net "Reg2", 31 0, L_0x5589af7c43d0;  alias, 1 drivers
v0x5589af7ad080_0 .net *"_s0", 31 0, L_0x5589af7c4700;  1 drivers
L_0x7fbc1f9732a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589af7ad140_0 .net *"_s11", 30 0, L_0x7fbc1f9732a0;  1 drivers
L_0x7fbc1f9732e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5589af7ad220_0 .net/2u *"_s12", 31 0, L_0x7fbc1f9732e8;  1 drivers
v0x5589af7ad350_0 .net *"_s14", 0 0, L_0x5589af7c4a10;  1 drivers
L_0x7fbc1f973330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589af7ad410_0 .net/2u *"_s16", 31 0, L_0x7fbc1f973330;  1 drivers
v0x5589af7ad4f0_0 .net *"_s18", 31 0, L_0x5589af7c4b80;  1 drivers
L_0x7fbc1f973210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589af7ad5d0_0 .net *"_s3", 30 0, L_0x7fbc1f973210;  1 drivers
L_0x7fbc1f973258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589af7ad6b0_0 .net/2u *"_s4", 31 0, L_0x7fbc1f973258;  1 drivers
v0x5589af7ad790_0 .net *"_s6", 0 0, L_0x5589af7c47f0;  1 drivers
v0x5589af7ad850_0 .net *"_s8", 31 0, L_0x5589af7c48e0;  1 drivers
v0x5589af7ad930_0 .net "out", 31 0, L_0x5589af7c4d50;  alias, 1 drivers
v0x5589af7ad9f0_0 .net "sel", 0 0, v0x5589af7ae050_0;  alias, 1 drivers
L_0x5589af7c4700 .concat [ 1 31 0 0], v0x5589af7ae050_0, L_0x7fbc1f973210;
L_0x5589af7c47f0 .cmp/eq 32, L_0x5589af7c4700, L_0x7fbc1f973258;
L_0x5589af7c48e0 .concat [ 1 31 0 0], v0x5589af7ae050_0, L_0x7fbc1f9732a0;
L_0x5589af7c4a10 .cmp/eq 32, L_0x5589af7c48e0, L_0x7fbc1f9732e8;
L_0x5589af7c4b80 .functor MUXZ 32, L_0x7fbc1f973330, L_0x5589af7c43d0, L_0x5589af7c4a10, C4<>;
L_0x5589af7c4d50 .functor MUXZ 32, L_0x5589af7c4b80, v0x5589af7b0590_0, L_0x5589af7c47f0, C4<>;
S_0x5589af7adb40 .scope module, "c1" "control" 2 14, 6 1 0, S_0x5589af785650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "ins"
    .port_info 2 /OUTPUT 1 "RegDst"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 2 "ALUOp"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 4 "ALUOpFinal"
    .port_info 11 /OUTPUT 1 "Inm"
v0x5589af7adea0_0 .var "ALUOp", 1 0;
v0x5589af7adf80_0 .var "ALUOpFinal", 3 0;
v0x5589af7ae050_0 .var "ALUSrc", 0 0;
v0x5589af7ae150_0 .var "Branch", 0 0;
v0x5589af7ae1f0_0 .var "Inm", 0 0;
v0x5589af7ae2e0_0 .var "MemRead", 0 0;
v0x5589af7ae380_0 .var "MemWrite", 0 0;
v0x5589af7ae420_0 .var "MemtoReg", 0 0;
v0x5589af7ae4c0_0 .var "RegDst", 0 0;
v0x5589af7ae580_0 .var "RegWrite", 0 0;
v0x5589af7ae640_0 .net "clk", 0 0, o0x7fbc1f9bc918;  alias, 0 drivers
v0x5589af7ae700_0 .net "ins", 5 0, L_0x5589af7c3790;  1 drivers
E_0x5589af7608a0 .event posedge, v0x5589af7ae640_0;
S_0x5589af7ae9d0 .scope module, "f1" "Fetch" 2 13, 7 1 0, S_0x5589af785650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "ins"
v0x5589af7afd70_0 .net "clk", 0 0, o0x7fbc1f9bc918;  alias, 0 drivers
v0x5589af7afe30_0 .net "inPC", 9 0, L_0x5589af7b3670;  1 drivers
v0x5589af7aff40_0 .net "ins", 31 0, v0x5589af7af3a0_0;  alias, 1 drivers
v0x5589af7affe0_0 .net "outAd", 9 0, v0x5589af7afb30_0;  1 drivers
v0x5589af7b0080_0 .var "res", 0 0;
S_0x5589af7aebc0 .scope module, "a1" "add" 7 9, 8 1 0, S_0x5589af7ae9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "val1"
    .port_info 1 /INPUT 10 "val2"
    .port_info 2 /OUTPUT 10 "ans"
v0x5589af7aee20_0 .net "ans", 9 0, L_0x5589af7b3670;  alias, 1 drivers
v0x5589af7aef20_0 .net "val1", 9 0, v0x5589af7afb30_0;  alias, 1 drivers
L_0x7fbc1f973018 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x5589af7af000_0 .net "val2", 9 0, L_0x7fbc1f973018;  1 drivers
L_0x5589af7b3670 .arith/sum 10, v0x5589af7afb30_0, L_0x7fbc1f973018;
S_0x5589af7af140 .scope module, "im1" "InstructionMemory" 7 10, 9 1 0, S_0x5589af7ae9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "ReadAddress"
    .port_info 2 /OUTPUT 32 "Instruction"
v0x5589af7af3a0_0 .var "Instruction", 31 0;
v0x5589af7af4a0 .array "Memory", 1023 0, 7 0;
v0x5589af7af560_0 .net "ReadAddress", 9 0, v0x5589af7afb30_0;  alias, 1 drivers
v0x5589af7af660_0 .net "clk", 0 0, o0x7fbc1f9bc918;  alias, 0 drivers
E_0x5589af78f5a0 .event negedge, v0x5589af7ae640_0;
S_0x5589af7af770 .scope module, "pc1" "ProgramCounter" 7 8, 10 1 0, S_0x5589af7ae9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "inPC"
    .port_info 3 /OUTPUT 10 "outAd"
v0x5589af7af9a0_0 .net "clk", 0 0, o0x7fbc1f9bc918;  alias, 0 drivers
v0x5589af7afa90_0 .net "inPC", 9 0, L_0x5589af7b3670;  alias, 1 drivers
v0x5589af7afb30_0 .var "outAd", 9 0;
v0x5589af7afc50_0 .net "reset", 0 0, v0x5589af7b0080_0;  1 drivers
S_0x5589af7b01b0 .scope module, "r1" "registerFile" 2 16, 11 1 0, S_0x5589af785650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "ReadRegister1"
    .port_info 2 /INPUT 5 "ReadRegister2"
    .port_info 3 /INPUT 5 "WriteRegister"
    .port_info 4 /INPUT 32 "WriteData"
    .port_info 5 /OUTPUT 32 "ReadData1"
    .port_info 6 /OUTPUT 32 "ReadData2"
    .port_info 7 /INPUT 1 "Write"
v0x5589af7b04a0_0 .var "ReadData1", 31 0;
v0x5589af7b0590_0 .var "ReadData2", 31 0;
v0x5589af7b0660_0 .net "ReadRegister1", 4 0, L_0x5589af7c4260;  1 drivers
v0x5589af7b0730_0 .net "ReadRegister2", 4 0, L_0x5589af7c4330;  1 drivers
v0x5589af7b0810_0 .net "Write", 0 0, v0x5589af7ae580_0;  alias, 1 drivers
v0x5589af7b0900_0 .net "WriteData", 31 0, L_0x5589af7c5150;  alias, 1 drivers
v0x5589af7b09d0_0 .net "WriteRegister", 4 0, L_0x5589af7c3ec0;  alias, 1 drivers
v0x5589af7b0a90_0 .net "clk", 0 0, o0x7fbc1f9bc918;  alias, 0 drivers
v0x5589af7b0bc0 .array "registers", 31 0, 31 0;
S_0x5589af7b0e10 .scope module, "se" "SignExtend" 2 17, 12 1 0, S_0x5589af785650;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
L_0x7fbc1f9731c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589af7b0ff0_0 .net *"_s3", 15 0, L_0x7fbc1f9731c8;  1 drivers
v0x5589af7b10f0_0 .net "in", 15 0, L_0x5589af7c44c0;  1 drivers
v0x5589af7b11d0_0 .net "out", 31 0, L_0x5589af7c43d0;  alias, 1 drivers
L_0x5589af7c43d0 .concat [ 16 16 0 0], L_0x5589af7c44c0, L_0x7fbc1f9731c8;
S_0x5589af7b1310 .scope module, "swreg" "mux5" 2 15, 5 12 0, S_0x5589af785650;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Reg1"
    .port_info 1 /INPUT 5 "Reg2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
v0x5589af7b1530_0 .net "Reg1", 4 0, L_0x5589af7c4040;  1 drivers
v0x5589af7b1610_0 .net "Reg2", 4 0, L_0x5589af7c41c0;  1 drivers
v0x5589af7b16f0_0 .net *"_s0", 31 0, L_0x5589af7c3830;  1 drivers
L_0x7fbc1f9730f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589af7b17e0_0 .net *"_s11", 30 0, L_0x7fbc1f9730f0;  1 drivers
L_0x7fbc1f973138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5589af7b18c0_0 .net/2u *"_s12", 31 0, L_0x7fbc1f973138;  1 drivers
v0x5589af7b19f0_0 .net *"_s14", 0 0, L_0x5589af7c3c10;  1 drivers
L_0x7fbc1f973180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5589af7b1ab0_0 .net/2u *"_s16", 4 0, L_0x7fbc1f973180;  1 drivers
v0x5589af7b1b90_0 .net *"_s18", 4 0, L_0x5589af7c3d80;  1 drivers
L_0x7fbc1f973060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589af7b1c70_0 .net *"_s3", 30 0, L_0x7fbc1f973060;  1 drivers
L_0x7fbc1f9730a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589af7b1de0_0 .net/2u *"_s4", 31 0, L_0x7fbc1f9730a8;  1 drivers
v0x5589af7b1ec0_0 .net *"_s6", 0 0, L_0x5589af7c3950;  1 drivers
v0x5589af7b1f80_0 .net *"_s8", 31 0, L_0x5589af7c3a90;  1 drivers
v0x5589af7b2060_0 .net "out", 4 0, L_0x5589af7c3ec0;  alias, 1 drivers
v0x5589af7b2120_0 .net "sel", 0 0, v0x5589af7ae4c0_0;  alias, 1 drivers
L_0x5589af7c3830 .concat [ 1 31 0 0], v0x5589af7ae4c0_0, L_0x7fbc1f973060;
L_0x5589af7c3950 .cmp/eq 32, L_0x5589af7c3830, L_0x7fbc1f9730a8;
L_0x5589af7c3a90 .concat [ 1 31 0 0], v0x5589af7ae4c0_0, L_0x7fbc1f9730f0;
L_0x5589af7c3c10 .cmp/eq 32, L_0x5589af7c3a90, L_0x7fbc1f973138;
L_0x5589af7c3d80 .functor MUXZ 5, L_0x7fbc1f973180, L_0x5589af7c41c0, L_0x5589af7c3c10, C4<>;
L_0x5589af7c3ec0 .functor MUXZ 5, L_0x5589af7c3d80, L_0x5589af7c4040, L_0x5589af7c3950, C4<>;
    .scope S_0x5589af7af770;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5589af7afb30_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_0x5589af7af770;
T_1 ;
    %wait E_0x5589af7608a0;
    %load/vec4 v0x5589af7afc50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 10;
    %cassign/vec4 v0x5589af7afb30_0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5589af7afa90_0;
    %cassign/vec4 v0x5589af7afb30_0;
    %cassign/link v0x5589af7afb30_0, v0x5589af7afa90_0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5589af7af140;
T_2 ;
    %vpi_call 9 10 "$readmemb", "instructions.txt", v0x5589af7af4a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5589af7af140;
T_3 ;
    %wait E_0x5589af78f5a0;
    %load/vec4 v0x5589af7af560_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5589af7af4a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589af7af3a0_0, 4, 8;
    %load/vec4 v0x5589af7af560_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5589af7af4a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589af7af3a0_0, 4, 8;
    %load/vec4 v0x5589af7af560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5589af7af4a0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589af7af3a0_0, 4, 8;
    %load/vec4 v0x5589af7af560_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5589af7af4a0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589af7af3a0_0, 4, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5589af7ae9d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589af7b0080_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5589af7adb40;
T_5 ;
    %wait E_0x5589af7608a0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae1f0_0;
    %load/vec4 v0x5589af7ae700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %jmp T_5.18;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %jmp T_5.18;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %jmp T_5.18;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %jmp T_5.18;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %jmp T_5.18;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 2, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae1f0_0;
    %jmp T_5.18;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae1f0_0;
    %jmp T_5.18;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 1, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae1f0_0;
    %jmp T_5.18;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 7, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae1f0_0;
    %jmp T_5.18;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %jmp T_5.18;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %jmp T_5.18;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae4c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae050_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae420_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589af7ae580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae2e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae380_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589af7ae150_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5589af7adea0_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5589af7adf80_0;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5589af7b01b0;
T_6 ;
    %vpi_call 11 12 "$readmemb", "registers.txt", v0x5589af7b0bc0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5589af7b01b0;
T_7 ;
    %wait E_0x5589af7608a0;
    %load/vec4 v0x5589af7b0660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5589af7b0bc0, 4;
    %assign/vec4 v0x5589af7b04a0_0, 0;
    %load/vec4 v0x5589af7b0730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5589af7b0bc0, 4;
    %assign/vec4 v0x5589af7b0590_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5589af7b01b0;
T_8 ;
    %wait E_0x5589af78f5a0;
    %load/vec4 v0x5589af7b0810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5589af7b0900_0;
    %load/vec4 v0x5589af7b09d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5589af7b0bc0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5589af785f30;
T_9 ;
    %wait E_0x5589af7611f0;
    %load/vec4 v0x5589af7ac070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x5589af786d50_0;
    %pad/u 33;
    %load/vec4 v0x5589af7872c0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0x5589af7ac260_0, 0, 33;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x5589af786d50_0;
    %pad/u 33;
    %load/vec4 v0x5589af7872c0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0x5589af7ac260_0, 0, 33;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x5589af786d50_0;
    %pad/u 33;
    %load/vec4 v0x5589af7872c0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x5589af7ac260_0, 0, 33;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x5589af786d50_0;
    %pad/u 33;
    %load/vec4 v0x5589af7872c0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x5589af7ac260_0, 0, 33;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x5589af786d50_0;
    %load/vec4 v0x5589af7872c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 33;
    %store/vec4 v0x5589af7ac260_0, 0, 33;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x5589af786d50_0;
    %pad/u 33;
    %load/vec4 v0x5589af7872c0_0;
    %pad/u 33;
    %or;
    %inv;
    %store/vec4 v0x5589af7ac260_0, 0, 33;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5589af7ac5c0;
T_10 ;
    %wait E_0x5589af760f80;
    %load/vec4 v0x5589af7acb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5589af7ac900_0;
    %cassign/vec4 v0x5589af7ac9e0_0;
    %cassign/link v0x5589af7ac9e0_0, v0x5589af7ac900_0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5589af7ac800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589af7ac9e0_0, 0, 4;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5589af7ac9e0_0, 0, 4;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5589af7aca80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589af7ac9e0_0, 0, 4;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5589af7ac9e0_0, 0, 4;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589af7ac9e0_0, 0, 4;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5589af7ac9e0_0, 0, 4;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5589af7ac9e0_0, 0, 4;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "execution.v";
    "alu.v";
    "alu_control.v";
    "mux.v";
    "control.v";
    "fetch.v";
    "add.v";
    "ins_memory.v";
    "pc.v";
    "register_file.v";
    "sign_extend.v";
