xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../apps/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../apps/vivado/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
indicator_1_blue.v,verilog,xil_defaultlib,../../../../Proyecto Base.srcs/sources_1/ip/indicator_1_blue/sim/indicator_1_blue.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
