{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1453261387691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1453261387921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 19 19:43:06 2016 " "Processing started: Tue Jan 19 19:43:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1453261387921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1453261387921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fibonacci_calculator -c Fibonacci " "Command: quartus_map --read_settings_files=on --write_settings_files=off fibonacci_calculator -c Fibonacci" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1453261387929 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1453261390346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_calculator " "Found entity 1: fibonacci_calculator" {  } { { "fibonacci_calculator.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/fibonacci_calculator/fibonacci_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1453261411494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1453261411494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fibonacci_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fibonacci_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fibonacci_calculator " "Found entity 1: tb_fibonacci_calculator" {  } { { "tb_fibonacci_calculator.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/fibonacci_calculator/tb_fibonacci_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1453261411502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1453261411502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fibonacci_calculator " "Elaborating entity \"fibonacci_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1453261412014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fibonacci_calculator.v(30) " "Verilog HDL assignment warning at fibonacci_calculator.v(30): truncated value with size 32 to match size of target (1)" {  } { { "fibonacci_calculator.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/fibonacci_calculator/fibonacci_calculator.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453261412125 "|fibonacci_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fibonacci_calculator.v(43) " "Verilog HDL assignment warning at fibonacci_calculator.v(43): truncated value with size 32 to match size of target (1)" {  } { { "fibonacci_calculator.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/fibonacci_calculator/fibonacci_calculator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453261412126 "|fibonacci_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fibonacci_calculator.v(47) " "Verilog HDL assignment warning at fibonacci_calculator.v(47): truncated value with size 32 to match size of target (1)" {  } { { "fibonacci_calculator.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/fibonacci_calculator/fibonacci_calculator.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453261412126 "|fibonacci_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fibonacci_calculator.v(53) " "Verilog HDL assignment warning at fibonacci_calculator.v(53): truncated value with size 32 to match size of target (1)" {  } { { "fibonacci_calculator.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/fibonacci_calculator/fibonacci_calculator.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453261412129 "|fibonacci_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fibonacci_calculator.v(58) " "Verilog HDL assignment warning at fibonacci_calculator.v(58): truncated value with size 32 to match size of target (5)" {  } { { "fibonacci_calculator.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/fibonacci_calculator/fibonacci_calculator.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453261412130 "|fibonacci_calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fibonacci_calculator.v(62) " "Verilog HDL assignment warning at fibonacci_calculator.v(62): truncated value with size 32 to match size of target (1)" {  } { { "fibonacci_calculator.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/fibonacci_calculator/fibonacci_calculator.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453261412131 "|fibonacci_calculator"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1453261416715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1453261419409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1453261419409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1453261421385 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1453261421385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1453261421385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1453261421385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1453261421419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 19 19:43:41 2016 " "Processing ended: Tue Jan 19 19:43:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1453261421419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1453261421419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1453261421419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1453261421419 ""}
