Classic Timing Analyzer report for PQP
Fri May 17 19:18:34 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                         ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 20.819 ns                        ; ControlUnit:ControlUnit|state.Store          ; ALUResult[28]                                 ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 54.47 MHz ( period = 18.358 ns ) ; ControlUnit:ControlUnit|nextstate.LSave_1253 ; ControlUnit:ControlUnit|state.LSave           ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.LGet           ; ControlUnit:ControlUnit|nextstate.LSaveb_1209 ; clock      ; clock    ; 204          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                              ;                                               ;            ;          ; 204          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 54.47 MHz ( period = 18.358 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_1253          ; ControlUnit:ControlUnit|state.LSave          ; clock      ; clock    ; None                        ; None                      ; 0.731 ns                ;
; N/A                                     ; 54.52 MHz ( period = 18.342 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_1209         ; ControlUnit:ControlUnit|state.LSaveb         ; clock      ; clock    ; None                        ; None                      ; 0.723 ns                ;
; N/A                                     ; 54.56 MHz ( period = 18.330 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_1231         ; ControlUnit:ControlUnit|state.LSaveh         ; clock      ; clock    ; None                        ; None                      ; 0.713 ns                ;
; N/A                                     ; 56.78 MHz ( period = 17.612 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_1567           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.815 ns                ;
; N/A                                     ; 57.90 MHz ( period = 17.272 ns )                    ; ControlUnit:ControlUnit|nextstate.And_1507            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.852 ns                ;
; N/A                                     ; 58.77 MHz ( period = 17.016 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_1187            ; ControlUnit:ControlUnit|state.Lui            ; clock      ; clock    ; None                        ; None                      ; 0.724 ns                ;
; N/A                                     ; 58.81 MHz ( period = 17.004 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_1629            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.720 ns                ;
; N/A                                     ; 58.92 MHz ( period = 16.972 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_1293             ; ControlUnit:ControlUnit|state.Lw             ; clock      ; clock    ; None                        ; None                      ; 0.709 ns                ;
; N/A                                     ; 58.94 MHz ( period = 16.966 ns )                    ; ControlUnit:ControlUnit|nextstate.Store_1147          ; ControlUnit:ControlUnit|state.Store          ; clock      ; clock    ; None                        ; None                      ; 0.702 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.713 ns                ;
; N/A                                     ; 59.22 MHz ( period = 16.886 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_1463          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.720 ns                ;
; N/A                                     ; 59.23 MHz ( period = 16.884 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.706 ns                ;
; N/A                                     ; 61.98 MHz ( period = 16.134 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_1273           ; ControlUnit:ControlUnit|state.LGet           ; clock      ; clock    ; None                        ; None                      ; 0.732 ns                ;
; N/A                                     ; 62.13 MHz ( period = 16.096 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreData_1107      ; ControlUnit:ControlUnit|state.StoreData      ; clock      ; clock    ; None                        ; None                      ; 0.714 ns                ;
; N/A                                     ; 62.59 MHz ( period = 15.976 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_1607     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.697 ns                ;
; N/A                                     ; 62.94 MHz ( period = 15.888 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 63.07 MHz ( period = 15.856 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 63.07 MHz ( period = 15.856 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 64.35 MHz ( period = 15.540 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1547 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.719 ns                ;
; N/A                                     ; 64.36 MHz ( period = 15.538 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_1167           ; ControlUnit:ControlUnit|state.Lui2           ; clock      ; clock    ; None                        ; None                      ; 0.719 ns                ;
; N/A                                     ; 64.46 MHz ( period = 15.514 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_1313   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.705 ns                ;
; N/A                                     ; 64.47 MHz ( period = 15.510 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_1689          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.724 ns                ;
; N/A                                     ; 64.75 MHz ( period = 15.444 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_1355    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.699 ns                ;
; N/A                                     ; 65.82 MHz ( period = 15.192 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_1649         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.702 ns                ;
; N/A                                     ; 68.55 MHz ( period = 14.588 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_1669    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 68.56 MHz ( period = 14.586 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_1527   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreGet_1127       ; ControlUnit:ControlUnit|state.StoreGet       ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 68.85 MHz ( period = 14.524 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_1441      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 68.89 MHz ( period = 14.516 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 73.20 MHz ( period = 13.662 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSave_1087      ; ControlUnit:ControlUnit|state.StoreSave      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 73.21 MHz ( period = 13.660 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSaveb_1065     ; ControlUnit:ControlUnit|state.StoreSaveb     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 73.21 MHz ( period = 13.660 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSaveh_1043     ; ControlUnit:ControlUnit|state.StoreSaveh     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 79.37 MHz ( period = 12.599 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 12.359 ns               ;
; N/A                                     ; 79.44 MHz ( period = 12.588 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 12.348 ns               ;
; N/A                                     ; 80.50 MHz ( period = 12.423 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 12.168 ns               ;
; N/A                                     ; 80.50 MHz ( period = 12.422 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 12.170 ns               ;
; N/A                                     ; 80.86 MHz ( period = 12.367 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 12.127 ns               ;
; N/A                                     ; 80.93 MHz ( period = 12.356 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 12.116 ns               ;
; N/A                                     ; 80.97 MHz ( period = 12.351 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 12.120 ns               ;
; N/A                                     ; 81.04 MHz ( period = 12.340 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 12.109 ns               ;
; N/A                                     ; 81.47 MHz ( period = 12.275 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 12.035 ns               ;
; N/A                                     ; 81.54 MHz ( period = 12.264 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 12.024 ns               ;
; N/A                                     ; 81.68 MHz ( period = 12.243 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 12.003 ns               ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.992 ns               ;
; N/A                                     ; 81.99 MHz ( period = 12.196 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.956 ns               ;
; N/A                                     ; 82.03 MHz ( period = 12.191 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.936 ns               ;
; N/A                                     ; 82.03 MHz ( period = 12.190 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.938 ns               ;
; N/A                                     ; 82.05 MHz ( period = 12.187 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.928 ns               ;
; N/A                                     ; 82.07 MHz ( period = 12.185 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.945 ns               ;
; N/A                                     ; 82.14 MHz ( period = 12.175 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.929 ns               ;
; N/A                                     ; 82.14 MHz ( period = 12.174 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.931 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.904 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.904 ns               ;
; N/A                                     ; 82.65 MHz ( period = 12.099 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.844 ns               ;
; N/A                                     ; 82.66 MHz ( period = 12.098 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.846 ns               ;
; N/A                                     ; 82.87 MHz ( period = 12.067 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.812 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.814 ns               ;
; N/A                                     ; 83.00 MHz ( period = 12.048 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.796 ns               ;
; N/A                                     ; 83.19 MHz ( period = 12.020 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.765 ns               ;
; N/A                                     ; 83.20 MHz ( period = 12.019 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.767 ns               ;
; N/A                                     ; 83.65 MHz ( period = 11.955 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.696 ns               ;
; N/A                                     ; 83.76 MHz ( period = 11.939 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.689 ns               ;
; N/A                                     ; 83.88 MHz ( period = 11.922 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 83.88 MHz ( period = 11.922 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 83.94 MHz ( period = 11.913 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 11.658 ns               ;
; N/A                                     ; 83.99 MHz ( period = 11.906 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.665 ns               ;
; N/A                                     ; 83.99 MHz ( period = 11.906 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.665 ns               ;
; N/A                                     ; 84.10 MHz ( period = 11.891 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.651 ns               ;
; N/A                                     ; 84.18 MHz ( period = 11.880 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.640 ns               ;
; N/A                                     ; 84.30 MHz ( period = 11.863 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.604 ns               ;
; N/A                                     ; 84.52 MHz ( period = 11.831 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.572 ns               ;
; N/A                                     ; 84.53 MHz ( period = 11.830 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.580 ns               ;
; N/A                                     ; 84.53 MHz ( period = 11.830 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.580 ns               ;
; N/A                                     ; 84.60 MHz ( period = 11.820 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 11.561 ns               ;
; N/A                                     ; 84.63 MHz ( period = 11.816 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.564 ns               ;
; N/A                                     ; 84.63 MHz ( period = 11.816 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.557 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.557 ns               ;
; N/A                                     ; 84.76 MHz ( period = 11.798 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 84.76 MHz ( period = 11.798 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.525 ns               ;
; N/A                                     ; 85.02 MHz ( period = 11.762 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 11.503 ns               ;
; N/A                                     ; 85.10 MHz ( period = 11.751 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.501 ns               ;
; N/A                                     ; 85.10 MHz ( period = 11.751 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.501 ns               ;
; N/A                                     ; 85.13 MHz ( period = 11.747 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.493 ns               ;
; N/A                                     ; 85.30 MHz ( period = 11.724 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.472 ns               ;
; N/A                                     ; 85.31 MHz ( period = 11.722 ns )                    ; Registrador:A|Saida[0]                                ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.477 ns               ;
; N/A                                     ; 85.31 MHz ( period = 11.722 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.483 ns               ;
; N/A                                     ; 85.36 MHz ( period = 11.715 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.460 ns               ;
; N/A                                     ; 85.37 MHz ( period = 11.714 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.462 ns               ;
; N/A                                     ; 85.39 MHz ( period = 11.711 ns )                    ; Registrador:A|Saida[0]                                ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.466 ns               ;
; N/A                                     ; 85.39 MHz ( period = 11.711 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.472 ns               ;
; N/A                                     ; 85.53 MHz ( period = 11.692 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 85.61 MHz ( period = 11.681 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 11.426 ns               ;
; N/A                                     ; 85.73 MHz ( period = 11.665 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 11.419 ns               ;
; N/A                                     ; 85.87 MHz ( period = 11.645 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.393 ns               ;
; N/A                                     ; 86.29 MHz ( period = 11.589 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 11.334 ns               ;
; N/A                                     ; 86.30 MHz ( period = 11.588 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 11.329 ns               ;
; N/A                                     ; 86.33 MHz ( period = 11.584 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.325 ns               ;
; N/A                                     ; 86.42 MHz ( period = 11.572 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 11.322 ns               ;
; N/A                                     ; 86.45 MHz ( period = 11.568 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.318 ns               ;
; N/A                                     ; 86.53 MHz ( period = 11.557 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 86.59 MHz ( period = 11.549 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 11.292 ns               ;
; N/A                                     ; 86.61 MHz ( period = 11.546 ns )                    ; Registrador:A|Saida[0]                                ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.286 ns               ;
; N/A                                     ; 86.61 MHz ( period = 11.546 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.292 ns               ;
; N/A                                     ; 86.62 MHz ( period = 11.545 ns )                    ; Registrador:A|Saida[0]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 86.62 MHz ( period = 11.545 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.294 ns               ;
; N/A                                     ; 86.73 MHz ( period = 11.530 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 11.271 ns               ;
; N/A                                     ; 86.84 MHz ( period = 11.515 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.261 ns               ;
; N/A                                     ; 86.85 MHz ( period = 11.514 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 11.264 ns               ;
; N/A                                     ; 86.88 MHz ( period = 11.510 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 11.255 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.499 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.254 ns               ;
; N/A                                     ; 86.99 MHz ( period = 11.496 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 11.237 ns               ;
; N/A                                     ; 87.02 MHz ( period = 11.492 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 87.12 MHz ( period = 11.479 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.220 ns               ;
; N/A                                     ; 87.19 MHz ( period = 11.469 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.230 ns               ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 11.205 ns               ;
; N/A                                     ; 87.26 MHz ( period = 11.460 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.201 ns               ;
; N/A                                     ; 87.28 MHz ( period = 11.458 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 87.37 MHz ( period = 11.446 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.196 ns               ;
; N/A                                     ; 87.37 MHz ( period = 11.446 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.196 ns               ;
; N/A                                     ; 87.43 MHz ( period = 11.438 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 11.179 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.432 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 11.176 ns               ;
; N/A                                     ; 87.48 MHz ( period = 11.431 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 87.54 MHz ( period = 11.423 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.169 ns               ;
; N/A                                     ; 87.59 MHz ( period = 11.417 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 11.158 ns               ;
; N/A                                     ; 87.62 MHz ( period = 11.413 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.154 ns               ;
; N/A                                     ; 87.62 MHz ( period = 11.413 ns )                    ; Registrador:B|Saida[0]                                ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.203 ns               ;
; N/A                                     ; 87.65 MHz ( period = 11.409 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 87.67 MHz ( period = 11.406 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 11.147 ns               ;
; N/A                                     ; 87.70 MHz ( period = 11.402 ns )                    ; Registrador:B|Saida[0]                                ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.192 ns               ;
; N/A                                     ; 87.73 MHz ( period = 11.398 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.153 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.137 ns               ;
; N/A                                     ; 87.82 MHz ( period = 11.387 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 11.133 ns               ;
; N/A                                     ; 87.87 MHz ( period = 11.381 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 11.127 ns               ;
; N/A                                     ; 87.99 MHz ( period = 11.365 ns )                    ; Registrador:PC|Saida[0]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.120 ns               ;
; N/A                                     ; 88.04 MHz ( period = 11.359 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 88.07 MHz ( period = 11.354 ns )                    ; Registrador:PC|Saida[0]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.109 ns               ;
; N/A                                     ; 88.11 MHz ( period = 11.350 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.144 ns               ;
; N/A                                     ; 88.15 MHz ( period = 11.344 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.090 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.340 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.088 ns               ;
; N/A                                     ; 88.19 MHz ( period = 11.339 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.133 ns               ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.083 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.120 ns               ;
; N/A                                     ; 88.36 MHz ( period = 11.317 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 11.060 ns               ;
; N/A                                     ; 88.36 MHz ( period = 11.317 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.072 ns               ;
; N/A                                     ; 88.38 MHz ( period = 11.315 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.109 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; Registrador:A|Saida[0]                                ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.046 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.052 ns               ;
; N/A                                     ; 88.49 MHz ( period = 11.301 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 11.053 ns               ;
; N/A                                     ; 88.55 MHz ( period = 11.293 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.039 ns               ;
; N/A                                     ; 88.56 MHz ( period = 11.292 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.041 ns               ;
; N/A                                     ; 88.68 MHz ( period = 11.277 ns )                    ; Registrador:A|Saida[0]                                ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.022 ns               ;
; N/A                                     ; 88.68 MHz ( period = 11.277 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.028 ns               ;
; N/A                                     ; 88.68 MHz ( period = 11.277 ns )                    ; Registrador:A|Saida[0]                                ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.022 ns               ;
; N/A                                     ; 88.68 MHz ( period = 11.277 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.028 ns               ;
; N/A                                     ; 88.99 MHz ( period = 11.237 ns )                    ; Registrador:B|Saida[0]                                ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 89.00 MHz ( period = 11.236 ns )                    ; Registrador:B|Saida[0]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.014 ns               ;
; N/A                                     ; 89.02 MHz ( period = 11.233 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.973 ns               ;
; N/A                                     ; 89.03 MHz ( period = 11.232 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.975 ns               ;
; N/A                                     ; 89.09 MHz ( period = 11.225 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.205 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.950 ns               ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 10.944 ns               ;
; N/A                                     ; 89.29 MHz ( period = 11.199 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 10.943 ns               ;
; N/A                                     ; 89.34 MHz ( period = 11.193 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 10.936 ns               ;
; N/A                                     ; 89.37 MHz ( period = 11.189 ns )                    ; Registrador:PC|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.929 ns               ;
; N/A                                     ; 89.38 MHz ( period = 11.188 ns )                    ; Registrador:PC|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.931 ns               ;
; N/A                                     ; 89.41 MHz ( period = 11.184 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 10.937 ns               ;
; N/A                                     ; 89.42 MHz ( period = 11.183 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 10.936 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.174 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.953 ns               ;
; N/A                                     ; 89.50 MHz ( period = 11.173 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.955 ns               ;
; N/A                                     ; 89.52 MHz ( period = 11.171 ns )                    ; Registrador:A|Saida[0]                                ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 10.914 ns               ;
; N/A                                     ; 89.52 MHz ( period = 11.171 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.65 MHz ( period = 11.155 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 10.901 ns               ;
; N/A                                     ; 89.67 MHz ( period = 11.152 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.892 ns               ;
; N/A                                     ; 89.68 MHz ( period = 11.151 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.894 ns               ;
; N/A                                     ; 89.69 MHz ( period = 11.150 ns )                    ; Registrador:B|Saida[3]                                ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.917 ns               ;
; N/A                                     ; 89.69 MHz ( period = 11.150 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.929 ns               ;
; N/A                                     ; 89.69 MHz ( period = 11.149 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 10.895 ns               ;
; N/A                                     ; 89.69 MHz ( period = 11.149 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.931 ns               ;
; N/A                                     ; 89.72 MHz ( period = 11.146 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 10.889 ns               ;
; N/A                                     ; 89.77 MHz ( period = 11.139 ns )                    ; Registrador:B|Saida[3]                                ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.906 ns               ;
; N/A                                     ; 89.77 MHz ( period = 11.139 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 10.894 ns               ;
; N/A                                     ; 89.82 MHz ( period = 11.133 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 10.888 ns               ;
; N/A                                     ; 89.99 MHz ( period = 11.112 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.853 ns               ;
; N/A                                     ; 90.03 MHz ( period = 11.108 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 10.852 ns               ;
; N/A                                     ; 90.03 MHz ( period = 11.108 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.849 ns               ;
; N/A                                     ; 90.03 MHz ( period = 11.107 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 10.851 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; Registrador:B|Saida[4]                                ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.897 ns               ;
; N/A                                     ; 90.19 MHz ( period = 11.088 ns )                    ; Registrador:B|Saida[4]                                ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.29 MHz ( period = 11.076 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 10.820 ns               ;
; N/A                                     ; 90.29 MHz ( period = 11.075 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 10.819 ns               ;
; N/A                                     ; 90.39 MHz ( period = 11.063 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 10.809 ns               ;
; N/A                                     ; 90.44 MHz ( period = 11.057 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 10.803 ns               ;
; N/A                                     ; 90.44 MHz ( period = 11.057 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.799 ns               ;
; N/A                                     ; 90.46 MHz ( period = 11.054 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 10.795 ns               ;
; N/A                                     ; 90.51 MHz ( period = 11.049 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]            ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.787 ns               ;
; N/A                                     ; 90.57 MHz ( period = 11.041 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 10.787 ns               ;
; N/A                                     ; 90.59 MHz ( period = 11.039 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 10.785 ns               ;
; N/A                                     ; 90.60 MHz ( period = 11.038 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]            ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.776 ns               ;
; N/A                                     ; 90.61 MHz ( period = 11.036 ns )                    ; Registrador:A|Saida[0]                                ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.776 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSaveb_1209         ; clock      ; clock    ; None                       ; None                       ; 1.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSave_1253          ; clock      ; clock    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSave_1253          ; clock      ; clock    ; None                       ; None                       ; 2.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSaveh_1231         ; clock      ; clock    ; None                       ; None                       ; 2.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1209         ; clock      ; clock    ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1231         ; clock      ; clock    ; None                       ; None                       ; 2.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1209         ; clock      ; clock    ; None                       ; None                       ; 2.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_1253          ; clock      ; clock    ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_1253          ; clock      ; clock    ; None                       ; None                       ; 2.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_1253          ; clock      ; clock    ; None                       ; None                       ; 2.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreGet              ; ControlUnit:ControlUnit|nextstate.StoreData_1107      ; clock      ; clock    ; None                       ; None                       ; 0.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_1253          ; clock      ; clock    ; None                       ; None                       ; 2.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1209         ; clock      ; clock    ; None                       ; None                       ; 2.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1209         ; clock      ; clock    ; None                       ; None                       ; 2.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1231         ; clock      ; clock    ; None                       ; None                       ; 2.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1231         ; clock      ; clock    ; None                       ; None                       ; 2.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1209         ; clock      ; clock    ; None                       ; None                       ; 2.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1231         ; clock      ; clock    ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1231         ; clock      ; clock    ; None                       ; None                       ; 3.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lui_1187            ; clock      ; clock    ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_1253          ; clock      ; clock    ; None                       ; None                       ; 2.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_1187            ; clock      ; clock    ; None                       ; None                       ; 2.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_1607     ; clock      ; clock    ; None                       ; None                       ; 1.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addi_1567           ; clock      ; clock    ; None                       ; None                       ; 2.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2                  ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addi_1567           ; clock      ; clock    ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Store                 ; ControlUnit:ControlUnit|nextstate.StoreGet_1127       ; clock      ; clock    ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllWriteReg_1355    ; clock      ; clock    ; None                       ; None                       ; 1.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1209         ; clock      ; clock    ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_1649         ; clock      ; clock    ; None                       ; None                       ; 1.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1231         ; clock      ; clock    ; None                       ; None                       ; 3.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_1527   ; clock      ; clock    ; None                       ; None                       ; 1.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1547 ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_1669    ; clock      ; clock    ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 2.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC             ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 2.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 2.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_1273           ; clock      ; clock    ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 2.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lui_1187            ; clock      ; clock    ; None                       ; None                       ; 2.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 2.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 3.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 3.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 3.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 3.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lui_1187            ; clock      ; clock    ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 2.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addi_1567           ; clock      ; clock    ; None                       ; None                       ; 3.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 3.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 2.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreSaveh_1043     ; clock      ; clock    ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 3.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_1187            ; clock      ; clock    ; None                       ; None                       ; 3.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lw_1293             ; clock      ; clock    ; None                       ; None                       ; 3.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Store_1147          ; clock      ; clock    ; None                       ; None                       ; 2.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 2.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 3.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addi_1567           ; clock      ; clock    ; None                       ; None                       ; 3.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_1313   ; clock      ; clock    ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 3.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 2.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 2.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 3.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 2.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 3.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 2.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_1293             ; clock      ; clock    ; None                       ; None                       ; 2.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 2.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_1567           ; clock      ; clock    ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addi_1567           ; clock      ; clock    ; None                       ; None                       ; 3.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 2.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Store_1147          ; clock      ; clock    ; None                       ; None                       ; 3.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lui_1187            ; clock      ; clock    ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_1607     ; clock      ; clock    ; None                       ; None                       ; 2.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 3.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Sllv_1335           ; clock      ; clock    ; None                       ; None                       ; 2.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 3.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lui_1187            ; clock      ; clock    ; None                       ; None                       ; 2.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 3.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 2.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 2.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Sub_1485            ; clock      ; clock    ; None                       ; None                       ; 2.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addi_1567           ; clock      ; clock    ; None                       ; None                       ; 3.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 2.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lw_1293             ; clock      ; clock    ; None                       ; None                       ; 3.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_1689          ; clock      ; clock    ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreSave_1087      ; clock      ; clock    ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 3.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreSaveb_1065     ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Store_1147          ; clock      ; clock    ; None                       ; None                       ; 3.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lw_1293             ; clock      ; clock    ; None                       ; None                       ; 3.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_1607     ; clock      ; clock    ; None                       ; None                       ; 2.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Store_1147          ; clock      ; clock    ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_1441      ; clock      ; clock    ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Rte_1421            ; clock      ; clock    ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 3.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Sll_1377            ; clock      ; clock    ; None                       ; None                       ; 2.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lw_1293             ; clock      ; clock    ; None                       ; None                       ; 3.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 3.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_1689          ; clock      ; clock    ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 2.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte                   ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lw_1293             ; clock      ; clock    ; None                       ; None                       ; 3.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Store_1147          ; clock      ; clock    ; None                       ; None                       ; 3.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_1167           ; clock      ; clock    ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 3.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Store_1147          ; clock      ; clock    ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 3.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 3.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 3.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 2.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 3.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Jr_1399             ; clock      ; clock    ; None                       ; None                       ; 3.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lw_1293             ; clock      ; clock    ; None                       ; None                       ; 3.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSave_1087      ; clock      ; clock    ; None                       ; None                       ; 2.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSave_1087      ; clock      ; clock    ; None                       ; None                       ; 2.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 3.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_1065     ; clock      ; clock    ; None                       ; None                       ; 2.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSave_1087      ; clock      ; clock    ; None                       ; None                       ; 2.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 3.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_1065     ; clock      ; clock    ; None                       ; None                       ; 2.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 3.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Store_1147          ; clock      ; clock    ; None                       ; None                       ; 3.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Break_1463          ; clock      ; clock    ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 3.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreSaveb            ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 2.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 3.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Add_1629            ; clock      ; clock    ; None                       ; None                       ; 3.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSave_1087      ; clock      ; clock    ; None                       ; None                       ; 2.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveb                ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 4.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSave_1087      ; clock      ; clock    ; None                       ; None                       ; 2.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 4.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 3.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSave_1087      ; clock      ; clock    ; None                       ; None                       ; 2.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_1065     ; clock      ; clock    ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreSaveh            ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 2.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 4.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_1065     ; clock      ; clock    ; None                       ; None                       ; 3.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 4.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreSave             ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 2.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.And_1507            ; clock      ; clock    ; None                       ; None                       ; 4.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_1043     ; clock      ; clock    ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_1065     ; clock      ; clock    ; None                       ; None                       ; 3.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr                    ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 2.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveh                ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 3.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSave                 ; ControlUnit:ControlUnit|nextstate.Wait_1587           ; clock      ; clock    ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_1043     ; clock      ; clock    ; None                       ; None                       ; 3.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_1043     ; clock      ; clock    ; None                       ; None                       ; 3.259 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                       ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 20.819 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 20.732 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 20.587 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 20.571 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 20.500 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 20.495 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 20.484 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 20.463 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 20.416 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 20.408 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 20.376 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 20.329 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 20.111 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 20.024 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.960 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 19.942 ns  ; Registrador:A|Saida[0]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.942 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.855 ns  ; Registrador:A|Saida[0]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.855 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.849 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.728 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 19.712 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 19.689 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.636 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 19.633 ns  ; Registrador:B|Saida[0]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.629 ns  ; Registrador:A|Saida[2]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.617 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.604 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 19.602 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.601 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.585 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.570 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.557 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 19.548 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.546 ns  ; Registrador:B|Saida[0]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.546 ns  ; Registrador:A|Saida[1]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.542 ns  ; Registrador:A|Saida[2]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.525 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.498 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.493 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.483 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.461 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.459 ns  ; Registrador:A|Saida[1]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.446 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.370 ns  ; Registrador:B|Saida[3]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.356 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.319 ns  ; Registrador:B|Saida[4]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.283 ns  ; Registrador:B|Saida[3]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.269 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.252 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 19.232 ns  ; Registrador:B|Saida[4]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.182 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.160 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.150 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 19.141 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.124 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.109 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 19.108 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.084 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 19.083 ns  ; Registrador:A|Saida[0]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 19.083 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 19.082 ns  ; Registrador:A|Saida[7]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.073 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.032 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.000 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.995 ns  ; Registrador:A|Saida[7]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.972 ns  ; Registrador:A|Saida[0]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.972 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.953 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.928 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 18.918 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.902 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.877 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.861 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.852 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.850 ns  ; Registrador:B|Saida[2]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.836 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.830 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.826 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.794 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.785 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.774 ns  ; Registrador:B|Saida[0]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.770 ns  ; Registrador:A|Saida[2]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.763 ns  ; Registrador:B|Saida[2]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.760 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.758 ns  ; Registrador:B|Saida[1]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.753 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.747 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.734 ns  ; Registrador:A|Saida[4]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.728 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.726 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.720 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 18.719 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.711 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.708 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.706 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.696 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 18.689 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.687 ns  ; Registrador:A|Saida[1]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.681 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.680 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 18.671 ns  ; Registrador:B|Saida[1]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.663 ns  ; Registrador:B|Saida[0]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.659 ns  ; Registrador:A|Saida[2]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.648 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.647 ns  ; Registrador:A|Saida[4]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.621 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.615 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.609 ns  ; Registrador:B|Saida[7]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.604 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 18.600 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.578 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.576 ns  ; Registrador:A|Saida[1]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.572 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 18.561 ns  ; Registrador:PC|Saida[6]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.551 ns  ; Registrador:A|Saida[3]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.525 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 18.522 ns  ; Registrador:B|Saida[7]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.511 ns  ; Registrador:B|Saida[3]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.488 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 18.485 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.479 ns  ; Registrador:A|Saida[0]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.479 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.474 ns  ; Registrador:PC|Saida[6]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.472 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 18.464 ns  ; Registrador:A|Saida[3]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.463 ns  ; Registrador:PC|Saida[4]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.463 ns  ; Registrador:A|Saida[9]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.460 ns  ; Registrador:B|Saida[4]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.452 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.442 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.410 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.401 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.400 ns  ; Registrador:B|Saida[3]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.398 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.396 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 18.383 ns  ; Registrador:A|Saida[6]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.376 ns  ; Registrador:PC|Saida[4]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.376 ns  ; Registrador:A|Saida[9]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.376 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.375 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 18.365 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.364 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 18.356 ns  ; Registrador:B|Saida[5]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.349 ns  ; Registrador:B|Saida[4]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.324 ns  ; Registrador:PC|Saida[3]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.317 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 18.301 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.299 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.296 ns  ; Registrador:A|Saida[6]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.287 ns  ; Registrador:B|Saida[11]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.284 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.273 ns  ; Registrador:A|Saida[0]                     ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.273 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.269 ns  ; Registrador:B|Saida[5]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.237 ns  ; Registrador:PC|Saida[3]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.232 ns  ; Registrador:A|Saida[0]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.232 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.226 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.223 ns  ; Registrador:A|Saida[7]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.220 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 18.207 ns  ; Registrador:A|Saida[0]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.207 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.202 ns  ; Registrador:PC|Saida[5]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.200 ns  ; Registrador:B|Saida[11]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.197 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.190 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.186 ns  ; ControlUnit:ControlUnit|state.Store        ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 18.170 ns  ; Registrador:B|Saida[0]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.166 ns  ; Registrador:A|Saida[2]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.143 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 18.127 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 18.122 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.115 ns  ; Registrador:PC|Saida[5]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.112 ns  ; Registrador:A|Saida[7]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.107 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.085 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.083 ns  ; Registrador:A|Saida[1]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.051 ns  ; Registrador:A|Saida[0]                     ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 18.051 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 18.051 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 18.020 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.019 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 18.012 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.991 ns  ; Registrador:B|Saida[2]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 17.979 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.972 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 17.964 ns  ; Registrador:B|Saida[0]                     ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.960 ns  ; Registrador:A|Saida[2]                     ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.954 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.954 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.940 ns  ; Registrador:B|Saida[6]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.938 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.923 ns  ; Registrador:B|Saida[0]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.919 ns  ; Registrador:A|Saida[2]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.916 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.907 ns  ; Registrador:B|Saida[3]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.901 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.899 ns  ; Registrador:B|Saida[1]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 17.898 ns  ; Registrador:B|Saida[0]                     ; ALUResult[29] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                            ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri May 17 19:18:33 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_1313" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_1231" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_1253" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_1209" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_1355" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_1607" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_1167" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1547" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_1335" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_1187" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_1527" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_1377" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_1689" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_1485" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_1463" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_1507" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Store_1147" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_1567" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_1629" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_1293" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_1273" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_1649" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSave_1087" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveb_1065" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveh_1043" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_1669" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData_1107" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_1399" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_1421" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_1441" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreGet_1127" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_1587" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 42 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder1~5" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector43~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector85~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector43~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector43~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder1~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder1~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder1~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector23~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr9~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr9~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector4~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector85~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr15~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr17~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector85~3" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector85~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector23~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector85~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector23~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.WriteInPC~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.WriteInPC~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal1~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector88~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder1~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder1~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector88~1" as buffer
Info: Clock "clock" has Internal fmax of 54.47 MHz between source register "ControlUnit:ControlUnit|nextstate.LSave_1253" and destination register "ControlUnit:ControlUnit|state.LSave" (period= 18.358 ns)
    Info: + Longest register to register delay is 0.731 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y10_N24; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.LSave_1253'
        Info: 2: + IC(0.317 ns) + CELL(0.414 ns) = 0.731 ns; Loc. = LCFF_X3_Y10_N1; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.LSave'
        Info: Total cell delay = 0.414 ns ( 56.63 % )
        Info: Total interconnect delay = 0.317 ns ( 43.37 % )
    Info: - Smallest clock skew is -8.327 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.300 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.886 ns) + CELL(0.828 ns) = 3.300 ns; Loc. = LCFF_X3_Y10_N1; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.LSave'
            Info: Total cell delay = 1.955 ns ( 59.24 % )
            Info: Total interconnect delay = 1.345 ns ( 40.76 % )
        Info: - Longest clock path from clock "clock" to source register is 11.627 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'
            Info: 2: + IC(1.386 ns) + CELL(0.955 ns) = 3.468 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 11; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.784 ns) + CELL(0.464 ns) = 4.716 ns; Loc. = LCCOMB_X6_Y10_N8; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector4~0'
            Info: 4: + IC(0.341 ns) + CELL(0.364 ns) = 5.421 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|nextstate.WriteInPC~0'
            Info: 5: + IC(0.800 ns) + CELL(0.507 ns) = 6.728 ns; Loc. = LCCOMB_X2_Y10_N28; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|Selector85~2'
            Info: 6: + IC(0.350 ns) + CELL(0.464 ns) = 7.542 ns; Loc. = LCCOMB_X2_Y10_N24; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector23~3'
            Info: 7: + IC(2.801 ns) + CELL(0.000 ns) = 10.343 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector23~3clkctrl'
            Info: 8: + IC(1.213 ns) + CELL(0.071 ns) = 11.627 ns; Loc. = LCCOMB_X3_Y10_N24; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.LSave_1253'
            Info: Total cell delay = 3.952 ns ( 33.99 % )
            Info: Total interconnect delay = 7.675 ns ( 66.01 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.LGet" and destination pin or register "ControlUnit:ControlUnit|nextstate.LSaveb_1209" for clock "clock" (Hold time is 6.932 ns)
    Info: + Largest clock skew is 8.564 ns
        Info: + Longest clock path from clock "clock" to destination register is 11.627 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'
            Info: 2: + IC(1.386 ns) + CELL(0.955 ns) = 3.468 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 11; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.784 ns) + CELL(0.464 ns) = 4.716 ns; Loc. = LCCOMB_X6_Y10_N8; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector4~0'
            Info: 4: + IC(0.341 ns) + CELL(0.364 ns) = 5.421 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|nextstate.WriteInPC~0'
            Info: 5: + IC(0.800 ns) + CELL(0.507 ns) = 6.728 ns; Loc. = LCCOMB_X2_Y10_N28; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|Selector85~2'
            Info: 6: + IC(0.350 ns) + CELL(0.464 ns) = 7.542 ns; Loc. = LCCOMB_X2_Y10_N24; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector23~3'
            Info: 7: + IC(2.801 ns) + CELL(0.000 ns) = 10.343 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector23~3clkctrl'
            Info: 8: + IC(1.213 ns) + CELL(0.071 ns) = 11.627 ns; Loc. = LCCOMB_X3_Y10_N22; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.LSaveb_1209'
            Info: Total cell delay = 3.952 ns ( 33.99 % )
            Info: Total interconnect delay = 7.675 ns ( 66.01 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.063 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'
            Info: 2: + IC(1.108 ns) + CELL(0.828 ns) = 3.063 ns; Loc. = LCFF_X5_Y10_N15; Fanout = 9; REG Node = 'ControlUnit:ControlUnit|state.LGet'
            Info: Total cell delay = 1.955 ns ( 63.83 % )
            Info: Total interconnect delay = 1.108 ns ( 36.17 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 1.505 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y10_N15; Fanout = 9; REG Node = 'ControlUnit:ControlUnit|state.LGet'
        Info: 2: + IC(0.680 ns) + CELL(0.071 ns) = 0.751 ns; Loc. = LCCOMB_X3_Y10_N20; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector68~0'
        Info: 3: + IC(0.448 ns) + CELL(0.306 ns) = 1.505 ns; Loc. = LCCOMB_X3_Y10_N22; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.LSaveb_1209'
        Info: Total cell delay = 0.377 ns ( 25.05 % )
        Info: Total interconnect delay = 1.128 ns ( 74.95 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "ALUResult[28]" through register "ControlUnit:ControlUnit|state.Store" is 20.819 ns
    Info: + Longest clock path from clock "clock" to source register is 3.319 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'
        Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.905 ns) + CELL(0.828 ns) = 3.319 ns; Loc. = LCFF_X11_Y10_N3; Fanout = 12; REG Node = 'ControlUnit:ControlUnit|state.Store'
        Info: Total cell delay = 1.955 ns ( 58.90 % )
        Info: Total interconnect delay = 1.364 ns ( 41.10 % )
    Info: + Micro clock to output delay of source is 0.127 ns
    Info: + Longest register to pin delay is 17.373 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y10_N3; Fanout = 12; REG Node = 'ControlUnit:ControlUnit|state.Store'
        Info: 2: + IC(0.847 ns) + CELL(0.507 ns) = 1.354 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 19; COMB Node = 'ControlUnit:ControlUnit|WideOr19~DUPLICATE'
        Info: 3: + IC(0.535 ns) + CELL(0.464 ns) = 2.353 ns; Loc. = LCCOMB_X9_Y10_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~0'
        Info: 4: + IC(0.743 ns) + CELL(0.490 ns) = 3.586 ns; Loc. = LCCOMB_X10_Y10_N22; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[2]~4'
        Info: 5: + IC(0.314 ns) + CELL(0.302 ns) = 4.202 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~7'
        Info: 6: + IC(0.314 ns) + CELL(0.302 ns) = 4.818 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~9'
        Info: 7: + IC(0.295 ns) + CELL(0.071 ns) = 5.184 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 8: + IC(1.311 ns) + CELL(0.071 ns) = 6.566 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~11'
        Info: 9: + IC(0.294 ns) + CELL(0.071 ns) = 6.931 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~12'
        Info: 10: + IC(0.303 ns) + CELL(0.071 ns) = 7.305 ns; Loc. = LCCOMB_X18_Y11_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~13'
        Info: 11: + IC(0.300 ns) + CELL(0.071 ns) = 7.676 ns; Loc. = LCCOMB_X18_Y11_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~14'
        Info: 12: + IC(0.303 ns) + CELL(0.071 ns) = 8.050 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~15'
        Info: 13: + IC(0.291 ns) + CELL(0.071 ns) = 8.412 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~16'
        Info: 14: + IC(1.201 ns) + CELL(0.071 ns) = 9.684 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[21]~17'
        Info: 15: + IC(0.329 ns) + CELL(0.071 ns) = 10.084 ns; Loc. = LCCOMB_X22_Y13_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~18DUPLICATE'
        Info: 16: + IC(0.284 ns) + CELL(0.071 ns) = 10.439 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~19'
        Info: 17: + IC(0.314 ns) + CELL(0.071 ns) = 10.824 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~20'
        Info: 18: + IC(1.246 ns) + CELL(0.071 ns) = 12.141 ns; Loc. = LCCOMB_X11_Y13_N2; Fanout = 2; COMB Node = 'Ula32:ULA|Mux3~1'
        Info: 19: + IC(2.849 ns) + CELL(2.383 ns) = 17.373 ns; Loc. = PIN_E19; Fanout = 0; PIN Node = 'ALUResult[28]'
        Info: Total cell delay = 5.300 ns ( 30.51 % )
        Info: Total interconnect delay = 12.073 ns ( 69.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Fri May 17 19:18:35 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


