

================================================================
== Vivado HLS Report for 'aes128_add_round_key'
================================================================
* Date:           Thu Apr 12 20:25:25 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     34|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     45|
|Register         |        -|      -|      17|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      17|     79|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_15_fu_59_p2      |     +    |      0|  0|  15|           5|           1|
    |exitcond_fu_53_p2  |   icmp   |      0|  0|  11|           5|           6|
    |state_d0           |    xor   |      0|  0|   8|           8|           8|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  34|          18|          15|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|          4|    1|          4|
    |i_reg_42        |   9|          2|    5|         10|
    |state_address0  |  15|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  45|          9|   10|         26|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  3|   0|    3|          0|
    |i_15_reg_81        |  5|   0|    5|          0|
    |i_reg_42           |  5|   0|    5|          0|
    |state_addr_reg_91  |  4|   0|    4|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 17|   0|   17|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_start            |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_done             | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_idle             | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_ready            | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|state_address0      | out |    4|  ap_memory |         state        |     array    |
|state_ce0           | out |    1|  ap_memory |         state        |     array    |
|state_we0           | out |    1|  ap_memory |         state        |     array    |
|state_d0            | out |    8|  ap_memory |         state        |     array    |
|state_q0            |  in |    8|  ap_memory |         state        |     array    |
|round_key_address0  | out |    4|  ap_memory |       round_key      |     array    |
|round_key_ce0       | out |    1|  ap_memory |       round_key      |     array    |
|round_key_q0        |  in |    8|  ap_memory |       round_key      |     array    |
+--------------------+-----+-----+------------+----------------------+--------------+

