vendor_name = ModelSim
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/top.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/riscvsingle.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/datapath.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/maindec.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/controller.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/aludec.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/alu.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/regfile.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/imem.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/flopr.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/dmem.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/mux3.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/mux2.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/extend.sv
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/adder.sv
source_file = 1, Waveform.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/output_files/Waveform.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/WaveformMux2.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/WaveformExteds.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/WaveformAdder.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_ULA.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_Control.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_top_level1.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_ALU_NOVA.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_Controller_Test_B.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_TOP_level_test_1_program.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_risc_single.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_dmem.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_regfile.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_imem.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/Waveform_flopr.vwf
source_file = 1, C:/Users/enzod/Desktop/Facul/arq1/Parte2_arq1/Projeto/Código-Verilog-Semana8/db/processadorEnzoVini.cbx.xml
design_name = flopr
instance = comp, \q[0]~output , q[0]~output, flopr, 1
instance = comp, \q[1]~output , q[1]~output, flopr, 1
instance = comp, \q[2]~output , q[2]~output, flopr, 1
instance = comp, \q[3]~output , q[3]~output, flopr, 1
instance = comp, \q[4]~output , q[4]~output, flopr, 1
instance = comp, \q[5]~output , q[5]~output, flopr, 1
instance = comp, \q[6]~output , q[6]~output, flopr, 1
instance = comp, \q[7]~output , q[7]~output, flopr, 1
instance = comp, \clk~input , clk~input, flopr, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, flopr, 1
instance = comp, \d[0]~input , d[0]~input, flopr, 1
instance = comp, \q[0]~reg0feeder , q[0]~reg0feeder, flopr, 1
instance = comp, \reset~input , reset~input, flopr, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, flopr, 1
instance = comp, \q[0]~reg0 , q[0]~reg0, flopr, 1
instance = comp, \d[1]~input , d[1]~input, flopr, 1
instance = comp, \q[1]~reg0feeder , q[1]~reg0feeder, flopr, 1
instance = comp, \q[1]~reg0 , q[1]~reg0, flopr, 1
instance = comp, \d[2]~input , d[2]~input, flopr, 1
instance = comp, \q[2]~reg0feeder , q[2]~reg0feeder, flopr, 1
instance = comp, \q[2]~reg0 , q[2]~reg0, flopr, 1
instance = comp, \d[3]~input , d[3]~input, flopr, 1
instance = comp, \q[3]~reg0 , q[3]~reg0, flopr, 1
instance = comp, \d[4]~input , d[4]~input, flopr, 1
instance = comp, \q[4]~reg0feeder , q[4]~reg0feeder, flopr, 1
instance = comp, \q[4]~reg0 , q[4]~reg0, flopr, 1
instance = comp, \d[5]~input , d[5]~input, flopr, 1
instance = comp, \q[5]~reg0feeder , q[5]~reg0feeder, flopr, 1
instance = comp, \q[5]~reg0 , q[5]~reg0, flopr, 1
instance = comp, \d[6]~input , d[6]~input, flopr, 1
instance = comp, \q[6]~reg0 , q[6]~reg0, flopr, 1
instance = comp, \d[7]~input , d[7]~input, flopr, 1
instance = comp, \q[7]~reg0feeder , q[7]~reg0feeder, flopr, 1
instance = comp, \q[7]~reg0 , q[7]~reg0, flopr, 1
