<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set idle_waiting_group [add_wave_group idle_waiting(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/idle_waiting_ap_vld -into $idle_waiting_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/idle_waiting -into $idle_waiting_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set medium_state_group [add_wave_group medium_state(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/medium_state -into $medium_state_group -radix hex&#xD;&#xA;## set timing_mode_group [add_wave_group timing_mode(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/timing_mode -into $timing_mode_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/LENGTH_timing_mode -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/LENGTH_idle_waiting -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/LENGTH_medium_state -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_idle_waiting_group [add_wave_group idle_waiting(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/idle_waiting_ap_vld -into $tb_idle_waiting_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/idle_waiting -into $tb_idle_waiting_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_medium_state_group [add_wave_group medium_state(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/medium_state -into $tb_medium_state_group -radix hex&#xD;&#xA;## set tb_timing_mode_group [add_wave_group timing_mode(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_slot_boundary_timing_top/timing_mode -into $tb_timing_mode_group -radix hex&#xD;&#xA;## save_wave_config slot_boundary_timing.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 8 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 8 [n/a] @ &quot;4175000&quot;&#xD;&#xA;// RTL Simulation : 2 / 8 [n/a] @ &quot;6235000&quot;&#xD;&#xA;// RTL Simulation : 3 / 8 [n/a] @ &quot;8265000&quot;&#xD;&#xA;// RTL Simulation : 4 / 8 [n/a] @ &quot;8315000&quot;&#xD;&#xA;// RTL Simulation : 5 / 8 [n/a] @ &quot;12355000&quot;&#xD;&#xA;// RTL Simulation : 6 / 8 [n/a] @ &quot;14415000&quot;&#xD;&#xA;// RTL Simulation : 7 / 8 [n/a] @ &quot;16445000&quot;&#xD;&#xA;// RTL Simulation : 8 / 8 [n/a] @ &quot;16495000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 16535 ns : File &quot;E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/slot_boundary_timing.autotb.v&quot; Line 341&#xD;&#xA;## quit" projectName="fyp" solutionName="solution1" date="2020-10-26T21:50:13.654+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
