// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="lenet5_ap2,hls_ip_2017_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.711500,HLS_SYN_LAT=2766552,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=14549,HLS_SYN_LUT=10146}" *)

module lenet5_ap2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        index,
        conv_bias_V_address0,
        conv_bias_V_ce0,
        conv_bias_V_q0,
        conv_dot_V_address0,
        conv_dot_V_ce0,
        conv_dot_V_we0,
        conv_dot_V_d0,
        conv_dot_V_q0,
        conv_weight_address0,
        conv_weight_ce0,
        conv_weight_q0,
        conv_weight_address1,
        conv_weight_ce1,
        conv_weight_q1,
        in_V_address0,
        in_V_ce0,
        in_V_q0,
        pool_dot_V_address0,
        pool_dot_V_ce0,
        pool_dot_V_we0,
        pool_dot_V_d0,
        pool_dot_V_q0,
        fc_in_V_address0,
        fc_in_V_ce0,
        fc_in_V_we0,
        fc_in_V_d0,
        fc_in_V_q0,
        fc_dot_V_address0,
        fc_dot_V_ce0,
        fc_dot_V_we0,
        fc_dot_V_d0,
        fc_dot_V_q0,
        fc_weight_address0,
        fc_weight_ce0,
        fc_weight_q0,
        fc_weight_address1,
        fc_weight_ce1,
        fc_weight_q1,
        fc_bias_V_address0,
        fc_bias_V_ce0,
        fc_bias_V_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 120'd1;
parameter    ap_ST_fsm_state2 = 120'd2;
parameter    ap_ST_fsm_state3 = 120'd4;
parameter    ap_ST_fsm_state4 = 120'd8;
parameter    ap_ST_fsm_state5 = 120'd16;
parameter    ap_ST_fsm_state6 = 120'd32;
parameter    ap_ST_fsm_state7 = 120'd64;
parameter    ap_ST_fsm_state8 = 120'd128;
parameter    ap_ST_fsm_state9 = 120'd256;
parameter    ap_ST_fsm_state10 = 120'd512;
parameter    ap_ST_fsm_state11 = 120'd1024;
parameter    ap_ST_fsm_state12 = 120'd2048;
parameter    ap_ST_fsm_state13 = 120'd4096;
parameter    ap_ST_fsm_state14 = 120'd8192;
parameter    ap_ST_fsm_state15 = 120'd16384;
parameter    ap_ST_fsm_state16 = 120'd32768;
parameter    ap_ST_fsm_state17 = 120'd65536;
parameter    ap_ST_fsm_state18 = 120'd131072;
parameter    ap_ST_fsm_state19 = 120'd262144;
parameter    ap_ST_fsm_state20 = 120'd524288;
parameter    ap_ST_fsm_state21 = 120'd1048576;
parameter    ap_ST_fsm_state22 = 120'd2097152;
parameter    ap_ST_fsm_state23 = 120'd4194304;
parameter    ap_ST_fsm_state24 = 120'd8388608;
parameter    ap_ST_fsm_state25 = 120'd16777216;
parameter    ap_ST_fsm_state26 = 120'd33554432;
parameter    ap_ST_fsm_state27 = 120'd67108864;
parameter    ap_ST_fsm_state28 = 120'd134217728;
parameter    ap_ST_fsm_state29 = 120'd268435456;
parameter    ap_ST_fsm_state30 = 120'd536870912;
parameter    ap_ST_fsm_state31 = 120'd1073741824;
parameter    ap_ST_fsm_state32 = 120'd2147483648;
parameter    ap_ST_fsm_state33 = 120'd4294967296;
parameter    ap_ST_fsm_state34 = 120'd8589934592;
parameter    ap_ST_fsm_state35 = 120'd17179869184;
parameter    ap_ST_fsm_state36 = 120'd34359738368;
parameter    ap_ST_fsm_state37 = 120'd68719476736;
parameter    ap_ST_fsm_state38 = 120'd137438953472;
parameter    ap_ST_fsm_state39 = 120'd274877906944;
parameter    ap_ST_fsm_state40 = 120'd549755813888;
parameter    ap_ST_fsm_state41 = 120'd1099511627776;
parameter    ap_ST_fsm_state42 = 120'd2199023255552;
parameter    ap_ST_fsm_state43 = 120'd4398046511104;
parameter    ap_ST_fsm_state44 = 120'd8796093022208;
parameter    ap_ST_fsm_state45 = 120'd17592186044416;
parameter    ap_ST_fsm_state46 = 120'd35184372088832;
parameter    ap_ST_fsm_state47 = 120'd70368744177664;
parameter    ap_ST_fsm_state48 = 120'd140737488355328;
parameter    ap_ST_fsm_state49 = 120'd281474976710656;
parameter    ap_ST_fsm_state50 = 120'd562949953421312;
parameter    ap_ST_fsm_state51 = 120'd1125899906842624;
parameter    ap_ST_fsm_state52 = 120'd2251799813685248;
parameter    ap_ST_fsm_state53 = 120'd4503599627370496;
parameter    ap_ST_fsm_state54 = 120'd9007199254740992;
parameter    ap_ST_fsm_state55 = 120'd18014398509481984;
parameter    ap_ST_fsm_state56 = 120'd36028797018963968;
parameter    ap_ST_fsm_state57 = 120'd72057594037927936;
parameter    ap_ST_fsm_state58 = 120'd144115188075855872;
parameter    ap_ST_fsm_state59 = 120'd288230376151711744;
parameter    ap_ST_fsm_state60 = 120'd576460752303423488;
parameter    ap_ST_fsm_state61 = 120'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 120'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 120'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 120'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 120'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 120'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 120'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 120'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 120'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 120'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 120'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 120'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 120'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 120'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 120'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 120'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 120'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 120'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 120'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 120'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 120'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 120'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 120'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 120'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 120'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 120'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 120'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 120'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 120'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 120'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 120'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 120'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 120'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 120'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 120'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 120'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 120'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 120'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 120'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 120'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 120'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 120'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 120'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 120'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 120'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 120'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 120'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 120'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 120'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 120'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 120'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 120'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 120'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 120'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 120'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 120'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 120'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 120'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 120'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 120'd664613997892457936451903530140172288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] index;
output  [5:0] conv_bias_V_address0;
output   conv_bias_V_ce0;
input  [29:0] conv_bias_V_q0;
output  [15:0] conv_dot_V_address0;
output   conv_dot_V_ce0;
output   conv_dot_V_we0;
output  [29:0] conv_dot_V_d0;
input  [29:0] conv_dot_V_q0;
output  [13:0] conv_weight_address0;
output   conv_weight_ce0;
input  [31:0] conv_weight_q0;
output  [13:0] conv_weight_address1;
output   conv_weight_ce1;
input  [31:0] conv_weight_q1;
output  [23:0] in_V_address0;
output   in_V_ce0;
input  [29:0] in_V_q0;
output  [13:0] pool_dot_V_address0;
output   pool_dot_V_ce0;
output   pool_dot_V_we0;
output  [29:0] pool_dot_V_d0;
input  [29:0] pool_dot_V_q0;
output  [8:0] fc_in_V_address0;
output   fc_in_V_ce0;
output   fc_in_V_we0;
output  [29:0] fc_in_V_d0;
input  [29:0] fc_in_V_q0;
output  [1:0] fc_dot_V_address0;
output   fc_dot_V_ce0;
output   fc_dot_V_we0;
output  [unknown:unknown] fc_dot_V_d0;
input  [unknown:unknown] fc_dot_V_q0;
output  [20:0] fc_weight_address0;
output   fc_weight_ce0;
input  [31:0] fc_weight_q0;
output  [20:0] fc_weight_address1;
output   fc_weight_ce1;
input  [31:0] fc_weight_q1;
output  [8:0] fc_bias_V_address0;
output   fc_bias_V_ce0;
input  [29:0] fc_bias_V_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] conv_bias_V_address0;
reg conv_bias_V_ce0;
reg[15:0] conv_dot_V_address0;
reg conv_dot_V_ce0;
reg conv_dot_V_we0;
reg[29:0] conv_dot_V_d0;
reg[13:0] conv_weight_address0;
reg conv_weight_ce0;
reg conv_weight_ce1;
reg in_V_ce0;
reg[13:0] pool_dot_V_address0;
reg pool_dot_V_ce0;
reg pool_dot_V_we0;
reg[29:0] pool_dot_V_d0;
reg[8:0] fc_in_V_address0;
reg fc_in_V_ce0;
reg fc_in_V_we0;
reg[1:0] fc_dot_V_address0;
reg fc_dot_V_ce0;
reg fc_dot_V_we0;
reg[unknown:unknown] fc_dot_V_d0;
reg[20:0] fc_weight_address0;
reg fc_weight_ce0;
reg[20:0] fc_weight_address1;
reg fc_weight_ce1;
reg[8:0] fc_bias_V_address0;
reg fc_bias_V_ce0;

(* fsm_encoding = "none" *) reg   [119:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [29:0] reg_1129;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state42;
reg   [29:0] reg_1133;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state68;
wire   [63:0] grp_fu_1086_p1;
reg   [63:0] reg_1137;
wire    ap_CS_fsm_state24;
reg   [0:0] tmp_12_reg_4727;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state64;
reg   [0:0] tmp_34_reg_5124;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state119;
wire   [31:0] grp_fu_1121_p3;
reg   [31:0] reg_1141;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state98;
wire    ap_CS_fsm_state107;
wire   [24:0] tmp_fu_1165_p1;
reg   [24:0] tmp_reg_4513;
wire   [2:0] channel_1_fu_1175_p2;
reg   [2:0] channel_1_reg_4521;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond1_fu_1169_p2;
wire   [63:0] tmp_2_fu_1210_p2;
reg   [63:0] tmp_2_reg_4537;
wire   [63:0] tmp_3_fu_1226_p2;
reg   [63:0] tmp_3_reg_4542;
wire   [28:0] tmp_5_fu_1232_p1;
reg   [28:0] tmp_5_reg_4547;
wire   [4:0] col_1_fu_1242_p2;
reg   [4:0] col_1_reg_4555;
wire    ap_CS_fsm_state4;
wire   [16:0] tmp_19_fu_1281_p2;
reg   [16:0] tmp_19_reg_4560;
wire   [0:0] exitcond3_fu_1236_p2;
wire   [4:0] row_1_fu_1293_p2;
reg   [4:0] row_1_reg_4568;
wire    ap_CS_fsm_state5;
reg   [15:0] conv_dot_V_addr_reg_4573;
wire   [0:0] exitcond6_fu_1287_p2;
wire   [2:0] fil_col_1_fu_1323_p2;
reg   [2:0] fil_col_1_reg_4581;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_17_fu_1329_p1;
reg   [63:0] tmp_17_reg_4586;
wire   [0:0] exitcond10_fu_1317_p2;
wire   [4:0] tmp_18_fu_1333_p2;
reg   [4:0] tmp_18_reg_4591;
wire   [2:0] fil_row_1_fu_1349_p2;
reg   [2:0] fil_row_1_reg_4599;
wire    ap_CS_fsm_state7;
wire   [63:0] tmp_169_fu_1359_p2;
reg   [63:0] tmp_169_reg_4604;
wire   [0:0] exitcond14_fu_1343_p2;
wire   [24:0] grp_fu_4506_p3;
reg   [24:0] tmp_178_reg_4610;
wire   [13:0] tmp_173_fu_1396_p1;
reg   [13:0] tmp_173_reg_4615;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire   [0:0] grp_fu_1089_p2;
reg   [0:0] tmp_62_reg_4635;
wire   [0:0] tmp_179_fu_1429_p3;
reg   [0:0] tmp_179_reg_4640;
wire    ap_CS_fsm_state10;
wire   [31:0] sh_assign_s_fu_1443_p3;
reg   [31:0] sh_assign_s_reg_4645;
wire   [29:0] tmp_182_fu_1473_p3;
reg   [29:0] tmp_182_reg_4651;
wire   [28:0] p_Val2_2_14_fu_1507_p3;
reg   [28:0] p_Val2_2_14_reg_4657;
wire    ap_CS_fsm_state13;
reg   [63:0] max_value_load_reg_4662;
wire    ap_CS_fsm_state15;
wire   [2:0] channel_2_fu_1528_p2;
reg   [2:0] channel_2_reg_4670;
wire   [63:0] tmp_s_fu_1554_p2;
reg   [63:0] tmp_s_reg_4675;
wire   [0:0] exitcond2_fu_1522_p2;
wire   [63:0] tmp_11_fu_1580_p2;
reg   [63:0] tmp_11_reg_4681;
wire   [3:0] col_2_fu_1592_p2;
reg   [3:0] col_2_reg_4689;
wire    ap_CS_fsm_state16;
wire   [4:0] tmp_7_fu_1598_p3;
reg   [4:0] tmp_7_reg_4694;
wire   [0:0] exitcond5_fu_1586_p2;
wire   [16:0] tmp_45_fu_1639_p2;
reg   [16:0] tmp_45_reg_4699;
wire   [14:0] tmp_71_fu_1678_p2;
reg   [14:0] tmp_71_reg_4704;
wire   [3:0] row_3_fu_1690_p2;
reg   [3:0] row_3_reg_4712;
wire    ap_CS_fsm_state17;
wire   [4:0] tmp_10_fu_1696_p3;
reg   [4:0] tmp_10_reg_4717;
wire   [0:0] exitcond9_fu_1684_p2;
wire   [0:0] grp_fu_1095_p2;
wire  signed [31:0] dp_s_fu_1718_p1;
wire    ap_CS_fsm_state19;
wire   [63:0] v_assign_ph_fu_1759_p3;
wire    ap_CS_fsm_state25;
wire   [1:0] fil_col_3_fu_1776_p2;
reg   [1:0] fil_col_3_reg_4745;
wire    ap_CS_fsm_state26;
wire   [16:0] tmp_168_fu_1820_p2;
reg   [16:0] tmp_168_reg_4750;
wire   [0:0] exitcond19_fu_1770_p2;
wire   [14:0] tmp_151_fu_1830_p2;
reg   [14:0] tmp_151_reg_4755;
reg   [0:0] isneg_reg_4760;
wire   [51:0] tmp_162_fu_1865_p1;
reg   [51:0] tmp_162_reg_4766;
wire   [0:0] tmp_46_fu_1869_p2;
reg   [0:0] tmp_46_reg_4771;
wire   [0:0] tmp_51_fu_1881_p2;
reg   [0:0] tmp_51_reg_4777;
wire   [11:0] sh_amt_fu_1899_p3;
reg   [11:0] sh_amt_reg_4783;
wire   [0:0] tmp_54_fu_1907_p2;
reg   [0:0] tmp_54_reg_4790;
wire   [1:0] fil_row_3_fu_1928_p2;
reg   [1:0] fil_row_3_reg_4799;
wire    ap_CS_fsm_state27;
wire   [0:0] exitcond25_fu_1922_p2;
wire   [0:0] grp_fu_1159_p2;
reg   [0:0] tmp_75_reg_4809;
wire    ap_CS_fsm_state29;
wire  signed [31:0] dp_13_fu_1953_p1;
wire   [63:0] dp_4_fu_1990_p1;
reg   [63:0] dp_4_reg_4820;
wire    ap_CS_fsm_state35;
wire   [63:0] p_0_i1_fu_1994_p3;
reg   [63:0] p_0_i1_reg_4825;
wire   [0:0] notlhs_fu_2018_p2;
reg   [0:0] notlhs_reg_4831;
wire    ap_CS_fsm_state36;
wire   [0:0] notrhs_fu_2024_p2;
reg   [0:0] notrhs_reg_4836;
wire   [0:0] grp_fu_1079_p2;
reg   [0:0] tmp_115_reg_4841;
wire   [63:0] max_value_5_fu_2100_p3;
wire    ap_CS_fsm_state37;
wire   [53:0] man_V_2_fu_2124_p3;
reg   [53:0] man_V_2_reg_4851;
wire    ap_CS_fsm_state38;
wire   [29:0] tmp_163_fu_2131_p1;
reg   [29:0] tmp_163_reg_4856;
wire   [0:0] tmp_64_fu_2135_p2;
reg   [0:0] tmp_64_reg_4862;
wire   [0:0] sel_tmp3_fu_2155_p2;
reg   [0:0] sel_tmp3_reg_4868;
wire   [0:0] sel_tmp8_fu_2171_p2;
reg   [0:0] sel_tmp8_reg_4874;
wire   [29:0] newSel3_fu_2276_p3;
reg   [29:0] newSel3_reg_4880;
wire    ap_CS_fsm_state39;
wire   [4:0] i_1_fu_2294_p2;
reg   [4:0] i_1_reg_4888;
wire    ap_CS_fsm_state41;
wire   [0:0] exitcond4_fu_2288_p2;
wire   [63:0] tmp_25_fu_2333_p2;
reg   [63:0] tmp_25_reg_4905;
wire   [63:0] tmp_28_fu_2359_p2;
reg   [63:0] tmp_28_reg_4910;
wire   [28:0] tmp_31_fu_2365_p1;
reg   [28:0] tmp_31_reg_4915;
wire   [3:0] col_3_fu_2375_p2;
reg   [3:0] col_3_reg_4923;
wire    ap_CS_fsm_state43;
wire   [16:0] tmp_95_fu_2414_p2;
reg   [16:0] tmp_95_reg_4928;
wire   [0:0] exitcond8_fu_2369_p2;
wire   [3:0] row_2_fu_2426_p2;
reg   [3:0] row_2_reg_4936;
wire    ap_CS_fsm_state44;
reg   [15:0] conv_dot_V_addr_2_reg_4941;
wire   [0:0] exitcond13_fu_2420_p2;
wire   [2:0] fil_col_2_fu_2456_p2;
reg   [2:0] fil_col_2_reg_4949;
wire    ap_CS_fsm_state45;
wire   [63:0] tmp_39_fu_2462_p1;
reg   [63:0] tmp_39_reg_4954;
wire   [0:0] exitcond18_fu_2450_p2;
wire   [63:0] tmp_41_fu_2472_p1;
reg   [63:0] tmp_41_reg_4959;
wire   [2:0] fil_row_2_fu_2486_p2;
reg   [2:0] fil_row_2_reg_4967;
wire    ap_CS_fsm_state46;
wire   [63:0] tmp_69_fu_2492_p1;
reg   [63:0] tmp_69_reg_4972;
wire   [0:0] exitcond24_fu_2480_p2;
wire   [14:0] tmp_71_cast_fu_2502_p1;
reg   [14:0] tmp_71_cast_reg_4977;
wire   [2:0] n_1_fu_2512_p2;
reg   [2:0] n_1_reg_4985;
wire    ap_CS_fsm_state47;
wire   [63:0] tmp_230_fu_2522_p2;
reg   [63:0] tmp_230_reg_4990;
wire   [0:0] exitcond29_fu_2506_p2;
wire   [10:0] tmp_244_fu_2558_p1;
reg   [10:0] tmp_244_reg_4996;
wire   [13:0] tmp_245_fu_2562_p1;
reg   [13:0] tmp_245_reg_5001;
wire   [63:0] tmp_235_fu_2576_p2;
reg   [63:0] tmp_235_reg_5006;
wire    ap_CS_fsm_state48;
wire   [14:0] tmp_247_fu_2601_p2;
reg   [14:0] tmp_247_reg_5012;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
reg   [0:0] tmp_104_reg_5032;
wire   [0:0] isNeg_2_fu_2655_p3;
reg   [0:0] isNeg_2_reg_5037;
wire   [31:0] sh_assign_6_fu_2669_p3;
reg   [31:0] sh_assign_6_reg_5042;
wire   [29:0] r_V_fu_2699_p3;
reg   [29:0] r_V_reg_5048;
wire   [28:0] p_Val2_6_27_fu_2733_p3;
reg   [28:0] p_Val2_6_27_reg_5054;
wire    ap_CS_fsm_state53;
reg   [63:0] max_value_6_load_reg_5059;
wire    ap_CS_fsm_state55;
wire   [4:0] i_2_fu_2754_p2;
reg   [4:0] i_2_reg_5067;
wire   [63:0] tmp_87_fu_2780_p2;
reg   [63:0] tmp_87_reg_5072;
wire   [0:0] exitcond7_fu_2748_p2;
wire   [63:0] tmp_90_fu_2806_p2;
reg   [63:0] tmp_90_reg_5078;
wire   [2:0] j_1_fu_2818_p2;
reg   [2:0] j_1_reg_5086;
wire    ap_CS_fsm_state56;
wire   [3:0] tmp_20_fu_2824_p3;
reg   [3:0] tmp_20_reg_5091;
wire   [0:0] exitcond12_fu_2812_p2;
wire   [16:0] tmp_137_fu_2865_p2;
reg   [16:0] tmp_137_reg_5096;
wire   [14:0] tmp_142_fu_2904_p2;
reg   [14:0] tmp_142_reg_5101;
wire   [2:0] k_2_fu_2916_p2;
reg   [2:0] k_2_reg_5109;
wire    ap_CS_fsm_state57;
wire   [3:0] tmp_32_fu_2922_p3;
reg   [3:0] tmp_32_reg_5114;
wire   [0:0] exitcond17_fu_2910_p2;
wire  signed [31:0] dp_12_fu_2944_p1;
wire    ap_CS_fsm_state59;
wire   [63:0] v_assign_1_ph_fu_2985_p3;
wire    ap_CS_fsm_state65;
wire   [1:0] l_1_fu_3002_p2;
reg   [1:0] l_1_reg_5142;
wire    ap_CS_fsm_state66;
wire   [16:0] tmp_216_fu_3046_p2;
reg   [16:0] tmp_216_reg_5147;
wire   [0:0] exitcond27_fu_2996_p2;
wire   [14:0] tmp_207_fu_3056_p2;
reg   [14:0] tmp_207_reg_5152;
reg   [0:0] isneg_1_reg_5157;
wire   [51:0] tmp_210_fu_3091_p1;
reg   [51:0] tmp_210_reg_5163;
wire   [0:0] tmp_99_fu_3095_p2;
reg   [0:0] tmp_99_reg_5168;
wire   [0:0] tmp_119_fu_3107_p2;
reg   [0:0] tmp_119_reg_5174;
wire   [11:0] sh_amt_1_fu_3125_p3;
reg   [11:0] sh_amt_1_reg_5180;
wire   [0:0] tmp_122_fu_3133_p2;
reg   [0:0] tmp_122_reg_5187;
wire   [1:0] m_1_fu_3154_p2;
reg   [1:0] m_1_reg_5196;
wire    ap_CS_fsm_state67;
wire   [0:0] exitcond28_fu_3148_p2;
reg   [0:0] tmp_132_reg_5206;
wire    ap_CS_fsm_state69;
wire  signed [31:0] dp_14_fu_3179_p1;
wire   [63:0] dp_7_fu_3216_p1;
reg   [63:0] dp_7_reg_5217;
wire    ap_CS_fsm_state75;
wire   [63:0] p_0_i2_fu_3220_p3;
reg   [63:0] p_0_i2_reg_5222;
wire   [0:0] notlhs2_fu_3244_p2;
reg   [0:0] notlhs2_reg_5228;
wire    ap_CS_fsm_state76;
wire   [0:0] notrhs2_fu_3250_p2;
reg   [0:0] notrhs2_reg_5233;
reg   [0:0] tmp_148_reg_5238;
wire   [63:0] max_value_s_fu_3326_p3;
wire    ap_CS_fsm_state77;
wire   [53:0] man_V_5_fu_3350_p3;
reg   [53:0] man_V_5_reg_5248;
wire    ap_CS_fsm_state78;
wire   [29:0] tmp_211_fu_3357_p1;
reg   [29:0] tmp_211_reg_5253;
wire   [0:0] tmp_126_fu_3361_p2;
reg   [0:0] tmp_126_reg_5259;
wire   [0:0] sel_tmp12_fu_3381_p2;
reg   [0:0] sel_tmp12_reg_5265;
wire   [0:0] sel_tmp17_fu_3397_p2;
reg   [0:0] sel_tmp17_reg_5271;
wire   [29:0] newSel7_fu_3502_p3;
reg   [29:0] newSel7_reg_5277;
wire    ap_CS_fsm_state79;
wire   [8:0] next_mul_fu_3514_p2;
reg   [8:0] next_mul_reg_5282;
wire    ap_CS_fsm_state81;
wire   [4:0] i_3_fu_3526_p2;
reg   [4:0] i_3_reg_5290;
wire   [63:0] tmp_123_fu_3552_p2;
reg   [63:0] tmp_123_reg_5295;
wire   [0:0] exitcond11_fu_3520_p2;
wire   [2:0] j_2_fu_3568_p2;
reg   [2:0] j_2_reg_5303;
wire    ap_CS_fsm_state82;
wire   [14:0] tmp_187_fu_3615_p2;
reg   [14:0] tmp_187_reg_5308;
wire   [0:0] exitcond16_fu_3562_p2;
wire   [8:0] tmp91_cast_fu_3627_p1;
reg   [8:0] tmp91_cast_reg_5313;
wire   [2:0] k_1_fu_3641_p2;
reg   [2:0] k_1_reg_5321;
wire    ap_CS_fsm_state83;
wire   [8:0] tmp_66_fu_3653_p2;
reg   [8:0] tmp_66_reg_5326;
wire   [0:0] exitcond23_fu_3635_p2;
wire   [6:0] col_4_fu_3682_p2;
reg   [6:0] col_4_reg_5339;
wire    ap_CS_fsm_state85;
wire   [18:0] tmp_15_cast1_fu_3693_p1;
reg   [18:0] tmp_15_cast1_reg_5344;
wire   [0:0] exitcond15_fu_3676_p2;
reg   [8:0] fc_bias_V_addr_reg_5349;
wire   [1:0] fc_dot_V_addr_reg_5354;
wire   [8:0] row_4_fu_3722_p2;
reg   [8:0] row_4_reg_5362;
wire    ap_CS_fsm_state86;
wire   [17:0] next_mul1_fu_3728_p2;
reg   [17:0] next_mul1_reg_5367;
wire   [0:0] exitcond22_fu_3716_p2;
wire   [0:0] grp_fu_1101_p2;
reg   [0:0] tmp_36_reg_5382;
wire   [0:0] grp_fu_1107_p3;
reg   [0:0] isNeg_reg_5392;
wire   [29:0] r_V_1_fu_3806_p3;
reg   [29:0] r_V_1_reg_5397;
wire    ap_CS_fsm_state90;
wire   [29:0] storemerge3_fu_3823_p3;
wire    ap_CS_fsm_state91;
wire   [28:0] p_Val2_s_40_fu_3858_p3;
reg   [28:0] p_Val2_s_40_reg_5408;
wire    ap_CS_fsm_state92;
wire   [6:0] i_4_fu_3876_p2;
reg   [6:0] i_4_reg_5416;
wire    ap_CS_fsm_state94;
wire   [18:0] tmp_23_cast1_fu_3887_p1;
reg   [18:0] tmp_23_cast1_reg_5421;
wire   [0:0] exitcond20_fu_3870_p2;
reg   [8:0] fc_bias_V_addr_1_reg_5426;
wire   [1:0] fc_dot_V_addr_1_reg_5431;
wire   [6:0] j_3_fu_3916_p2;
reg   [6:0] j_3_reg_5439;
wire    ap_CS_fsm_state95;
wire   [15:0] next_mul2_fu_3922_p2;
reg   [15:0] next_mul2_reg_5444;
wire   [0:0] exitcond26_fu_3910_p2;
reg   [0:0] tmp_57_reg_5459;
reg   [0:0] isNeg_1_reg_5469;
wire   [29:0] r_V_2_fu_4000_p3;
reg   [29:0] r_V_2_reg_5474;
wire    ap_CS_fsm_state99;
wire   [29:0] storemerge4_fu_4017_p3;
wire    ap_CS_fsm_state100;
wire   [28:0] p_Val2_1_44_fu_4052_p3;
reg   [28:0] p_Val2_1_44_reg_5485;
wire    ap_CS_fsm_state101;
wire   [31:0] max_index_1_cast_fu_4064_p1;
reg   [31:0] max_index_1_cast_reg_5490;
wire    ap_CS_fsm_state103;
wire   [3:0] i_5_fu_4074_p2;
reg   [3:0] i_5_reg_5499;
reg   [8:0] fc_bias_V_addr_2_reg_5504;
wire   [0:0] exitcond21_fu_4068_p2;
wire   [6:0] j_4_fu_4110_p2;
reg   [6:0] j_4_reg_5517;
wire    ap_CS_fsm_state104;
wire   [15:0] next_mul3_fu_4116_p2;
reg   [15:0] next_mul3_reg_5522;
wire   [0:0] exitcond_fu_4104_p2;
wire   [0:0] tmp_79_fu_4176_p2;
reg   [0:0] tmp_79_reg_5537;
reg   [0:0] tmp_81_reg_5545;
reg   [0:0] isNeg_3_reg_5555;
wire   [29:0] r_V_3_fu_4211_p3;
reg   [29:0] r_V_3_reg_5560;
wire    ap_CS_fsm_state108;
wire   [29:0] storemerge8_fu_4228_p3;
wire    ap_CS_fsm_state109;
wire   [29:0] p_Val2_15_fu_4235_p2;
reg   [29:0] p_Val2_15_reg_5571;
wire    ap_CS_fsm_state110;
wire   [0:0] tmp_109_fu_4242_p2;
reg   [0:0] tmp_109_reg_5577;
wire    ap_CS_fsm_state111;
wire  signed [31:0] dp_16_fu_4247_p1;
wire   [0:0] tmp_108_fu_4251_p2;
reg   [0:0] tmp_108_reg_5588;
wire    ap_CS_fsm_state114;
wire  signed [31:0] dp_15_fu_4257_p1;
wire   [63:0] dp_11_fu_4294_p1;
reg   [63:0] dp_11_reg_5599;
wire    ap_CS_fsm_state117;
wire   [63:0] p_0_i_fu_4298_p3;
reg   [63:0] p_0_i_reg_5604;
wire   [0:0] notlhs4_fu_4340_p2;
reg   [0:0] notlhs4_reg_5610;
wire    ap_CS_fsm_state118;
wire   [0:0] notrhs4_fu_4346_p2;
reg   [0:0] notrhs4_reg_5615;
wire   [0:0] notlhs5_fu_4352_p2;
reg   [0:0] notlhs5_reg_5620;
wire   [0:0] notrhs5_fu_4358_p2;
reg   [0:0] notrhs5_reg_5625;
reg   [0:0] tmp_159_reg_5630;
wire   [63:0] sel_tmp20_fu_4420_p3;
reg   [63:0] sel_tmp20_reg_5635;
wire   [31:0] max_index_2_fu_4434_p3;
reg   [31:0] max_index_2_reg_5640;
wire   [63:0] max_value_4_fu_4498_p3;
wire    ap_CS_fsm_state120;
reg   [2:0] channel_reg_587;
reg   [4:0] col_reg_599;
reg   [4:0] row_reg_611;
wire    ap_CS_fsm_state14;
reg   [2:0] fil_col_reg_623;
reg   [2:0] fil_row_reg_634;
wire    ap_CS_fsm_state12;
reg   [2:0] channel1_reg_645;
reg   [3:0] col2_reg_656;
reg   [3:0] row3_reg_667;
wire    ap_CS_fsm_state40;
reg   [63:0] v_assign_reg_679;
reg   [1:0] fil_col4_reg_689;
reg   [63:0] op1_assign_reg_700;
reg   [1:0] fil_row5_reg_712;
reg   [4:0] i_reg_723;
reg   [3:0] col6_reg_735;
reg   [3:0] row7_reg_747;
wire    ap_CS_fsm_state54;
reg   [2:0] fil_col8_reg_759;
reg   [2:0] fil_row9_reg_770;
reg   [2:0] n_reg_781;
wire    ap_CS_fsm_state52;
reg   [4:0] i1_reg_792;
reg   [2:0] j_reg_803;
reg   [2:0] k_reg_814;
wire    ap_CS_fsm_state80;
reg   [63:0] v_assign_1_reg_826;
reg   [1:0] l_reg_836;
reg   [63:0] op1_assign_1_reg_847;
reg   [1:0] m_reg_859;
reg   [4:0] i2_reg_870;
reg   [8:0] phi_mul_reg_881;
reg   [2:0] j1_reg_893;
reg   [2:0] k1_reg_904;
wire    ap_CS_fsm_state84;
reg   [6:0] col4_reg_915;
wire    ap_CS_fsm_state93;
reg   [29:0] p_Val2_21_reg_926;
reg   [8:0] row2_reg_939;
reg   [17:0] phi_mul1_reg_951;
reg   [6:0] i4_reg_962;
wire    ap_CS_fsm_state102;
reg   [29:0] p_Val2_26_reg_973;
reg   [6:0] j3_reg_986;
reg   [15:0] phi_mul2_reg_998;
reg   [63:0] d_assign_1_reg_1009;
reg   [31:0] max_index_reg_1019;
reg   [3:0] max_index_1_reg_1031;
reg   [29:0] p_Val2_29_reg_1043;
reg   [6:0] j4_reg_1056;
reg   [15:0] phi_mul3_reg_1068;
wire   [63:0] tmp_1_fu_1181_p3;
wire   [63:0] tmp_172_cast_fu_1308_p1;
wire   [63:0] tmp_174_fu_1400_p2;
wire  signed [63:0] tmp_205_cast_fu_1407_p1;
wire   [63:0] tmp_201_cast_fu_1424_p1;
wire   [63:0] tmp_179_cast_fu_1713_p1;
wire   [63:0] tmp_215_cast_fu_1948_p1;
wire   [63:0] tmp_190_cast_fu_2284_p1;
wire   [63:0] tmp_24_fu_2300_p3;
wire   [63:0] tmp_189_cast_fu_2441_p1;
wire   [63:0] tmp_240_fu_2625_p2;
wire   [63:0] tmp_252_cast_fu_2646_p1;
wire   [63:0] tmp_258_cast_fu_2651_p1;
wire   [63:0] tmp_214_cast_fu_2939_p1;
wire   [63:0] tmp_242_cast_fu_3174_p1;
wire   [63:0] tmp_227_cast_fu_3510_p1;
wire   [63:0] tmp_226_cast_fu_3667_p1;
wire   [63:0] tmp_67_fu_3672_p1;
wire   [63:0] tmp_209_cast_fu_3707_p1;
wire   [63:0] tmp_201_fu_3753_p1;
wire   [63:0] tmp_222_cast_fu_3772_p1;
wire   [63:0] tmp_35_fu_3777_p1;
wire   [63:0] tmp_216_cast_fu_3901_p1;
wire   [63:0] tmp_224_fu_3947_p1;
wire   [63:0] tmp_238_cast_fu_3966_p1;
wire   [63:0] tmp_232_cast_fu_4095_p1;
wire   [63:0] tmp_251_fu_4152_p1;
wire   [63:0] tmp_268_cast_fu_4171_p1;
reg   [63:0] max_value_fu_260;
reg   [63:0] max_value_6_fu_264;
wire   [29:0] storemerge_fu_1490_p3;
wire   [29:0] p_Val2_2_cast_15_fu_1515_p1;
wire   [29:0] storemerge7_fu_2716_p3;
wire   [29:0] p_Val2_6_cast_28_fu_2741_p1;
wire   [29:0] p_Val2_cast_41_fu_3866_p1;
wire   [29:0] p_Val2_1_cast_45_fu_4060_p1;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state87;
wire    ap_CS_fsm_state88;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state97;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state106;
reg   [63:0] grp_fu_1079_p0;
reg   [63:0] grp_fu_1079_p1;
reg  signed [31:0] grp_fu_1086_p0;
wire   [31:0] grp_fu_1115_p2;
wire   [29:0] grp_fu_1145_p2;
wire   [63:0] p_shl3_fu_1190_p4;
wire   [63:0] p_shl4_fu_1200_p4;
wire   [63:0] p_shl2_fu_1216_p4;
wire   [63:0] tmp_4_fu_1248_p1;
wire   [63:0] tmp_13_fu_1252_p2;
wire   [11:0] tmp_14_fu_1257_p1;
wire   [14:0] tmp_16_fu_1269_p1;
wire   [16:0] p_shl5_cast_fu_1261_p3;
wire   [16:0] p_shl6_cast_fu_1273_p3;
wire   [16:0] tmp_cast_fu_1299_p1;
wire   [16:0] tmp_74_fu_1303_p2;
wire   [4:0] fil_col_cast_fu_1313_p1;
wire   [63:0] tmp_26_fu_1355_p1;
wire   [4:0] fil_row_cast_fu_1339_p1;
wire   [4:0] tmp_27_fu_1364_p2;
wire   [9:0] tmp_176_fu_1370_p3;
wire   [63:0] tmp_170_fu_1381_p2;
wire   [63:0] tmp_171_fu_1386_p2;
wire   [63:0] tmp_172_fu_1391_p2;
wire   [14:0] tmp_200_cast_fu_1411_p3;
wire   [14:0] tmp_175_fu_1418_p2;
wire   [31:0] tmp_63_fu_1437_p2;
wire  signed [31:0] tmp_77_fu_1451_p1;
wire   [31:0] tmp_78_fu_1455_p2;
wire   [31:0] tmp_86_fu_1460_p2;
wire   [29:0] tmp_180_fu_1465_p1;
wire   [29:0] tmp_181_fu_1469_p1;
wire   [29:0] p_Val2_5_fu_1480_p2;
wire   [29:0] p_Val2_7_fu_1485_p2;
wire   [28:0] tmp_107_fu_1498_p1;
wire   [0:0] grp_fu_1151_p3;
wire   [28:0] p_Val2_2_cast_fu_1502_p2;
wire   [63:0] p_shl1_fu_1534_p4;
wire   [63:0] p_shl5_fu_1544_p4;
wire   [63:0] p_shl8_fu_1560_p4;
wire   [63:0] p_shl9_fu_1570_p4;
wire   [63:0] tmp_8_fu_1606_p1;
wire   [63:0] tmp_33_fu_1610_p2;
wire   [11:0] tmp_38_fu_1615_p1;
wire   [14:0] tmp_42_fu_1627_p1;
wire   [16:0] p_shl14_cast_fu_1619_p3;
wire   [16:0] p_shl15_cast_fu_1631_p3;
wire   [63:0] tmp_9_fu_1645_p1;
wire   [63:0] tmp_50_fu_1649_p2;
wire   [10:0] tmp_55_fu_1654_p1;
wire   [13:0] tmp_68_fu_1666_p1;
wire   [14:0] p_shl12_cast_fu_1658_p3;
wire   [14:0] p_shl13_cast_fu_1670_p3;
wire   [16:0] tmp_11_cast_fu_1704_p1;
wire   [16:0] tmp_98_fu_1708_p2;
wire   [63:0] res_V_16_fu_1723_p1;
wire   [10:0] exp_V_fu_1727_p4;
wire   [10:0] exp_V_15_fu_1737_p2;
wire   [63:0] p_Result_s_fu_1743_p5;
wire   [63:0] dp_fu_1755_p1;
wire   [4:0] fil_col4_cast_fu_1766_p1;
wire   [4:0] tmp_47_fu_1782_p2;
wire   [63:0] tmp_48_fu_1787_p1;
wire   [63:0] tmp_155_fu_1791_p2;
wire   [11:0] tmp_166_fu_1796_p1;
wire   [14:0] tmp_167_fu_1808_p1;
wire   [16:0] p_shl16_cast_fu_1800_p3;
wire   [16:0] p_shl17_cast_fu_1812_p3;
wire   [14:0] tmp_42_cast_fu_1826_p1;
wire   [63:0] ireg_V_fu_1835_p1;
wire   [10:0] exp_tmp_V_fu_1851_p4;
wire   [62:0] tmp_153_fu_1839_p1;
wire   [11:0] tmp_44_fu_1861_p1;
wire   [11:0] F2_fu_1875_p2;
wire   [11:0] tmp_52_fu_1887_p2;
wire   [11:0] tmp_53_fu_1893_p2;
wire   [4:0] fil_row5_cast_fu_1918_p1;
wire   [4:0] tmp_73_fu_1934_p2;
wire   [16:0] tmp_74_cast_fu_1939_p1;
wire   [16:0] tmp_191_fu_1943_p2;
wire   [63:0] res_V_17_fu_1958_p1;
wire   [10:0] exp_V_4_fu_1962_p4;
wire   [10:0] exp_V_16_fu_1972_p2;
wire   [63:0] p_Result_1_fu_1978_p5;
wire   [63:0] p_0_i1_to_int_fu_2001_p1;
wire   [10:0] tmp_94_fu_2004_p4;
wire   [51:0] tmp_192_fu_2014_p1;
wire   [63:0] op1_assign_to_int_fu_2030_p1;
wire   [10:0] tmp_102_fu_2034_p4;
wire   [51:0] tmp_193_fu_2044_p1;
wire   [0:0] notrhs1_fu_2058_p2;
wire   [0:0] notlhs1_fu_2052_p2;
wire   [0:0] tmp_112_fu_2048_p2;
wire   [0:0] tmp_113_fu_2064_p2;
wire   [0:0] tmp_114_fu_2070_p2;
wire   [0:0] tmp_116_fu_2076_p2;
wire   [0:0] tmp_117_fu_2081_p2;
wire   [0:0] brmerge1_fu_2087_p2;
wire   [63:0] op1_assign_mux_fu_2092_p3;
wire   [52:0] tmp_49_fu_2107_p3;
wire   [53:0] p_Result_2_fu_2114_p1;
wire   [53:0] man_V_1_fu_2118_p2;
wire   [0:0] sel_tmp17_demorgan_fu_2145_p2;
wire   [0:0] sel_tmp2_fu_2149_p2;
wire   [0:0] sel_tmp32_demorgan_fu_2160_p2;
wire   [0:0] tmp_65_fu_2140_p2;
wire   [0:0] sel_tmp7_fu_2165_p2;
wire  signed [31:0] sh_amt_cast_fu_2177_p1;
wire   [53:0] tmp_72_fu_2180_p1;
wire   [53:0] tmp_76_fu_2184_p2;
wire  signed [31:0] tmp_88_fu_2200_p1;
wire   [31:0] tmp_89_fu_2203_p2;
wire   [0:0] sel_tmp_fu_2213_p2;
wire   [0:0] sel_tmp4_fu_2223_p2;
wire   [29:0] tmp_165_fu_2209_p1;
wire   [29:0] tmp_164_fu_2189_p1;
wire   [0:0] sel_tmp6_fu_2233_p2;
wire   [0:0] sel_tmp5_fu_2228_p2;
wire   [29:0] storemerge1_fu_2193_p3;
wire   [0:0] sel_tmp1_fu_2218_p2;
wire   [0:0] or_cond_fu_2244_p2;
wire   [29:0] newSel_fu_2237_p3;
wire   [29:0] newSel1_fu_2249_p3;
wire   [0:0] or_cond1_fu_2256_p2;
wire   [0:0] or_cond2_fu_2270_p2;
wire   [29:0] newSel2_fu_2262_p3;
wire   [63:0] p_shl6_fu_2313_p4;
wire   [63:0] p_shl7_fu_2323_p4;
wire   [63:0] p_shl10_fu_2339_p4;
wire   [63:0] p_shl11_fu_2349_p4;
wire   [63:0] tmp_6_fu_2381_p1;
wire   [63:0] tmp_91_fu_2385_p2;
wire   [11:0] tmp_92_fu_2390_p1;
wire   [14:0] tmp_93_fu_2402_p1;
wire   [16:0] p_shl22_cast_fu_2394_p3;
wire   [16:0] p_shl23_cast_fu_2406_p3;
wire   [16:0] tmp_25_cast_fu_2432_p1;
wire   [16:0] tmp_144_fu_2436_p2;
wire   [3:0] fil_col8_cast_fu_2446_p1;
wire   [3:0] tmp_40_fu_2466_p2;
wire   [3:0] fil_row9_cast_fu_2476_p1;
wire   [3:0] tmp_70_fu_2496_p2;
wire   [63:0] tmp_103_fu_2518_p1;
wire   [63:0] p_shl18_fu_2527_p4;
wire   [63:0] p_shl19_fu_2537_p4;
wire   [63:0] tmp_242_fu_2547_p2;
wire   [63:0] tmp_243_fu_2553_p2;
wire   [63:0] tmp_233_fu_2566_p2;
wire   [63:0] tmp_234_fu_2571_p2;
wire   [14:0] p_shl24_cast_fu_2581_p3;
wire   [14:0] p_shl25_cast_fu_2588_p3;
wire   [14:0] tmp_246_fu_2595_p2;
wire   [63:0] tmp_236_fu_2606_p2;
wire   [63:0] tmp_237_fu_2611_p2;
wire   [63:0] tmp_238_fu_2616_p2;
wire   [13:0] tmp_239_fu_2621_p1;
wire   [14:0] tmp_251_cast_fu_2632_p3;
wire   [14:0] tmp_241_fu_2640_p2;
wire   [31:0] tmp_105_fu_2663_p2;
wire  signed [31:0] tmp_106_fu_2677_p1;
wire   [31:0] tmp_127_fu_2681_p2;
wire   [31:0] tmp_128_fu_2686_p2;
wire   [29:0] tmp_249_fu_2691_p1;
wire   [29:0] tmp_250_fu_2695_p1;
wire   [29:0] p_Val2_12_fu_2706_p2;
wire   [29:0] p_Val2_13_fu_2711_p2;
wire   [28:0] tmp_189_fu_2724_p1;
wire   [28:0] p_Val2_6_cast_fu_2728_p2;
wire   [63:0] p_shl12_fu_2760_p4;
wire   [63:0] p_shl13_fu_2770_p4;
wire   [63:0] p_shl14_fu_2786_p4;
wire   [63:0] p_shl15_fu_2796_p4;
wire   [63:0] tmp_21_fu_2832_p1;
wire   [63:0] tmp_125_fu_2836_p2;
wire   [11:0] tmp_131_fu_2841_p1;
wire   [14:0] tmp_134_fu_2853_p1;
wire   [16:0] p_shl36_cast_fu_2845_p3;
wire   [16:0] p_shl37_cast_fu_2857_p3;
wire   [63:0] tmp_22_fu_2871_p1;
wire   [63:0] tmp_138_fu_2875_p2;
wire   [10:0] tmp_139_fu_2880_p1;
wire   [13:0] tmp_140_fu_2892_p1;
wire   [14:0] p_shl34_cast_fu_2884_p3;
wire   [14:0] p_shl35_cast_fu_2896_p3;
wire   [16:0] tmp_33_cast_fu_2930_p1;
wire   [16:0] tmp_188_fu_2934_p2;
wire   [63:0] res_V_fu_2949_p1;
wire   [10:0] exp_V_2_fu_2953_p4;
wire   [10:0] exp_V_17_fu_2963_p2;
wire   [63:0] p_Result_3_fu_2969_p5;
wire   [63:0] dp_2_fu_2981_p1;
wire   [3:0] l_cast_fu_2992_p1;
wire   [3:0] tmp_100_fu_3008_p2;
wire   [63:0] tmp_101_fu_3013_p1;
wire   [63:0] tmp_209_fu_3017_p2;
wire   [11:0] tmp_214_fu_3022_p1;
wire   [14:0] tmp_215_fu_3034_p1;
wire   [16:0] p_shl38_cast_fu_3026_p3;
wire   [16:0] p_shl39_cast_fu_3038_p3;
wire   [14:0] tmp_95_cast_fu_3052_p1;
wire   [63:0] ireg_V_1_fu_3061_p1;
wire   [10:0] exp_tmp_V_1_fu_3077_p4;
wire   [62:0] tmp_208_fu_3065_p1;
wire   [11:0] tmp_96_fu_3087_p1;
wire   [11:0] F2_1_fu_3101_p2;
wire   [11:0] tmp_120_fu_3113_p2;
wire   [11:0] tmp_121_fu_3119_p2;
wire   [3:0] m_cast_fu_3144_p1;
wire   [3:0] tmp_124_fu_3160_p2;
wire   [16:0] tmp_131_cast_fu_3165_p1;
wire   [16:0] tmp_227_fu_3169_p2;
wire   [63:0] res_V_18_fu_3184_p1;
wire   [10:0] exp_V_7_fu_3188_p4;
wire   [10:0] exp_V_18_fu_3198_p2;
wire   [63:0] p_Result_4_fu_3204_p5;
wire   [63:0] p_0_i2_to_int_fu_3227_p1;
wire   [10:0] tmp_141_fu_3230_p4;
wire   [51:0] tmp_231_fu_3240_p1;
wire   [63:0] op1_assign_1_to_int_fu_3256_p1;
wire   [10:0] tmp_143_fu_3260_p4;
wire   [51:0] tmp_232_fu_3270_p1;
wire   [0:0] notrhs3_fu_3284_p2;
wire   [0:0] notlhs3_fu_3278_p2;
wire   [0:0] tmp_145_fu_3274_p2;
wire   [0:0] tmp_146_fu_3290_p2;
wire   [0:0] tmp_147_fu_3296_p2;
wire   [0:0] tmp_149_fu_3302_p2;
wire   [0:0] tmp_150_fu_3307_p2;
wire   [0:0] brmerge2_fu_3313_p2;
wire   [63:0] op1_assign_1_mux_fu_3318_p3;
wire   [52:0] tmp_97_fu_3333_p3;
wire   [53:0] p_Result_5_fu_3340_p1;
wire   [53:0] man_V_4_fu_3344_p2;
wire   [0:0] sel_tmp49_demorgan_fu_3371_p2;
wire   [0:0] sel_tmp11_fu_3375_p2;
wire   [0:0] sel_tmp64_demorgan_fu_3386_p2;
wire   [0:0] tmp_129_fu_3366_p2;
wire   [0:0] sel_tmp16_fu_3391_p2;
wire  signed [31:0] sh_amt_1_cast_fu_3403_p1;
wire   [53:0] tmp_130_fu_3406_p1;
wire   [53:0] tmp_133_fu_3410_p2;
wire  signed [31:0] tmp_135_fu_3426_p1;
wire   [31:0] tmp_136_fu_3429_p2;
wire   [0:0] sel_tmp9_fu_3439_p2;
wire   [0:0] sel_tmp13_fu_3449_p2;
wire   [29:0] tmp_213_fu_3435_p1;
wire   [29:0] tmp_212_fu_3415_p1;
wire   [0:0] sel_tmp15_fu_3459_p2;
wire   [0:0] sel_tmp14_fu_3454_p2;
wire   [29:0] storemerge5_fu_3419_p3;
wire   [0:0] sel_tmp10_fu_3444_p2;
wire   [0:0] or_cond3_fu_3470_p2;
wire   [29:0] newSel4_fu_3463_p3;
wire   [29:0] newSel5_fu_3475_p3;
wire   [0:0] or_cond4_fu_3482_p2;
wire   [0:0] or_cond5_fu_3496_p2;
wire   [29:0] newSel6_fu_3488_p3;
wire   [63:0] p_shl16_fu_3532_p4;
wire   [63:0] p_shl17_fu_3542_p4;
wire   [63:0] tmp_29_fu_3582_p1;
wire   [63:0] tmp_184_fu_3586_p2;
wire   [10:0] tmp_185_fu_3591_p1;
wire   [13:0] tmp_186_fu_3603_p1;
wire   [14:0] p_shl42_cast_fu_3595_p3;
wire   [14:0] p_shl43_cast_fu_3607_p3;
wire   [4:0] p_shl_fu_3574_p3;
wire   [4:0] j1_cast_fu_3558_p1;
wire   [4:0] tmp91_fu_3621_p2;
wire   [8:0] k1_cast_fu_3631_p1;
wire   [8:0] tmp92_fu_3647_p2;
wire   [14:0] tmp_68_cast_fu_3658_p1;
wire   [14:0] tmp_204_fu_3662_p2;
wire   [7:0] tmp_15_cast_fu_3697_p1;
wire   [7:0] tmp_183_fu_3701_p2;
wire   [18:0] phi_mul44_cast_fu_3712_p1;
wire   [18:0] tmp_198_fu_3734_p2;
wire   [18:0] tmp_199_fu_3740_p2;
wire   [19:0] tmp_200_fu_3745_p3;
wire   [19:0] tmp_202_fu_3758_p2;
wire   [21:0] tmp_203_fu_3764_p3;
wire  signed [31:0] tmp_43_fu_3782_p1;
wire   [31:0] tmp_60_fu_3786_p2;
wire   [31:0] tmp_61_fu_3792_p2;
wire   [29:0] tmp_205_fu_3798_p1;
wire   [29:0] tmp_206_fu_3802_p1;
wire   [29:0] p_Val2_8_fu_3813_p2;
wire   [29:0] p_Val2_9_fu_3818_p2;
wire   [28:0] tmp_195_fu_3830_p1;
wire   [28:0] tmp_196_fu_3834_p1;
wire   [29:0] p_Val2_s_39_fu_3838_p2;
wire   [0:0] tmp_197_fu_3850_p3;
wire   [28:0] p_Val2_cast_fu_3844_p2;
wire   [8:0] tmp_23_cast_fu_3891_p1;
wire   [8:0] tmp_194_fu_3895_p2;
wire   [18:0] phi_mul46_cast_fu_3906_p1;
wire   [18:0] tmp_221_fu_3928_p2;
wire   [18:0] tmp_222_fu_3934_p2;
wire   [19:0] tmp_223_fu_3939_p3;
wire   [19:0] tmp_225_fu_3952_p2;
wire   [21:0] tmp_226_fu_3958_p3;
wire   [29:0] tmp_59_fu_3976_p0;
wire  signed [31:0] tmp_59_fu_3976_p1;
wire   [31:0] tmp_84_fu_3980_p2;
wire   [31:0] tmp_85_fu_3986_p2;
wire   [29:0] tmp_228_fu_3992_p1;
wire   [29:0] tmp_229_fu_3996_p1;
wire   [29:0] p_Val2_10_fu_4007_p2;
wire   [29:0] p_Val2_11_fu_4012_p2;
wire   [28:0] tmp_218_fu_4024_p1;
wire   [28:0] tmp_219_fu_4028_p1;
wire   [29:0] p_Val2_1_fu_4032_p2;
wire   [0:0] tmp_220_fu_4044_p3;
wire   [28:0] p_Val2_1_cast_fu_4038_p2;
wire   [8:0] tmp_30_cast_fu_4085_p1;
wire   [8:0] tmp_217_fu_4089_p2;
wire   [16:0] phi_mul48_cast_cast_fu_4100_p1;
wire   [16:0] tmp_248_fu_4122_p2;
wire   [12:0] tmp_254_fu_4128_p4;
wire   [17:0] tmp_255_fu_4138_p4;
wire  signed [19:0] tmp_256_fu_4148_p1;
wire   [19:0] tmp_257_fu_4157_p2;
wire   [21:0] tmp_258_fu_4163_p3;
wire   [29:0] tmp_83_fu_4187_p0;
wire  signed [31:0] tmp_83_fu_4187_p1;
wire   [31:0] tmp_110_fu_4191_p2;
wire   [31:0] tmp_111_fu_4197_p2;
wire   [29:0] tmp_260_fu_4203_p1;
wire   [29:0] tmp_261_fu_4207_p1;
wire   [29:0] p_Val2_16_fu_4218_p2;
wire   [29:0] p_Val2_18_fu_4223_p2;
wire   [29:0] tmp_108_fu_4251_p0;
wire   [29:0] dp_15_fu_4257_p0;
wire   [63:0] res_V_20_fu_4262_p1;
wire   [10:0] exp_V_12_fu_4266_p4;
wire   [10:0] exp_V_20_fu_4276_p2;
wire   [63:0] p_Result_7_fu_4282_p5;
wire   [63:0] p_0_i_to_int_fu_4305_p1;
wire   [63:0] d_assign_1_to_int_fu_4322_p1;
wire   [10:0] tmp_152_fu_4308_p4;
wire   [51:0] tmp_252_fu_4318_p1;
wire   [10:0] tmp_154_fu_4326_p4;
wire   [51:0] tmp_253_fu_4336_p1;
wire   [0:0] tmp_156_fu_4364_p2;
wire   [0:0] tmp_157_fu_4368_p2;
wire   [0:0] tmp_158_fu_4372_p2;
wire   [0:0] tmp_160_fu_4378_p2;
wire   [0:0] tmp_161_fu_4383_p2;
wire   [0:0] brmerge_fu_4389_p2;
wire   [0:0] sel_tmp18_fu_4409_p2;
wire   [0:0] sel_tmp19_fu_4414_p2;
wire   [63:0] d_assign_3_mux_fu_4394_p3;
wire   [31:0] max_index_mux_fu_4402_p3;
wire   [31:0] sel_tmp25_fu_4427_p3;
wire   [63:0] res_V_19_fu_4441_p1;
wire   [10:0] exp_V_8_fu_4445_p4;
wire   [10:0] exp_V_19_fu_4455_p2;
wire   [63:0] p_Result_6_fu_4461_p5;
wire   [0:0] sel_tmp21_fu_4477_p2;
wire   [0:0] sel_tmp22_fu_4482_p2;
wire   [63:0] dp_9_fu_4473_p1;
wire   [0:0] sel_tmp24_fu_4494_p2;
wire   [63:0] sel_tmp23_fu_4487_p3;
wire   [14:0] grp_fu_4506_p0;
wire   [9:0] grp_fu_4506_p1;
reg   [119:0] ap_NS_fsm;
wire   [24:0] grp_fu_4506_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 120'd1;
end

lenet5_ap2_dcmp_6bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
lenet5_ap2_dcmp_6bkb_U1(
    .din0(grp_fu_1079_p0),
    .din1(grp_fu_1079_p1),
    .opcode(5'd2),
    .dout(grp_fu_1079_p2)
);

lenet5_ap2_sitodpcud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lenet5_ap2_sitodpcud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1086_p0),
    .ce(1'b1),
    .dout(grp_fu_1086_p1)
);

lenet5_ap2_mac_mudEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
lenet5_ap2_mac_mudEe_U3(
    .din0(grp_fu_4506_p0),
    .din1(grp_fu_4506_p1),
    .din2(tmp_reg_4513),
    .dout(grp_fu_4506_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (exitcond5_fu_1586_p2 == 1'd1))) begin
        channel1_reg_645 <= channel_2_reg_4670;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_1169_p2 == 1'd1))) begin
        channel1_reg_645 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond3_fu_1236_p2 == 1'd1))) begin
        channel_reg_587 <= channel_1_reg_4521;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        channel_reg_587 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (exitcond9_fu_1684_p2 == 1'd1))) begin
        col2_reg_656 <= col_2_reg_4689;
    end else if (((1'b1 == ap_CS_fsm_state15) & (1'd0 == exitcond2_fu_1522_p2))) begin
        col2_reg_656 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state81) & (1'd1 == exitcond11_fu_3520_p2))) begin
        col4_reg_915 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        col4_reg_915 <= col_4_reg_5339;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'd1 == exitcond13_fu_2420_p2))) begin
        col6_reg_735 <= col_3_reg_4923;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        col6_reg_735 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (exitcond6_fu_1287_p2 == 1'd1))) begin
        col_reg_599 <= col_1_reg_4555;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        col_reg_599 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state94) & (1'd1 == exitcond20_fu_3870_p2))) begin
        d_assign_1_reg_1009 <= max_value_6_load_reg_5059;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        d_assign_1_reg_1009 <= max_value_4_fu_4498_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (1'd1 == exitcond25_fu_1922_p2))) begin
        fil_col4_reg_689 <= fil_col_3_reg_4745;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        fil_col4_reg_689 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (1'd1 == exitcond24_fu_2480_p2))) begin
        fil_col8_reg_759 <= fil_col_2_reg_4949;
    end else if (((1'b1 == ap_CS_fsm_state44) & (1'd0 == exitcond13_fu_2420_p2))) begin
        fil_col8_reg_759 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (exitcond14_fu_1343_p2 == 1'd1))) begin
        fil_col_reg_623 <= fil_col_1_reg_4581;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond6_fu_1287_p2))) begin
        fil_col_reg_623 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (1'd0 == exitcond19_fu_1770_p2))) begin
        fil_row5_reg_712 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fil_row5_reg_712 <= fil_row_3_reg_4799;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == exitcond29_fu_2506_p2))) begin
        fil_row9_reg_770 <= fil_row_2_reg_4967;
    end else if (((1'b1 == ap_CS_fsm_state45) & (1'd0 == exitcond18_fu_2450_p2))) begin
        fil_row9_reg_770 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond10_fu_1317_p2))) begin
        fil_row_reg_634 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fil_row_reg_634 <= fil_row_1_reg_4599;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (1'd1 == exitcond12_fu_2812_p2))) begin
        i1_reg_792 <= i_2_reg_5067;
    end else if (((1'b1 == ap_CS_fsm_state41) & (1'd1 == exitcond4_fu_2288_p2))) begin
        i1_reg_792 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (1'd1 == exitcond7_fu_2748_p2))) begin
        i2_reg_870 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state82) & (1'd1 == exitcond16_fu_3562_p2))) begin
        i2_reg_870 <= i_3_reg_5290;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state85) & (1'd1 == exitcond15_fu_3676_p2))) begin
        i4_reg_962 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        i4_reg_962 <= i_4_reg_5416;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond2_fu_1522_p2 == 1'd1))) begin
        i_reg_723 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state43) & (1'd1 == exitcond8_fu_2369_p2))) begin
        i_reg_723 <= i_1_reg_4888;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state83) & (1'd1 == exitcond23_fu_3635_p2))) begin
        j1_reg_893 <= j_2_reg_5303;
    end else if (((1'b1 == ap_CS_fsm_state81) & (1'd0 == exitcond11_fu_3520_p2))) begin
        j1_reg_893 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        j3_reg_986 <= j_3_reg_5439;
    end else if (((1'b1 == ap_CS_fsm_state94) & (1'd0 == exitcond20_fu_3870_p2))) begin
        j3_reg_986 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        j4_reg_1056 <= j_4_reg_5517;
    end else if (((1'b1 == ap_CS_fsm_state103) & (1'd0 == exitcond21_fu_4068_p2))) begin
        j4_reg_1056 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (1'd1 == exitcond17_fu_2910_p2))) begin
        j_reg_803 <= j_1_reg_5086;
    end else if (((1'b1 == ap_CS_fsm_state55) & (1'd0 == exitcond7_fu_2748_p2))) begin
        j_reg_803 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) & (1'd0 == exitcond16_fu_3562_p2))) begin
        k1_reg_904 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        k1_reg_904 <= k_1_reg_5321;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (1'd0 == exitcond12_fu_2812_p2))) begin
        k_reg_814 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        k_reg_814 <= k_2_reg_5109;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & (1'd1 == exitcond28_fu_3148_p2))) begin
        l_reg_836 <= l_1_reg_5142;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        l_reg_836 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (1'd0 == exitcond27_fu_2996_p2))) begin
        m_reg_859 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        m_reg_859 <= m_1_reg_5196;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state94) & (1'd1 == exitcond20_fu_3870_p2))) begin
        max_index_1_reg_1031 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        max_index_1_reg_1031 <= i_5_reg_5499;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (1'd1 == exitcond27_fu_2996_p2))) begin
        max_value_6_fu_264 <= v_assign_1_reg_826;
    end else if (((1'b1 == ap_CS_fsm_state41) & (1'd1 == exitcond4_fu_2288_p2))) begin
        max_value_6_fu_264 <= max_value_load_reg_4662;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (1'd0 == exitcond24_fu_2480_p2))) begin
        n_reg_781 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        n_reg_781 <= n_1_reg_4985;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (1'd0 == exitcond27_fu_2996_p2))) begin
        op1_assign_1_reg_847 <= v_assign_1_reg_826;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        op1_assign_1_reg_847 <= max_value_s_fu_3326_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (1'd0 == exitcond19_fu_1770_p2))) begin
        op1_assign_reg_700 <= v_assign_reg_679;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        op1_assign_reg_700 <= max_value_5_fu_2100_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        p_Val2_21_reg_926 <= storemerge3_fu_3823_p3;
    end else if (((1'b1 == ap_CS_fsm_state85) & (1'd0 == exitcond15_fu_3676_p2))) begin
        p_Val2_21_reg_926 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        p_Val2_26_reg_973 <= storemerge4_fu_4017_p3;
    end else if (((1'b1 == ap_CS_fsm_state94) & (1'd0 == exitcond20_fu_3870_p2))) begin
        p_Val2_26_reg_973 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        p_Val2_29_reg_1043 <= storemerge8_fu_4228_p3;
    end else if (((1'b1 == ap_CS_fsm_state103) & (1'd0 == exitcond21_fu_4068_p2))) begin
        p_Val2_29_reg_1043 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        phi_mul1_reg_951 <= next_mul1_reg_5367;
    end else if (((1'b1 == ap_CS_fsm_state85) & (1'd0 == exitcond15_fu_3676_p2))) begin
        phi_mul1_reg_951 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        phi_mul2_reg_998 <= next_mul2_reg_5444;
    end else if (((1'b1 == ap_CS_fsm_state94) & (1'd0 == exitcond20_fu_3870_p2))) begin
        phi_mul2_reg_998 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        phi_mul3_reg_1068 <= next_mul3_reg_5522;
    end else if (((1'b1 == ap_CS_fsm_state103) & (1'd0 == exitcond21_fu_4068_p2))) begin
        phi_mul3_reg_1068 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (1'd1 == exitcond7_fu_2748_p2))) begin
        phi_mul_reg_881 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state82) & (1'd1 == exitcond16_fu_3562_p2))) begin
        phi_mul_reg_881 <= next_mul_reg_5282;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        row2_reg_939 <= row_4_reg_5362;
    end else if (((1'b1 == ap_CS_fsm_state85) & (1'd0 == exitcond15_fu_3676_p2))) begin
        row2_reg_939 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'd0 == exitcond5_fu_1586_p2))) begin
        row3_reg_667 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        row3_reg_667 <= row_3_reg_4712;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & (1'd0 == exitcond8_fu_2369_p2))) begin
        row7_reg_747 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        row7_reg_747 <= row_2_reg_4936;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd0 == exitcond3_fu_1236_p2))) begin
        row_reg_611 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        row_reg_611 <= row_1_reg_4568;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & (1'd1 == exitcond28_fu_3148_p2))) begin
        v_assign_1_reg_826 <= op1_assign_1_reg_847;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        v_assign_1_reg_826 <= v_assign_1_ph_fu_2985_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (1'd1 == exitcond25_fu_1922_p2))) begin
        v_assign_reg_679 <= op1_assign_reg_700;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        v_assign_reg_679 <= v_assign_ph_fu_1759_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        channel_1_reg_4521 <= channel_1_fu_1175_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        channel_2_reg_4670 <= channel_2_fu_1528_p2;
        max_value_load_reg_4662 <= max_value_fu_260;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        col_1_reg_4555 <= col_1_fu_1242_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_2_reg_4689 <= col_2_fu_1592_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        col_3_reg_4923 <= col_3_fu_2375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        col_4_reg_5339 <= col_4_fu_3682_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'd0 == exitcond13_fu_2420_p2))) begin
        conv_dot_V_addr_2_reg_4941 <= tmp_189_cast_fu_2441_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond6_fu_1287_p2))) begin
        conv_dot_V_addr_reg_4573 <= tmp_172_cast_fu_1308_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        dp_11_reg_5599 <= dp_11_fu_4294_p1;
        p_0_i_reg_5604 <= p_0_i_fu_4298_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        dp_4_reg_4820 <= dp_4_fu_1990_p1;
        p_0_i1_reg_4825 <= p_0_i1_fu_1994_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        dp_7_reg_5217 <= dp_7_fu_3216_p1;
        p_0_i2_reg_5222 <= p_0_i2_fu_3220_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state94) & (1'd0 == exitcond20_fu_3870_p2))) begin
        fc_bias_V_addr_1_reg_5426 <= tmp_216_cast_fu_3901_p1;
        tmp_23_cast1_reg_5421[6 : 0] <= tmp_23_cast1_fu_3887_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state103) & (1'd0 == exitcond21_fu_4068_p2))) begin
        fc_bias_V_addr_2_reg_5504 <= tmp_232_cast_fu_4095_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state85) & (1'd0 == exitcond15_fu_3676_p2))) begin
        fc_bias_V_addr_reg_5349[7 : 0] <= tmp_209_cast_fu_3707_p1[7 : 0];
        tmp_15_cast1_reg_5344[6 : 0] <= tmp_15_cast1_fu_3693_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fil_col_1_reg_4581 <= fil_col_1_fu_1323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        fil_col_2_reg_4949 <= fil_col_2_fu_2456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        fil_col_3_reg_4745 <= fil_col_3_fu_1776_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fil_row_1_reg_4599 <= fil_row_1_fu_1349_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        fil_row_2_reg_4967 <= fil_row_2_fu_2486_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fil_row_3_reg_4799 <= fil_row_3_fu_1928_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_1_reg_4888 <= i_1_fu_2294_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        i_2_reg_5067 <= i_2_fu_2754_p2;
        max_value_6_load_reg_5059 <= max_value_6_fu_264;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        i_3_reg_5290 <= i_3_fu_3526_p2;
        next_mul_reg_5282 <= next_mul_fu_3514_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        i_4_reg_5416 <= i_4_fu_3876_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        i_5_reg_5499 <= i_5_fu_4074_p2;
        max_index_1_cast_reg_5490[3 : 0] <= max_index_1_cast_fu_4064_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        isNeg_1_reg_5469 <= fc_weight_q1[32'd31];
        tmp_57_reg_5459 <= grp_fu_1101_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        isNeg_2_reg_5037 <= conv_weight_q1[32'd31];
        sh_assign_6_reg_5042 <= sh_assign_6_fu_2669_p3;
        tmp_104_reg_5032 <= grp_fu_1089_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state107)) begin
        isNeg_3_reg_5555 <= fc_weight_q1[32'd31];
        tmp_81_reg_5545 <= grp_fu_1101_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        isNeg_reg_5392 <= fc_weight_q1[32'd31];
        tmp_36_reg_5382 <= grp_fu_1101_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (1'd1 == exitcond27_fu_2996_p2))) begin
        isneg_1_reg_5157 <= ireg_V_1_fu_3061_p1[32'd63];
        sh_amt_1_reg_5180 <= sh_amt_1_fu_3125_p3;
        tmp_119_reg_5174 <= tmp_119_fu_3107_p2;
        tmp_122_reg_5187 <= tmp_122_fu_3133_p2;
        tmp_207_reg_5152 <= tmp_207_fu_3056_p2;
        tmp_210_reg_5163 <= tmp_210_fu_3091_p1;
        tmp_99_reg_5168 <= tmp_99_fu_3095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (exitcond19_fu_1770_p2 == 1'd1))) begin
        isneg_reg_4760 <= ireg_V_fu_1835_p1[32'd63];
        max_value_fu_260 <= v_assign_reg_679;
        sh_amt_reg_4783 <= sh_amt_fu_1899_p3;
        tmp_151_reg_4755 <= tmp_151_fu_1830_p2;
        tmp_162_reg_4766 <= tmp_162_fu_1865_p1;
        tmp_46_reg_4771 <= tmp_46_fu_1869_p2;
        tmp_51_reg_4777 <= tmp_51_fu_1881_p2;
        tmp_54_reg_4790 <= tmp_54_fu_1907_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        j_1_reg_5086 <= j_1_fu_2818_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        j_2_reg_5303 <= j_2_fu_3568_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        j_3_reg_5439 <= j_3_fu_3916_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        j_4_reg_5517 <= j_4_fu_4110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        k_1_reg_5321 <= k_1_fu_3641_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        k_2_reg_5109 <= k_2_fu_2916_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        l_1_reg_5142 <= l_1_fu_3002_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        m_1_reg_5196 <= m_1_fu_3154_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        man_V_2_reg_4851 <= man_V_2_fu_2124_p3;
        sel_tmp3_reg_4868 <= sel_tmp3_fu_2155_p2;
        sel_tmp8_reg_4874 <= sel_tmp8_fu_2171_p2;
        tmp_163_reg_4856 <= tmp_163_fu_2131_p1;
        tmp_64_reg_4862 <= tmp_64_fu_2135_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        man_V_5_reg_5248 <= man_V_5_fu_3350_p3;
        sel_tmp12_reg_5265 <= sel_tmp12_fu_3381_p2;
        sel_tmp17_reg_5271 <= sel_tmp17_fu_3397_p2;
        tmp_126_reg_5259 <= tmp_126_fu_3361_p2;
        tmp_211_reg_5253 <= tmp_211_fu_3357_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        max_index_2_reg_5640 <= max_index_2_fu_4434_p3;
        sel_tmp20_reg_5635 <= sel_tmp20_fu_4420_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        max_index_reg_1019 <= max_index_2_reg_5640;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        n_1_reg_4985 <= n_1_fu_2512_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        newSel3_reg_4880 <= newSel3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        newSel7_reg_5277 <= newSel7_fu_3502_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (1'd0 == exitcond22_fu_3716_p2))) begin
        next_mul1_reg_5367 <= next_mul1_fu_3728_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state95) & (1'd0 == exitcond26_fu_3910_p2))) begin
        next_mul2_reg_5444 <= next_mul2_fu_3922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state104) & (1'd0 == exitcond_fu_4104_p2))) begin
        next_mul3_reg_5522 <= next_mul3_fu_4116_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        notlhs2_reg_5228 <= notlhs2_fu_3244_p2;
        notrhs2_reg_5233 <= notrhs2_fu_3250_p2;
        tmp_148_reg_5238 <= grp_fu_1079_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        notlhs4_reg_5610 <= notlhs4_fu_4340_p2;
        notlhs5_reg_5620 <= notlhs5_fu_4352_p2;
        notrhs4_reg_5615 <= notrhs4_fu_4346_p2;
        notrhs5_reg_5625 <= notrhs5_fu_4358_p2;
        tmp_159_reg_5630 <= grp_fu_1079_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        notlhs_reg_4831 <= notlhs_fu_2018_p2;
        notrhs_reg_4836 <= notrhs_fu_2024_p2;
        tmp_115_reg_4841 <= grp_fu_1079_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state110)) begin
        p_Val2_15_reg_5571 <= p_Val2_15_fu_4235_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        p_Val2_1_44_reg_5485 <= p_Val2_1_44_fu_4052_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_Val2_2_14_reg_4657 <= p_Val2_2_14_fu_1507_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        p_Val2_6_27_reg_5054 <= p_Val2_6_27_fu_2733_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        p_Val2_s_40_reg_5408 <= p_Val2_s_40_fu_3858_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        r_V_1_reg_5397 <= r_V_1_fu_3806_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        r_V_2_reg_5474 <= r_V_2_fu_4000_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        r_V_3_reg_5560 <= r_V_3_fu_4211_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        r_V_reg_5048 <= r_V_fu_2699_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state42))) begin
        reg_1129 <= conv_bias_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state68))) begin
        reg_1133 <= conv_dot_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (tmp_12_reg_4727 == 1'd0)) | (1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state64) & (1'd0 == tmp_34_reg_5124)) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state119))) begin
        reg_1137 <= grp_fu_1086_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state107))) begin
        reg_1141 <= grp_fu_1121_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        row_1_reg_4568 <= row_1_fu_1293_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        row_2_reg_4936 <= row_2_fu_2426_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_3_reg_4712 <= row_3_fu_1690_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        row_4_reg_5362 <= row_4_fu_3722_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sh_assign_s_reg_4645 <= sh_assign_s_fu_1443_p3;
        tmp_179_reg_4640 <= conv_weight_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) & (1'd0 == exitcond16_fu_3562_p2))) begin
        tmp91_cast_reg_5313[4 : 0] <= tmp91_cast_fu_3627_p1[4 : 0];
        tmp_187_reg_5308[14 : 1] <= tmp_187_fu_3615_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        tmp_108_reg_5588 <= tmp_108_fu_4251_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        tmp_109_reg_5577 <= tmp_109_fu_4242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == exitcond9_fu_1684_p2))) begin
        tmp_10_reg_4717[4 : 1] <= tmp_10_fu_1696_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'd0 == exitcond2_fu_1522_p2))) begin
        tmp_11_reg_4681[63 : 1] <= tmp_11_fu_1580_p2[63 : 1];
        tmp_s_reg_4675[63 : 2] <= tmp_s_fu_1554_p2[63 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state81) & (1'd0 == exitcond11_fu_3520_p2))) begin
        tmp_123_reg_5295[63 : 1] <= tmp_123_fu_3552_p2[63 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_12_reg_4727 <= grp_fu_1095_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        tmp_132_reg_5206 <= grp_fu_1159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (1'd0 == exitcond12_fu_2812_p2))) begin
        tmp_137_reg_5096[16 : 3] <= tmp_137_fu_2865_p2[16 : 3];
        tmp_142_reg_5101[14 : 1] <= tmp_142_fu_2904_p2[14 : 1];
        tmp_20_reg_5091[3 : 1] <= tmp_20_fu_2824_p3[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (1'd0 == exitcond19_fu_1770_p2))) begin
        tmp_168_reg_4750[16 : 2] <= tmp_168_fu_1820_p2[16 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == exitcond14_fu_1343_p2))) begin
        tmp_169_reg_4604 <= tmp_169_fu_1359_p2;
        tmp_178_reg_4610 <= grp_fu_4506_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_173_reg_4615 <= tmp_173_fu_1396_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond10_fu_1317_p2))) begin
        tmp_17_reg_4586[2 : 0] <= tmp_17_fu_1329_p1[2 : 0];
        tmp_18_reg_4591 <= tmp_18_fu_1333_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_182_reg_4651 <= tmp_182_fu_1473_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd0 == exitcond3_fu_1236_p2))) begin
        tmp_19_reg_4560[16 : 2] <= tmp_19_fu_1281_p2[16 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (1'd0 == exitcond27_fu_2996_p2))) begin
        tmp_216_reg_5147[16 : 2] <= tmp_216_fu_3046_p2[16 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd0 == exitcond29_fu_2506_p2))) begin
        tmp_230_reg_4990 <= tmp_230_fu_2522_p2;
        tmp_244_reg_4996 <= tmp_244_fu_2558_p1;
        tmp_245_reg_5001 <= tmp_245_fu_2562_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        tmp_235_reg_5006 <= tmp_235_fu_2576_p2;
        tmp_247_reg_5012 <= tmp_247_fu_2601_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        tmp_25_reg_4905[63 : 2] <= tmp_25_fu_2333_p2[63 : 2];
        tmp_28_reg_4910[63 : 1] <= tmp_28_fu_2359_p2[63 : 1];
        tmp_31_reg_4915 <= tmp_31_fu_2365_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_2_reg_4537[63 : 2] <= tmp_2_fu_1210_p2[63 : 2];
        tmp_3_reg_4542[63 : 1] <= tmp_3_fu_1226_p2[63 : 1];
        tmp_5_reg_4547 <= tmp_5_fu_1232_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (1'd0 == exitcond17_fu_2910_p2))) begin
        tmp_32_reg_5114[3 : 1] <= tmp_32_fu_2922_p3[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        tmp_34_reg_5124 <= grp_fu_1095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (1'd0 == exitcond18_fu_2450_p2))) begin
        tmp_39_reg_4954[2 : 0] <= tmp_39_fu_2462_p1[2 : 0];
        tmp_41_reg_4959[3 : 0] <= tmp_41_fu_2472_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'd0 == exitcond5_fu_1586_p2))) begin
        tmp_45_reg_4699[16 : 3] <= tmp_45_fu_1639_p2[16 : 3];
        tmp_71_reg_4704[14 : 1] <= tmp_71_fu_1678_p2[14 : 1];
        tmp_7_reg_4694[4 : 1] <= tmp_7_fu_1598_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_62_reg_4635 <= grp_fu_1089_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state83) & (1'd0 == exitcond23_fu_3635_p2))) begin
        tmp_66_reg_5326 <= tmp_66_fu_3653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (1'd0 == exitcond24_fu_2480_p2))) begin
        tmp_69_reg_4972[2 : 0] <= tmp_69_fu_2492_p1[2 : 0];
        tmp_71_cast_reg_4977[3 : 0] <= tmp_71_cast_fu_2502_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_75_reg_4809 <= grp_fu_1159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state104) & (1'd1 == exitcond_fu_4104_p2))) begin
        tmp_79_reg_5537 <= tmp_79_fu_4176_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (1'd0 == exitcond7_fu_2748_p2))) begin
        tmp_87_reg_5072[63 : 2] <= tmp_87_fu_2780_p2[63 : 2];
        tmp_90_reg_5078[63 : 1] <= tmp_90_fu_2806_p2[63 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & (1'd0 == exitcond8_fu_2369_p2))) begin
        tmp_95_reg_4928[16 : 2] <= tmp_95_fu_2414_p2[16 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_reg_4513 <= tmp_fu_1165_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) & (1'd1 == exitcond21_fu_4068_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) & (1'd1 == exitcond21_fu_4068_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        conv_bias_V_address0 = tmp_24_fu_2300_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_bias_V_address0 = tmp_1_fu_1181_p3;
    end else begin
        conv_bias_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state41))) begin
        conv_bias_V_ce0 = 1'b1;
    end else begin
        conv_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        conv_dot_V_address0 = tmp_242_cast_fu_3174_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        conv_dot_V_address0 = tmp_214_cast_fu_2939_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52))) begin
        conv_dot_V_address0 = conv_dot_V_addr_2_reg_4941;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_dot_V_address0 = tmp_189_cast_fu_2441_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_dot_V_address0 = tmp_215_cast_fu_1948_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_dot_V_address0 = tmp_179_cast_fu_1713_p1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        conv_dot_V_address0 = conv_dot_V_addr_reg_4573;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_dot_V_address0 = tmp_172_cast_fu_1308_p1;
    end else begin
        conv_dot_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52))) begin
        conv_dot_V_ce0 = 1'b1;
    end else begin
        conv_dot_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        conv_dot_V_d0 = p_Val2_6_cast_28_fu_2741_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        conv_dot_V_d0 = storemerge7_fu_2716_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_dot_V_d0 = p_Val2_2_cast_15_fu_1515_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_dot_V_d0 = storemerge_fu_1490_p3;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state44))) begin
        conv_dot_V_d0 = 30'd0;
    end else begin
        conv_dot_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond6_fu_1287_p2)) | ((1'b1 == ap_CS_fsm_state44) & (1'd0 == exitcond13_fu_2420_p2)) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52))) begin
        conv_dot_V_we0 = 1'b1;
    end else begin
        conv_dot_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        conv_weight_address0 = tmp_240_fu_2625_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_weight_address0 = tmp_201_cast_fu_1424_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_weight_address0 = tmp_174_fu_1400_p2;
    end else begin
        conv_weight_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state49))) begin
        conv_weight_ce0 = 1'b1;
    end else begin
        conv_weight_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        conv_weight_ce1 = 1'b1;
    end else begin
        conv_weight_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        fc_bias_V_address0 = fc_bias_V_addr_2_reg_5504;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fc_bias_V_address0 = fc_bias_V_addr_1_reg_5426;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        fc_bias_V_address0 = fc_bias_V_addr_reg_5349;
    end else begin
        fc_bias_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state104))) begin
        fc_bias_V_ce0 = 1'b1;
    end else begin
        fc_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state113)) begin
        fc_dot_V_address0 = 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        fc_dot_V_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state110))) begin
        fc_dot_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        fc_dot_V_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state102))) begin
        fc_dot_V_address0 = fc_dot_V_addr_1_reg_5431;
    end else if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state93))) begin
        fc_dot_V_address0 = fc_dot_V_addr_reg_5354;
    end else begin
        fc_dot_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state113))) begin
        fc_dot_V_ce0 = 1'b1;
    end else begin
        fc_dot_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state110)) begin
        fc_dot_V_d0 = p_Val2_15_fu_4235_p2;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        fc_dot_V_d0 = p_Val2_29_reg_1043;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        fc_dot_V_d0 = p_Val2_1_cast_45_fu_4060_p1;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fc_dot_V_d0 = p_Val2_26_reg_973;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fc_dot_V_d0 = p_Val2_cast_41_fu_3866_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        fc_dot_V_d0 = p_Val2_21_reg_926;
    end else begin
        fc_dot_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state102))) begin
        fc_dot_V_we0 = 1'b1;
    end else begin
        fc_dot_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        fc_in_V_address0 = tmp_35_fu_3777_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fc_in_V_address0 = tmp_67_fu_3672_p1;
    end else begin
        fc_in_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84))) begin
        fc_in_V_ce0 = 1'b1;
    end else begin
        fc_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        fc_in_V_we0 = 1'b1;
    end else begin
        fc_in_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        fc_weight_address0 = tmp_251_fu_4152_p1;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fc_weight_address0 = tmp_224_fu_3947_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        fc_weight_address0 = tmp_201_fu_3753_p1;
    end else begin
        fc_weight_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        fc_weight_address1 = tmp_268_cast_fu_4171_p1;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fc_weight_address1 = tmp_238_cast_fu_3966_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        fc_weight_address1 = tmp_222_cast_fu_3772_p1;
    end else begin
        fc_weight_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state106))) begin
        fc_weight_ce0 = 1'b1;
    end else begin
        fc_weight_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state106))) begin
        fc_weight_ce1 = 1'b1;
    end else begin
        fc_weight_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_fu_1079_p0 = p_0_i_reg_5604;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_1079_p0 = p_0_i2_reg_5222;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_1079_p0 = p_0_i1_reg_4825;
    end else begin
        grp_fu_1079_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_fu_1079_p1 = d_assign_1_reg_1009;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_1079_p1 = op1_assign_1_reg_847;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_1079_p1 = op1_assign_reg_700;
    end else begin
        grp_fu_1079_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_fu_1086_p0 = dp_15_fu_4257_p1;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_1086_p0 = dp_16_fu_4247_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_1086_p0 = dp_14_fu_3179_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_1086_p0 = dp_12_fu_2944_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_1086_p0 = dp_13_fu_1953_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1086_p0 = dp_s_fu_1718_p1;
    end else begin
        grp_fu_1086_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        in_V_ce0 = 1'b1;
    end else begin
        in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        pool_dot_V_address0 = tmp_226_cast_fu_3667_p1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        pool_dot_V_address0 = tmp_227_cast_fu_3510_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        pool_dot_V_address0 = tmp_258_cast_fu_2651_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        pool_dot_V_address0 = tmp_190_cast_fu_2284_p1;
    end else begin
        pool_dot_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state80))) begin
        pool_dot_V_ce0 = 1'b1;
    end else begin
        pool_dot_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        pool_dot_V_d0 = newSel7_reg_5277;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        pool_dot_V_d0 = newSel3_reg_4880;
    end else begin
        pool_dot_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state80))) begin
        pool_dot_V_we0 = 1'b1;
    end else begin
        pool_dot_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_1169_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond3_fu_1236_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (exitcond6_fu_1287_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond10_fu_1317_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond14_fu_1343_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (exitcond2_fu_1522_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (exitcond5_fu_1586_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (exitcond9_fu_1684_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (1'd0 == exitcond19_fu_1770_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (1'd1 == exitcond25_fu_1922_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (1'd1 == exitcond4_fu_2288_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (1'd1 == exitcond8_fu_2369_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (1'd1 == exitcond13_fu_2420_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (1'd0 == exitcond18_fu_2450_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (1'd1 == exitcond24_fu_2480_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == exitcond29_fu_2506_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == ap_CS_fsm_state55) & (1'd1 == exitcond7_fu_2748_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & (1'd1 == exitcond12_fu_2812_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((1'b1 == ap_CS_fsm_state57) & (1'd1 == exitcond17_fu_2910_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((1'b1 == ap_CS_fsm_state66) & (1'd0 == exitcond27_fu_2996_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state67 : begin
            if (((1'b1 == ap_CS_fsm_state67) & (1'd1 == exitcond28_fu_3148_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state81 : begin
            if (((1'b1 == ap_CS_fsm_state81) & (1'd1 == exitcond11_fu_3520_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state82 : begin
            if (((1'b1 == ap_CS_fsm_state82) & (1'd1 == exitcond16_fu_3562_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state83 : begin
            if (((1'b1 == ap_CS_fsm_state83) & (1'd1 == exitcond23_fu_3635_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state85 : begin
            if (((1'b1 == ap_CS_fsm_state85) & (1'd1 == exitcond15_fu_3676_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        ap_ST_fsm_state86 : begin
            if (((1'b1 == ap_CS_fsm_state86) & (1'd1 == exitcond22_fu_3716_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state94 : begin
            if (((1'b1 == ap_CS_fsm_state94) & (1'd1 == exitcond20_fu_3870_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        ap_ST_fsm_state95 : begin
            if (((1'b1 == ap_CS_fsm_state95) & (1'd1 == exitcond26_fu_3910_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state103 : begin
            if (((1'b1 == ap_CS_fsm_state103) & (1'd1 == exitcond21_fu_4068_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_state104 : begin
            if (((1'b1 == ap_CS_fsm_state104) & (1'd1 == exitcond_fu_4104_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state110;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_3101_p2 = (12'd1075 - tmp_96_fu_3087_p1);

assign F2_fu_1875_p2 = (12'd1075 - tmp_44_fu_1861_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

assign ap_return = max_index_reg_1019;

assign brmerge1_fu_2087_p2 = (tmp_75_reg_4809 | tmp_117_fu_2081_p2);

assign brmerge2_fu_3313_p2 = (tmp_132_reg_5206 | tmp_150_fu_3307_p2);

assign brmerge_fu_4389_p2 = (tmp_109_reg_5577 | tmp_161_fu_4383_p2);

assign channel_1_fu_1175_p2 = (channel_reg_587 + 3'd1);

assign channel_2_fu_1528_p2 = (channel1_reg_645 + 3'd1);

assign col_1_fu_1242_p2 = (col_reg_599 + 5'd1);

assign col_2_fu_1592_p2 = (col2_reg_656 + 4'd1);

assign col_3_fu_2375_p2 = (col6_reg_735 + 4'd1);

assign col_4_fu_3682_p2 = (col4_reg_915 + 7'd1);

assign conv_weight_address1 = tmp_252_cast_fu_2646_p1;

assign d_assign_1_to_int_fu_4322_p1 = d_assign_1_reg_1009;

assign d_assign_3_mux_fu_4394_p3 = ((tmp_160_fu_4378_p2[0:0] === 1'b1) ? 64'd0 : d_assign_1_reg_1009);

assign dp_11_fu_4294_p1 = p_Result_7_fu_4282_p5;

assign dp_12_fu_2944_p1 = $signed(reg_1133);

assign dp_13_fu_1953_p1 = $signed(reg_1133);

assign dp_14_fu_3179_p1 = $signed(reg_1133);

assign dp_15_fu_4257_p0 = fc_dot_V_q0;

assign dp_15_fu_4257_p1 = $signed(dp_15_fu_4257_p0);

assign dp_16_fu_4247_p1 = $signed(p_Val2_15_reg_5571);

assign dp_2_fu_2981_p1 = p_Result_3_fu_2969_p5;

assign dp_4_fu_1990_p1 = p_Result_1_fu_1978_p5;

assign dp_7_fu_3216_p1 = p_Result_4_fu_3204_p5;

assign dp_9_fu_4473_p1 = p_Result_6_fu_4461_p5;

assign dp_fu_1755_p1 = p_Result_s_fu_1743_p5;

assign dp_s_fu_1718_p1 = $signed(reg_1133);

assign exitcond10_fu_1317_p2 = ((fil_col_reg_623 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond11_fu_3520_p2 = ((i2_reg_870 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond12_fu_2812_p2 = ((j_reg_803 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond13_fu_2420_p2 = ((row7_reg_747 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond14_fu_1343_p2 = ((fil_row_reg_634 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond15_fu_3676_p2 = ((col4_reg_915 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond16_fu_3562_p2 = ((j1_reg_893 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond17_fu_2910_p2 = ((k_reg_814 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond18_fu_2450_p2 = ((fil_col8_reg_759 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond19_fu_1770_p2 = ((fil_col4_reg_689 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond1_fu_1169_p2 = ((channel_reg_587 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond20_fu_3870_p2 = ((i4_reg_962 == 7'd84) ? 1'b1 : 1'b0);

assign exitcond21_fu_4068_p2 = ((max_index_1_reg_1031 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond22_fu_3716_p2 = ((row2_reg_939 == 9'd400) ? 1'b1 : 1'b0);

assign exitcond23_fu_3635_p2 = ((k1_reg_904 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond24_fu_2480_p2 = ((fil_row9_reg_770 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond25_fu_1922_p2 = ((fil_row5_reg_712 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond26_fu_3910_p2 = ((j3_reg_986 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond27_fu_2996_p2 = ((l_reg_836 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond28_fu_3148_p2 = ((m_reg_859 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond29_fu_2506_p2 = ((n_reg_781 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond2_fu_1522_p2 = ((channel1_reg_645 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond3_fu_1236_p2 = ((col_reg_599 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond4_fu_2288_p2 = ((i_reg_723 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond5_fu_1586_p2 = ((col2_reg_656 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond6_fu_1287_p2 = ((row_reg_611 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond7_fu_2748_p2 = ((i1_reg_792 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond8_fu_2369_p2 = ((col6_reg_735 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond9_fu_1684_p2 = ((row3_reg_667 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond_fu_4104_p2 = ((j4_reg_1056 == 7'd84) ? 1'b1 : 1'b0);

assign exp_V_12_fu_4266_p4 = {{res_V_20_fu_4262_p1[62:52]}};

assign exp_V_15_fu_1737_p2 = ($signed(exp_V_fu_1727_p4) + $signed(11'd2028));

assign exp_V_16_fu_1972_p2 = ($signed(11'd2028) + $signed(exp_V_4_fu_1962_p4));

assign exp_V_17_fu_2963_p2 = ($signed(exp_V_2_fu_2953_p4) + $signed(11'd2028));

assign exp_V_18_fu_3198_p2 = ($signed(11'd2028) + $signed(exp_V_7_fu_3188_p4));

assign exp_V_19_fu_4455_p2 = ($signed(11'd2028) + $signed(exp_V_8_fu_4445_p4));

assign exp_V_20_fu_4276_p2 = ($signed(11'd2028) + $signed(exp_V_12_fu_4266_p4));

assign exp_V_2_fu_2953_p4 = {{res_V_fu_2949_p1[62:52]}};

assign exp_V_4_fu_1962_p4 = {{res_V_17_fu_1958_p1[62:52]}};

assign exp_V_7_fu_3188_p4 = {{res_V_18_fu_3184_p1[62:52]}};

assign exp_V_8_fu_4445_p4 = {{res_V_19_fu_4441_p1[62:52]}};

assign exp_V_fu_1727_p4 = {{res_V_16_fu_1723_p1[62:52]}};

assign exp_tmp_V_1_fu_3077_p4 = {{ireg_V_1_fu_3061_p1[62:52]}};

assign exp_tmp_V_fu_1851_p4 = {{ireg_V_fu_1835_p1[62:52]}};

assign fc_dot_V_addr_1_reg_5431 = 64'd2;

assign fc_dot_V_addr_reg_5354 = 64'd1;

assign fc_in_V_d0 = pool_dot_V_q0;

assign fil_col4_cast_fu_1766_p1 = fil_col4_reg_689;

assign fil_col8_cast_fu_2446_p1 = fil_col8_reg_759;

assign fil_col_1_fu_1323_p2 = (fil_col_reg_623 + 3'd1);

assign fil_col_2_fu_2456_p2 = (fil_col8_reg_759 + 3'd1);

assign fil_col_3_fu_1776_p2 = (fil_col4_reg_689 + 2'd1);

assign fil_col_cast_fu_1313_p1 = fil_col_reg_623;

assign fil_row5_cast_fu_1918_p1 = fil_row5_reg_712;

assign fil_row9_cast_fu_2476_p1 = fil_row9_reg_770;

assign fil_row_1_fu_1349_p2 = (fil_row_reg_634 + 3'd1);

assign fil_row_2_fu_2486_p2 = (fil_row9_reg_770 + 3'd1);

assign fil_row_3_fu_1928_p2 = (fil_row5_reg_712 + 2'd1);

assign fil_row_cast_fu_1339_p1 = fil_row_reg_634;

assign grp_fu_1089_p2 = ((conv_weight_q0 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_1095_p2 = ((conv_dot_V_q0 == 30'd0) ? 1'b1 : 1'b0);

assign grp_fu_1101_p2 = ((fc_weight_q0 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_1107_p3 = fc_weight_q1[32'd31];

assign grp_fu_1115_p2 = (32'd0 - fc_weight_q1);

assign grp_fu_1121_p3 = ((grp_fu_1107_p3[0:0] === 1'b1) ? grp_fu_1115_p2 : fc_weight_q1);

assign grp_fu_1145_p2 = (conv_dot_V_q0 + reg_1129);

assign grp_fu_1151_p3 = grp_fu_1145_p2[32'd29];

assign grp_fu_1159_p2 = ((reg_1133 == 30'd0) ? 1'b1 : 1'b0);

assign grp_fu_4506_p0 = 25'd10000;

assign grp_fu_4506_p1 = grp_fu_4506_p10;

assign grp_fu_4506_p10 = tmp_176_fu_1370_p3;

assign i_1_fu_2294_p2 = (i_reg_723 + 5'd1);

assign i_2_fu_2754_p2 = (i1_reg_792 + 5'd1);

assign i_3_fu_3526_p2 = (i2_reg_870 + 5'd1);

assign i_4_fu_3876_p2 = (i4_reg_962 + 7'd1);

assign i_5_fu_4074_p2 = (max_index_1_reg_1031 + 4'd1);

assign in_V_address0 = tmp_205_cast_fu_1407_p1;

assign ireg_V_1_fu_3061_p1 = v_assign_1_reg_826;

assign ireg_V_fu_1835_p1 = v_assign_reg_679;

assign isNeg_2_fu_2655_p3 = conv_weight_q1[32'd31];

assign j1_cast_fu_3558_p1 = j1_reg_893;

assign j_1_fu_2818_p2 = (j_reg_803 + 3'd1);

assign j_2_fu_3568_p2 = (j1_reg_893 + 3'd1);

assign j_3_fu_3916_p2 = (j3_reg_986 + 7'd1);

assign j_4_fu_4110_p2 = (j4_reg_1056 + 7'd1);

assign k1_cast_fu_3631_p1 = k1_reg_904;

assign k_1_fu_3641_p2 = (k1_reg_904 + 3'd1);

assign k_2_fu_2916_p2 = (k_reg_814 + 3'd1);

assign l_1_fu_3002_p2 = (l_reg_836 + 2'd1);

assign l_cast_fu_2992_p1 = l_reg_836;

assign m_1_fu_3154_p2 = (m_reg_859 + 2'd1);

assign m_cast_fu_3144_p1 = m_reg_859;

assign man_V_1_fu_2118_p2 = (54'd0 - p_Result_2_fu_2114_p1);

assign man_V_2_fu_2124_p3 = ((isneg_reg_4760[0:0] === 1'b1) ? man_V_1_fu_2118_p2 : p_Result_2_fu_2114_p1);

assign man_V_4_fu_3344_p2 = (54'd0 - p_Result_5_fu_3340_p1);

assign man_V_5_fu_3350_p3 = ((isneg_1_reg_5157[0:0] === 1'b1) ? man_V_4_fu_3344_p2 : p_Result_5_fu_3340_p1);

assign max_index_1_cast_fu_4064_p1 = max_index_1_reg_1031;

assign max_index_2_fu_4434_p3 = ((tmp_79_reg_5537[0:0] === 1'b1) ? 32'd0 : sel_tmp25_fu_4427_p3);

assign max_index_mux_fu_4402_p3 = ((tmp_160_fu_4378_p2[0:0] === 1'b1) ? max_index_1_cast_reg_5490 : max_index_reg_1019);

assign max_value_4_fu_4498_p3 = ((sel_tmp24_fu_4494_p2[0:0] === 1'b1) ? 64'd0 : sel_tmp23_fu_4487_p3);

assign max_value_5_fu_2100_p3 = ((brmerge1_fu_2087_p2[0:0] === 1'b1) ? op1_assign_mux_fu_2092_p3 : dp_4_reg_4820);

assign max_value_s_fu_3326_p3 = ((brmerge2_fu_3313_p2[0:0] === 1'b1) ? op1_assign_1_mux_fu_3318_p3 : dp_7_reg_5217);

assign n_1_fu_2512_p2 = (n_reg_781 + 3'd1);

assign newSel1_fu_2249_p3 = ((sel_tmp5_fu_2228_p2[0:0] === 1'b1) ? storemerge1_fu_2193_p3 : tmp_163_reg_4856);

assign newSel2_fu_2262_p3 = ((or_cond_fu_2244_p2[0:0] === 1'b1) ? newSel_fu_2237_p3 : newSel1_fu_2249_p3);

assign newSel3_fu_2276_p3 = ((or_cond2_fu_2270_p2[0:0] === 1'b1) ? newSel2_fu_2262_p3 : 30'd0);

assign newSel4_fu_3463_p3 = ((sel_tmp17_reg_5271[0:0] === 1'b1) ? tmp_213_fu_3435_p1 : tmp_212_fu_3415_p1);

assign newSel5_fu_3475_p3 = ((sel_tmp14_fu_3454_p2[0:0] === 1'b1) ? storemerge5_fu_3419_p3 : tmp_211_reg_5253);

assign newSel6_fu_3488_p3 = ((or_cond3_fu_3470_p2[0:0] === 1'b1) ? newSel4_fu_3463_p3 : newSel5_fu_3475_p3);

assign newSel7_fu_3502_p3 = ((or_cond5_fu_3496_p2[0:0] === 1'b1) ? newSel6_fu_3488_p3 : 30'd0);

assign newSel_fu_2237_p3 = ((sel_tmp8_reg_4874[0:0] === 1'b1) ? tmp_165_fu_2209_p1 : tmp_164_fu_2189_p1);

assign next_mul1_fu_3728_p2 = (18'd400 + phi_mul1_reg_951);

assign next_mul2_fu_3922_p2 = (16'd400 + phi_mul2_reg_998);

assign next_mul3_fu_4116_p2 = (16'd400 + phi_mul3_reg_1068);

assign next_mul_fu_3514_p2 = (phi_mul_reg_881 + 9'd25);

assign notlhs1_fu_2052_p2 = ((tmp_102_fu_2034_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs2_fu_3244_p2 = ((tmp_141_fu_3230_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs3_fu_3278_p2 = ((tmp_143_fu_3260_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs4_fu_4340_p2 = ((tmp_152_fu_4308_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs5_fu_4352_p2 = ((tmp_154_fu_4326_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs_fu_2018_p2 = ((tmp_94_fu_2004_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notrhs1_fu_2058_p2 = ((tmp_193_fu_2044_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_3250_p2 = ((tmp_231_fu_3240_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs3_fu_3284_p2 = ((tmp_232_fu_3270_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs4_fu_4346_p2 = ((tmp_252_fu_4318_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_4358_p2 = ((tmp_253_fu_4336_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_2024_p2 = ((tmp_192_fu_2014_p1 == 52'd0) ? 1'b1 : 1'b0);

assign op1_assign_1_mux_fu_3318_p3 = ((tmp_149_fu_3302_p2[0:0] === 1'b1) ? 64'd0 : op1_assign_1_reg_847);

assign op1_assign_1_to_int_fu_3256_p1 = op1_assign_1_reg_847;

assign op1_assign_mux_fu_2092_p3 = ((tmp_116_fu_2076_p2[0:0] === 1'b1) ? 64'd0 : op1_assign_reg_700);

assign op1_assign_to_int_fu_2030_p1 = op1_assign_reg_700;

assign or_cond1_fu_2256_p2 = (sel_tmp5_fu_2228_p2 | sel_tmp1_fu_2218_p2);

assign or_cond2_fu_2270_p2 = (or_cond_fu_2244_p2 | or_cond1_fu_2256_p2);

assign or_cond3_fu_3470_p2 = (sel_tmp17_reg_5271 | sel_tmp15_fu_3459_p2);

assign or_cond4_fu_3482_p2 = (sel_tmp14_fu_3454_p2 | sel_tmp10_fu_3444_p2);

assign or_cond5_fu_3496_p2 = (or_cond3_fu_3470_p2 | or_cond4_fu_3482_p2);

assign or_cond_fu_2244_p2 = (sel_tmp8_reg_4874 | sel_tmp6_fu_2233_p2);

assign p_0_i1_fu_1994_p3 = ((tmp_75_reg_4809[0:0] === 1'b1) ? 64'd0 : dp_4_fu_1990_p1);

assign p_0_i1_to_int_fu_2001_p1 = p_0_i1_reg_4825;

assign p_0_i2_fu_3220_p3 = ((tmp_132_reg_5206[0:0] === 1'b1) ? 64'd0 : dp_7_fu_3216_p1);

assign p_0_i2_to_int_fu_3227_p1 = p_0_i2_reg_5222;

assign p_0_i_fu_4298_p3 = ((tmp_109_reg_5577[0:0] === 1'b1) ? 64'd0 : dp_11_fu_4294_p1);

assign p_0_i_to_int_fu_4305_p1 = p_0_i_reg_5604;

assign p_Result_1_fu_1978_p5 = {{res_V_17_fu_1958_p1[63:63]}, {exp_V_16_fu_1972_p2}, {res_V_17_fu_1958_p1[51:0]}};

assign p_Result_2_fu_2114_p1 = tmp_49_fu_2107_p3;

assign p_Result_3_fu_2969_p5 = {{res_V_fu_2949_p1[63:63]}, {exp_V_17_fu_2963_p2}, {res_V_fu_2949_p1[51:0]}};

assign p_Result_4_fu_3204_p5 = {{res_V_18_fu_3184_p1[63:63]}, {exp_V_18_fu_3198_p2}, {res_V_18_fu_3184_p1[51:0]}};

assign p_Result_5_fu_3340_p1 = tmp_97_fu_3333_p3;

assign p_Result_6_fu_4461_p5 = {{res_V_19_fu_4441_p1[63:63]}, {exp_V_19_fu_4455_p2}, {res_V_19_fu_4441_p1[51:0]}};

assign p_Result_7_fu_4282_p5 = {{res_V_20_fu_4262_p1[63:63]}, {exp_V_20_fu_4276_p2}, {res_V_20_fu_4262_p1[51:0]}};

assign p_Result_s_fu_1743_p5 = {{res_V_16_fu_1723_p1[63:63]}, {exp_V_15_fu_1737_p2}, {res_V_16_fu_1723_p1[51:0]}};

assign p_Val2_10_fu_4007_p2 = (r_V_2_reg_5474 + p_Val2_26_reg_973);

assign p_Val2_11_fu_4012_p2 = (p_Val2_26_reg_973 - r_V_2_reg_5474);

assign p_Val2_12_fu_2706_p2 = (reg_1133 + r_V_reg_5048);

assign p_Val2_13_fu_2711_p2 = (reg_1133 - r_V_reg_5048);

assign p_Val2_15_fu_4235_p2 = (p_Val2_29_reg_1043 + fc_bias_V_q0);

assign p_Val2_16_fu_4218_p2 = (r_V_3_reg_5560 + p_Val2_29_reg_1043);

assign p_Val2_18_fu_4223_p2 = (p_Val2_29_reg_1043 - r_V_3_reg_5560);

assign p_Val2_1_44_fu_4052_p3 = ((tmp_220_fu_4044_p3[0:0] === 1'b1) ? 29'd0 : p_Val2_1_cast_fu_4038_p2);

assign p_Val2_1_cast_45_fu_4060_p1 = p_Val2_1_44_reg_5485;

assign p_Val2_1_cast_fu_4038_p2 = (tmp_218_fu_4024_p1 + tmp_219_fu_4028_p1);

assign p_Val2_1_fu_4032_p2 = (p_Val2_26_reg_973 + fc_bias_V_q0);

assign p_Val2_2_14_fu_1507_p3 = ((grp_fu_1151_p3[0:0] === 1'b1) ? 29'd0 : p_Val2_2_cast_fu_1502_p2);

assign p_Val2_2_cast_15_fu_1515_p1 = p_Val2_2_14_reg_4657;

assign p_Val2_2_cast_fu_1502_p2 = (tmp_5_reg_4547 + tmp_107_fu_1498_p1);

assign p_Val2_5_fu_1480_p2 = (tmp_182_reg_4651 + reg_1133);

assign p_Val2_6_27_fu_2733_p3 = ((grp_fu_1151_p3[0:0] === 1'b1) ? 29'd0 : p_Val2_6_cast_fu_2728_p2);

assign p_Val2_6_cast_28_fu_2741_p1 = p_Val2_6_27_reg_5054;

assign p_Val2_6_cast_fu_2728_p2 = (tmp_31_reg_4915 + tmp_189_fu_2724_p1);

assign p_Val2_7_fu_1485_p2 = (reg_1133 - tmp_182_reg_4651);

assign p_Val2_8_fu_3813_p2 = (r_V_1_reg_5397 + p_Val2_21_reg_926);

assign p_Val2_9_fu_3818_p2 = (p_Val2_21_reg_926 - r_V_1_reg_5397);

assign p_Val2_cast_41_fu_3866_p1 = p_Val2_s_40_reg_5408;

assign p_Val2_cast_fu_3844_p2 = (tmp_195_fu_3830_p1 + tmp_196_fu_3834_p1);

assign p_Val2_s_39_fu_3838_p2 = (p_Val2_21_reg_926 + fc_bias_V_q0);

assign p_Val2_s_40_fu_3858_p3 = ((tmp_197_fu_3850_p3[0:0] === 1'b1) ? 29'd0 : p_Val2_cast_fu_3844_p2);

assign p_shl10_fu_2339_p4 = {{{{56'd1}, {i_reg_723}}}, {3'd0}};

assign p_shl11_fu_2349_p4 = {{{{58'd1}, {i_reg_723}}}, {1'd0}};

assign p_shl12_cast_fu_1658_p3 = {{tmp_55_fu_1654_p1}, {4'd0}};

assign p_shl12_fu_2760_p4 = {{{{54'd1}, {i1_reg_792}}}, {5'd0}};

assign p_shl13_cast_fu_1670_p3 = {{tmp_68_fu_1666_p1}, {1'd0}};

assign p_shl13_fu_2770_p4 = {{{{57'd1}, {i1_reg_792}}}, {2'd0}};

assign p_shl14_cast_fu_1619_p3 = {{tmp_38_fu_1615_p1}, {5'd0}};

assign p_shl14_fu_2786_p4 = {{{{55'd1}, {i1_reg_792}}}, {4'd0}};

assign p_shl15_cast_fu_1631_p3 = {{tmp_42_fu_1627_p1}, {2'd0}};

assign p_shl15_fu_2796_p4 = {{{{58'd1}, {i1_reg_792}}}, {1'd0}};

assign p_shl16_cast_fu_1800_p3 = {{tmp_166_fu_1796_p1}, {5'd0}};

assign p_shl16_fu_3532_p4 = {{{{55'd1}, {i2_reg_870}}}, {4'd0}};

assign p_shl17_cast_fu_1812_p3 = {{tmp_167_fu_1808_p1}, {2'd0}};

assign p_shl17_fu_3542_p4 = {{{{58'd1}, {i2_reg_870}}}, {1'd0}};

assign p_shl18_fu_2527_p4 = {{{{57'd2}, {n_reg_781}}}, {4'd0}};

assign p_shl19_fu_2537_p4 = {{{{60'd2}, {n_reg_781}}}, {1'd0}};

assign p_shl1_fu_1534_p4 = {{{{56'd2}, {channel1_reg_645}}}, {5'd0}};

assign p_shl22_cast_fu_2394_p3 = {{tmp_92_fu_2390_p1}, {5'd0}};

assign p_shl23_cast_fu_2406_p3 = {{tmp_93_fu_2402_p1}, {2'd0}};

assign p_shl24_cast_fu_2581_p3 = {{tmp_244_reg_4996}, {4'd0}};

assign p_shl25_cast_fu_2588_p3 = {{tmp_245_reg_5001}, {1'd0}};

assign p_shl2_fu_1216_p4 = {{{{60'd2}, {channel_reg_587}}}, {1'd0}};

assign p_shl34_cast_fu_2884_p3 = {{tmp_139_fu_2880_p1}, {4'd0}};

assign p_shl35_cast_fu_2896_p3 = {{tmp_140_fu_2892_p1}, {1'd0}};

assign p_shl36_cast_fu_2845_p3 = {{tmp_131_fu_2841_p1}, {5'd0}};

assign p_shl37_cast_fu_2857_p3 = {{tmp_134_fu_2853_p1}, {2'd0}};

assign p_shl38_cast_fu_3026_p3 = {{tmp_214_fu_3022_p1}, {5'd0}};

assign p_shl39_cast_fu_3038_p3 = {{tmp_215_fu_3034_p1}, {2'd0}};

assign p_shl3_fu_1190_p4 = {{{{56'd2}, {channel_reg_587}}}, {5'd0}};

assign p_shl42_cast_fu_3595_p3 = {{tmp_185_fu_3591_p1}, {4'd0}};

assign p_shl43_cast_fu_3607_p3 = {{tmp_186_fu_3603_p1}, {1'd0}};

assign p_shl4_fu_1200_p4 = {{{{59'd2}, {channel_reg_587}}}, {2'd0}};

assign p_shl5_cast_fu_1261_p3 = {{tmp_14_fu_1257_p1}, {5'd0}};

assign p_shl5_fu_1544_p4 = {{{{59'd2}, {channel1_reg_645}}}, {2'd0}};

assign p_shl6_cast_fu_1273_p3 = {{tmp_16_fu_1269_p1}, {2'd0}};

assign p_shl6_fu_2313_p4 = {{{{54'd1}, {i_reg_723}}}, {5'd0}};

assign p_shl7_fu_2323_p4 = {{{{57'd1}, {i_reg_723}}}, {2'd0}};

assign p_shl8_fu_1560_p4 = {{{{57'd2}, {channel1_reg_645}}}, {4'd0}};

assign p_shl9_fu_1570_p4 = {{{{60'd2}, {channel1_reg_645}}}, {1'd0}};

assign p_shl_fu_3574_p3 = {{j1_reg_893}, {2'd0}};

assign phi_mul44_cast_fu_3712_p1 = phi_mul1_reg_951;

assign phi_mul46_cast_fu_3906_p1 = phi_mul2_reg_998;

assign phi_mul48_cast_cast_fu_4100_p1 = phi_mul3_reg_1068;

assign r_V_1_fu_3806_p3 = ((isNeg_reg_5392[0:0] === 1'b1) ? tmp_205_fu_3798_p1 : tmp_206_fu_3802_p1);

assign r_V_2_fu_4000_p3 = ((isNeg_1_reg_5469[0:0] === 1'b1) ? tmp_228_fu_3992_p1 : tmp_229_fu_3996_p1);

assign r_V_3_fu_4211_p3 = ((isNeg_3_reg_5555[0:0] === 1'b1) ? tmp_260_fu_4203_p1 : tmp_261_fu_4207_p1);

assign r_V_fu_2699_p3 = ((isNeg_2_reg_5037[0:0] === 1'b1) ? tmp_249_fu_2691_p1 : tmp_250_fu_2695_p1);

assign res_V_16_fu_1723_p1 = reg_1137;

assign res_V_17_fu_1958_p1 = reg_1137;

assign res_V_18_fu_3184_p1 = reg_1137;

assign res_V_19_fu_4441_p1 = reg_1137;

assign res_V_20_fu_4262_p1 = reg_1137;

assign res_V_fu_2949_p1 = reg_1137;

assign row_1_fu_1293_p2 = (row_reg_611 + 5'd1);

assign row_2_fu_2426_p2 = (row7_reg_747 + 4'd1);

assign row_3_fu_1690_p2 = (row3_reg_667 + 4'd1);

assign row_4_fu_3722_p2 = (row2_reg_939 + 9'd1);

assign sel_tmp10_fu_3444_p2 = (tmp_122_reg_5187 & sel_tmp9_fu_3439_p2);

assign sel_tmp11_fu_3375_p2 = (sel_tmp49_demorgan_fu_3371_p2 ^ 1'd1);

assign sel_tmp12_fu_3381_p2 = (tmp_119_reg_5174 & sel_tmp11_fu_3375_p2);

assign sel_tmp13_fu_3449_p2 = (tmp_126_reg_5259 ^ 1'd1);

assign sel_tmp14_fu_3454_p2 = (sel_tmp12_reg_5265 & sel_tmp13_fu_3449_p2);

assign sel_tmp15_fu_3459_p2 = (sel_tmp12_reg_5265 & tmp_126_reg_5259);

assign sel_tmp16_fu_3391_p2 = (sel_tmp64_demorgan_fu_3386_p2 ^ 1'd1);

assign sel_tmp17_demorgan_fu_2145_p2 = (tmp_46_reg_4771 | tmp_54_reg_4790);

assign sel_tmp17_fu_3397_p2 = (tmp_129_fu_3366_p2 & sel_tmp16_fu_3391_p2);

assign sel_tmp18_fu_4409_p2 = (tmp_79_reg_5537 ^ 1'd1);

assign sel_tmp19_fu_4414_p2 = (brmerge_fu_4389_p2 & sel_tmp18_fu_4409_p2);

assign sel_tmp1_fu_2218_p2 = (tmp_54_reg_4790 & sel_tmp_fu_2213_p2);

assign sel_tmp20_fu_4420_p3 = ((sel_tmp19_fu_4414_p2[0:0] === 1'b1) ? d_assign_3_mux_fu_4394_p3 : dp_11_reg_5599);

assign sel_tmp21_fu_4477_p2 = (tmp_108_reg_5588 ^ 1'd1);

assign sel_tmp22_fu_4482_p2 = (tmp_79_reg_5537 & sel_tmp21_fu_4477_p2);

assign sel_tmp23_fu_4487_p3 = ((sel_tmp22_fu_4482_p2[0:0] === 1'b1) ? dp_9_fu_4473_p1 : sel_tmp20_reg_5635);

assign sel_tmp24_fu_4494_p2 = (tmp_79_reg_5537 & tmp_108_reg_5588);

assign sel_tmp25_fu_4427_p3 = ((sel_tmp19_fu_4414_p2[0:0] === 1'b1) ? max_index_mux_fu_4402_p3 : max_index_1_cast_reg_5490);

assign sel_tmp2_fu_2149_p2 = (sel_tmp17_demorgan_fu_2145_p2 ^ 1'd1);

assign sel_tmp32_demorgan_fu_2160_p2 = (sel_tmp17_demorgan_fu_2145_p2 | tmp_51_reg_4777);

assign sel_tmp3_fu_2155_p2 = (tmp_51_reg_4777 & sel_tmp2_fu_2149_p2);

assign sel_tmp49_demorgan_fu_3371_p2 = (tmp_99_reg_5168 | tmp_122_reg_5187);

assign sel_tmp4_fu_2223_p2 = (tmp_64_reg_4862 ^ 1'd1);

assign sel_tmp5_fu_2228_p2 = (sel_tmp3_reg_4868 & sel_tmp4_fu_2223_p2);

assign sel_tmp64_demorgan_fu_3386_p2 = (sel_tmp49_demorgan_fu_3371_p2 | tmp_119_reg_5174);

assign sel_tmp6_fu_2233_p2 = (sel_tmp3_reg_4868 & tmp_64_reg_4862);

assign sel_tmp7_fu_2165_p2 = (sel_tmp32_demorgan_fu_2160_p2 ^ 1'd1);

assign sel_tmp8_fu_2171_p2 = (tmp_65_fu_2140_p2 & sel_tmp7_fu_2165_p2);

assign sel_tmp9_fu_3439_p2 = (tmp_99_reg_5168 ^ 1'd1);

assign sel_tmp_fu_2213_p2 = (tmp_46_reg_4771 ^ 1'd1);

assign sh_amt_1_cast_fu_3403_p1 = $signed(sh_amt_1_reg_5180);

assign sh_amt_1_fu_3125_p3 = ((tmp_119_fu_3107_p2[0:0] === 1'b1) ? tmp_120_fu_3113_p2 : tmp_121_fu_3119_p2);

assign sh_amt_cast_fu_2177_p1 = $signed(sh_amt_reg_4783);

assign sh_amt_fu_1899_p3 = ((tmp_51_fu_1881_p2[0:0] === 1'b1) ? tmp_52_fu_1887_p2 : tmp_53_fu_1893_p2);

assign sh_assign_6_fu_2669_p3 = ((isNeg_2_fu_2655_p3[0:0] === 1'b1) ? tmp_105_fu_2663_p2 : conv_weight_q1);

assign sh_assign_s_fu_1443_p3 = ((tmp_179_fu_1429_p3[0:0] === 1'b1) ? tmp_63_fu_1437_p2 : conv_weight_q0);

assign storemerge1_fu_2193_p3 = ((isneg_reg_4760[0:0] === 1'b1) ? 30'd1073741823 : 30'd0);

assign storemerge3_fu_3823_p3 = ((tmp_36_reg_5382[0:0] === 1'b1) ? p_Val2_8_fu_3813_p2 : p_Val2_9_fu_3818_p2);

assign storemerge4_fu_4017_p3 = ((tmp_57_reg_5459[0:0] === 1'b1) ? p_Val2_10_fu_4007_p2 : p_Val2_11_fu_4012_p2);

assign storemerge5_fu_3419_p3 = ((isneg_1_reg_5157[0:0] === 1'b1) ? 30'd1073741823 : 30'd0);

assign storemerge7_fu_2716_p3 = ((tmp_104_reg_5032[0:0] === 1'b1) ? p_Val2_12_fu_2706_p2 : p_Val2_13_fu_2711_p2);

assign storemerge8_fu_4228_p3 = ((tmp_81_reg_5545[0:0] === 1'b1) ? p_Val2_16_fu_4218_p2 : p_Val2_18_fu_4223_p2);

assign storemerge_fu_1490_p3 = ((tmp_62_reg_4635[0:0] === 1'b1) ? p_Val2_5_fu_1480_p2 : p_Val2_7_fu_1485_p2);

assign tmp91_cast_fu_3627_p1 = tmp91_fu_3621_p2;

assign tmp91_fu_3621_p2 = (p_shl_fu_3574_p3 + j1_cast_fu_3558_p1);

assign tmp92_fu_3647_p2 = (k1_cast_fu_3631_p1 + phi_mul_reg_881);

assign tmp_100_fu_3008_p2 = (l_cast_fu_2992_p1 + tmp_20_reg_5091);

assign tmp_101_fu_3013_p1 = tmp_100_fu_3008_p2;

assign tmp_102_fu_2034_p4 = {{op1_assign_to_int_fu_2030_p1[62:52]}};

assign tmp_103_fu_2518_p1 = n_reg_781;

assign tmp_105_fu_2663_p2 = (32'd0 - conv_weight_q1);

assign tmp_106_fu_2677_p1 = $signed(pool_dot_V_q0);

assign tmp_107_fu_1498_p1 = conv_dot_V_q0[28:0];

assign tmp_108_fu_4251_p0 = fc_dot_V_q0;

assign tmp_108_fu_4251_p2 = ((tmp_108_fu_4251_p0 == 30'd0) ? 1'b1 : 1'b0);

assign tmp_109_fu_4242_p2 = ((p_Val2_15_reg_5571 == 30'd0) ? 1'b1 : 1'b0);

assign tmp_10_fu_1696_p3 = {{row3_reg_667}, {1'd0}};

assign tmp_110_fu_4191_p2 = $signed(tmp_83_fu_4187_p1) >>> reg_1141;

assign tmp_111_fu_4197_p2 = tmp_83_fu_4187_p1 << reg_1141;

assign tmp_112_fu_2048_p2 = (notrhs_reg_4836 | notlhs_reg_4831);

assign tmp_113_fu_2064_p2 = (notrhs1_fu_2058_p2 | notlhs1_fu_2052_p2);

assign tmp_114_fu_2070_p2 = (tmp_112_fu_2048_p2 & tmp_113_fu_2064_p2);

assign tmp_116_fu_2076_p2 = (tmp_114_fu_2070_p2 & tmp_115_reg_4841);

assign tmp_117_fu_2081_p2 = (tmp_116_fu_2076_p2 ^ 1'd1);

assign tmp_119_fu_3107_p2 = (($signed(F2_1_fu_3101_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign tmp_11_cast_fu_1704_p1 = tmp_10_fu_1696_p3;

assign tmp_11_fu_1580_p2 = (p_shl8_fu_1560_p4 - p_shl9_fu_1570_p4);

assign tmp_120_fu_3113_p2 = ($signed(12'd4076) + $signed(F2_1_fu_3101_p2));

assign tmp_121_fu_3119_p2 = (12'd20 - F2_1_fu_3101_p2);

assign tmp_122_fu_3133_p2 = ((F2_1_fu_3101_p2 == 12'd20) ? 1'b1 : 1'b0);

assign tmp_123_fu_3552_p2 = (p_shl16_fu_3532_p4 - p_shl17_fu_3542_p4);

assign tmp_124_fu_3160_p2 = (m_cast_fu_3144_p1 + tmp_32_reg_5114);

assign tmp_125_fu_2836_p2 = (tmp_21_fu_2832_p1 + tmp_87_reg_5072);

assign tmp_126_fu_3361_p2 = ((sh_amt_1_reg_5180 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_127_fu_2681_p2 = $signed(tmp_106_fu_2677_p1) >>> sh_assign_6_reg_5042;

assign tmp_128_fu_2686_p2 = tmp_106_fu_2677_p1 << sh_assign_6_reg_5042;

assign tmp_129_fu_3366_p2 = ((sh_amt_1_reg_5180 < 12'd30) ? 1'b1 : 1'b0);

assign tmp_130_fu_3406_p1 = $unsigned(sh_amt_1_cast_fu_3403_p1);

assign tmp_131_cast_fu_3165_p1 = tmp_124_fu_3160_p2;

assign tmp_131_fu_2841_p1 = tmp_125_fu_2836_p2[11:0];

assign tmp_133_fu_3410_p2 = $signed(man_V_5_reg_5248) >>> tmp_130_fu_3406_p1;

assign tmp_134_fu_2853_p1 = tmp_125_fu_2836_p2[14:0];

assign tmp_135_fu_3426_p1 = $signed(tmp_211_reg_5253);

assign tmp_136_fu_3429_p2 = tmp_135_fu_3426_p1 << sh_amt_1_cast_fu_3403_p1;

assign tmp_137_fu_2865_p2 = (p_shl36_cast_fu_2845_p3 - p_shl37_cast_fu_2857_p3);

assign tmp_138_fu_2875_p2 = (tmp_22_fu_2871_p1 + tmp_90_reg_5078);

assign tmp_139_fu_2880_p1 = tmp_138_fu_2875_p2[10:0];

assign tmp_13_fu_1252_p2 = (tmp_2_reg_4537 + tmp_4_fu_1248_p1);

assign tmp_140_fu_2892_p1 = tmp_138_fu_2875_p2[13:0];

assign tmp_141_fu_3230_p4 = {{p_0_i2_to_int_fu_3227_p1[62:52]}};

assign tmp_142_fu_2904_p2 = (p_shl34_cast_fu_2884_p3 - p_shl35_cast_fu_2896_p3);

assign tmp_143_fu_3260_p4 = {{op1_assign_1_to_int_fu_3256_p1[62:52]}};

assign tmp_144_fu_2436_p2 = (tmp_95_reg_4928 + tmp_25_cast_fu_2432_p1);

assign tmp_145_fu_3274_p2 = (notrhs2_reg_5233 | notlhs2_reg_5228);

assign tmp_146_fu_3290_p2 = (notrhs3_fu_3284_p2 | notlhs3_fu_3278_p2);

assign tmp_147_fu_3296_p2 = (tmp_145_fu_3274_p2 & tmp_146_fu_3290_p2);

assign tmp_149_fu_3302_p2 = (tmp_147_fu_3296_p2 & tmp_148_reg_5238);

assign tmp_14_fu_1257_p1 = tmp_13_fu_1252_p2[11:0];

assign tmp_150_fu_3307_p2 = (tmp_149_fu_3302_p2 ^ 1'd1);

assign tmp_151_fu_1830_p2 = (tmp_42_cast_fu_1826_p1 + tmp_71_reg_4704);

assign tmp_152_fu_4308_p4 = {{p_0_i_to_int_fu_4305_p1[62:52]}};

assign tmp_153_fu_1839_p1 = ireg_V_fu_1835_p1[62:0];

assign tmp_154_fu_4326_p4 = {{d_assign_1_to_int_fu_4322_p1[62:52]}};

assign tmp_155_fu_1791_p2 = (tmp_s_reg_4675 + tmp_48_fu_1787_p1);

assign tmp_156_fu_4364_p2 = (notrhs4_reg_5615 | notlhs4_reg_5610);

assign tmp_157_fu_4368_p2 = (notrhs5_reg_5625 | notlhs5_reg_5620);

assign tmp_158_fu_4372_p2 = (tmp_156_fu_4364_p2 & tmp_157_fu_4368_p2);

assign tmp_15_cast1_fu_3693_p1 = col4_reg_915;

assign tmp_15_cast_fu_3697_p1 = col4_reg_915;

assign tmp_160_fu_4378_p2 = (tmp_158_fu_4372_p2 & tmp_159_reg_5630);

assign tmp_161_fu_4383_p2 = (tmp_160_fu_4378_p2 ^ 1'd1);

assign tmp_162_fu_1865_p1 = ireg_V_fu_1835_p1[51:0];

assign tmp_163_fu_2131_p1 = man_V_2_fu_2124_p3[29:0];

assign tmp_164_fu_2189_p1 = tmp_76_fu_2184_p2[29:0];

assign tmp_165_fu_2209_p1 = tmp_89_fu_2203_p2[29:0];

assign tmp_166_fu_1796_p1 = tmp_155_fu_1791_p2[11:0];

assign tmp_167_fu_1808_p1 = tmp_155_fu_1791_p2[14:0];

assign tmp_168_fu_1820_p2 = (p_shl16_cast_fu_1800_p3 - p_shl17_cast_fu_1812_p3);

assign tmp_169_fu_1359_p2 = (tmp_26_fu_1355_p1 + tmp_3_reg_4542);

assign tmp_16_fu_1269_p1 = tmp_13_fu_1252_p2[14:0];

assign tmp_170_fu_1381_p2 = tmp_169_reg_4604 << 64'd2;

assign tmp_171_fu_1386_p2 = (tmp_170_fu_1381_p2 + tmp_169_reg_4604);

assign tmp_172_cast_fu_1308_p1 = tmp_74_fu_1303_p2;

assign tmp_172_fu_1391_p2 = (tmp_17_reg_4586 + tmp_171_fu_1386_p2);

assign tmp_173_fu_1396_p1 = tmp_172_fu_1391_p2[13:0];

assign tmp_174_fu_1400_p2 = tmp_172_fu_1391_p2 << 64'd1;

assign tmp_175_fu_1418_p2 = (tmp_200_cast_fu_1411_p3 | 15'd1);

assign tmp_176_fu_1370_p3 = {{tmp_18_reg_4591}, {tmp_27_fu_1364_p2}};

assign tmp_179_cast_fu_1713_p1 = tmp_98_fu_1708_p2;

assign tmp_179_fu_1429_p3 = conv_weight_q0[32'd31];

assign tmp_17_fu_1329_p1 = fil_col_reg_623;

assign tmp_180_fu_1465_p1 = tmp_78_fu_1455_p2[29:0];

assign tmp_181_fu_1469_p1 = tmp_86_fu_1460_p2[29:0];

assign tmp_182_fu_1473_p3 = ((tmp_179_reg_4640[0:0] === 1'b1) ? tmp_180_fu_1465_p1 : tmp_181_fu_1469_p1);

assign tmp_183_fu_3701_p2 = (tmp_15_cast_fu_3697_p1 + 8'd120);

assign tmp_184_fu_3586_p2 = (tmp_29_fu_3582_p1 + tmp_123_reg_5295);

assign tmp_185_fu_3591_p1 = tmp_184_fu_3586_p2[10:0];

assign tmp_186_fu_3603_p1 = tmp_184_fu_3586_p2[13:0];

assign tmp_187_fu_3615_p2 = (p_shl42_cast_fu_3595_p3 - p_shl43_cast_fu_3607_p3);

assign tmp_188_fu_2934_p2 = (tmp_33_cast_fu_2930_p1 + tmp_137_reg_5096);

assign tmp_189_cast_fu_2441_p1 = tmp_144_fu_2436_p2;

assign tmp_189_fu_2724_p1 = conv_dot_V_q0[28:0];

assign tmp_18_fu_1333_p2 = (fil_col_cast_fu_1313_p1 + col_reg_599);

assign tmp_190_cast_fu_2284_p1 = tmp_151_reg_4755;

assign tmp_191_fu_1943_p2 = (tmp_168_reg_4750 + tmp_74_cast_fu_1939_p1);

assign tmp_192_fu_2014_p1 = p_0_i1_to_int_fu_2001_p1[51:0];

assign tmp_193_fu_2044_p1 = op1_assign_to_int_fu_2030_p1[51:0];

assign tmp_194_fu_3895_p2 = (tmp_23_cast_fu_3891_p1 + 9'd240);

assign tmp_195_fu_3830_p1 = fc_bias_V_q0[28:0];

assign tmp_196_fu_3834_p1 = p_Val2_21_reg_926[28:0];

assign tmp_197_fu_3850_p3 = p_Val2_s_39_fu_3838_p2[32'd29];

assign tmp_198_fu_3734_p2 = (19'd160000 + phi_mul44_cast_fu_3712_p1);

assign tmp_199_fu_3740_p2 = (tmp_15_cast1_reg_5344 + tmp_198_fu_3734_p2);

assign tmp_19_fu_1281_p2 = (p_shl5_cast_fu_1261_p3 - p_shl6_cast_fu_1273_p3);

assign tmp_1_fu_1181_p3 = {{61'd2}, {channel_reg_587}};

assign tmp_200_cast_fu_1411_p3 = {{tmp_173_reg_4615}, {1'd0}};

assign tmp_200_fu_3745_p3 = {{tmp_199_fu_3740_p2}, {1'd0}};

assign tmp_201_cast_fu_1424_p1 = tmp_175_fu_1418_p2;

assign tmp_201_fu_3753_p1 = tmp_200_fu_3745_p3;

assign tmp_202_fu_3758_p2 = (tmp_200_fu_3745_p3 | 20'd1);

assign tmp_203_fu_3764_p3 = {{2'd0}, {tmp_202_fu_3758_p2}};

assign tmp_204_fu_3662_p2 = (tmp_187_reg_5308 + tmp_68_cast_fu_3658_p1);

assign tmp_205_cast_fu_1407_p1 = $signed(tmp_178_reg_4610);

assign tmp_205_fu_3798_p1 = tmp_60_fu_3786_p2[29:0];

assign tmp_206_fu_3802_p1 = tmp_61_fu_3792_p2[29:0];

assign tmp_207_fu_3056_p2 = (tmp_95_cast_fu_3052_p1 + tmp_142_reg_5101);

assign tmp_208_fu_3065_p1 = ireg_V_1_fu_3061_p1[62:0];

assign tmp_209_cast_fu_3707_p1 = tmp_183_fu_3701_p2;

assign tmp_209_fu_3017_p2 = (tmp_87_reg_5072 + tmp_101_fu_3013_p1);

assign tmp_20_fu_2824_p3 = {{j_reg_803}, {1'd0}};

assign tmp_210_fu_3091_p1 = ireg_V_1_fu_3061_p1[51:0];

assign tmp_211_fu_3357_p1 = man_V_5_fu_3350_p3[29:0];

assign tmp_212_fu_3415_p1 = tmp_133_fu_3410_p2[29:0];

assign tmp_213_fu_3435_p1 = tmp_136_fu_3429_p2[29:0];

assign tmp_214_cast_fu_2939_p1 = tmp_188_fu_2934_p2;

assign tmp_214_fu_3022_p1 = tmp_209_fu_3017_p2[11:0];

assign tmp_215_cast_fu_1948_p1 = tmp_191_fu_1943_p2;

assign tmp_215_fu_3034_p1 = tmp_209_fu_3017_p2[14:0];

assign tmp_216_cast_fu_3901_p1 = tmp_194_fu_3895_p2;

assign tmp_216_fu_3046_p2 = (p_shl38_cast_fu_3026_p3 - p_shl39_cast_fu_3038_p3);

assign tmp_217_fu_4089_p2 = ($signed(tmp_30_cast_fu_4085_p1) + $signed(9'd360));

assign tmp_218_fu_4024_p1 = fc_bias_V_q0[28:0];

assign tmp_219_fu_4028_p1 = p_Val2_26_reg_973[28:0];

assign tmp_21_fu_2832_p1 = tmp_20_fu_2824_p3;

assign tmp_220_fu_4044_p3 = p_Val2_1_fu_4032_p2[32'd29];

assign tmp_221_fu_3928_p2 = ($signed(19'd320000) + $signed(phi_mul46_cast_fu_3906_p1));

assign tmp_222_cast_fu_3772_p1 = tmp_203_fu_3764_p3;

assign tmp_222_fu_3934_p2 = (tmp_23_cast1_reg_5421 + tmp_221_fu_3928_p2);

assign tmp_223_fu_3939_p3 = {{tmp_222_fu_3934_p2}, {1'd0}};

assign tmp_224_fu_3947_p1 = tmp_223_fu_3939_p3;

assign tmp_225_fu_3952_p2 = (tmp_223_fu_3939_p3 | 20'd1);

assign tmp_226_cast_fu_3667_p1 = tmp_204_fu_3662_p2;

assign tmp_226_fu_3958_p3 = {{2'd0}, {tmp_225_fu_3952_p2}};

assign tmp_227_cast_fu_3510_p1 = tmp_207_reg_5152;

assign tmp_227_fu_3169_p2 = (tmp_216_reg_5147 + tmp_131_cast_fu_3165_p1);

assign tmp_228_fu_3992_p1 = tmp_84_fu_3980_p2[29:0];

assign tmp_229_fu_3996_p1 = tmp_85_fu_3986_p2[29:0];

assign tmp_22_fu_2871_p1 = j_reg_803;

assign tmp_230_fu_2522_p2 = (tmp_28_reg_4910 + tmp_103_fu_2518_p1);

assign tmp_231_fu_3240_p1 = p_0_i2_to_int_fu_3227_p1[51:0];

assign tmp_232_cast_fu_4095_p1 = tmp_217_fu_4089_p2;

assign tmp_232_fu_3270_p1 = op1_assign_1_to_int_fu_3256_p1[51:0];

assign tmp_233_fu_2566_p2 = tmp_230_reg_4990 << 64'd2;

assign tmp_234_fu_2571_p2 = (tmp_230_reg_4990 + tmp_233_fu_2566_p2);

assign tmp_235_fu_2576_p2 = (tmp_234_fu_2571_p2 + tmp_69_reg_4972);

assign tmp_236_fu_2606_p2 = tmp_235_reg_5006 << 64'd2;

assign tmp_237_fu_2611_p2 = (tmp_235_reg_5006 + tmp_236_fu_2606_p2);

assign tmp_238_cast_fu_3966_p1 = tmp_226_fu_3958_p3;

assign tmp_238_fu_2616_p2 = (tmp_237_fu_2611_p2 + tmp_39_reg_4954);

assign tmp_239_fu_2621_p1 = tmp_238_fu_2616_p2[13:0];

assign tmp_23_cast1_fu_3887_p1 = i4_reg_962;

assign tmp_23_cast_fu_3891_p1 = i4_reg_962;

assign tmp_240_fu_2625_p2 = tmp_238_fu_2616_p2 << 64'd1;

assign tmp_241_fu_2640_p2 = (tmp_251_cast_fu_2632_p3 | 15'd1);

assign tmp_242_cast_fu_3174_p1 = tmp_227_fu_3169_p2;

assign tmp_242_fu_2547_p2 = (p_shl18_fu_2527_p4 - p_shl19_fu_2537_p4);

assign tmp_243_fu_2553_p2 = (tmp_242_fu_2547_p2 + tmp_41_reg_4959);

assign tmp_244_fu_2558_p1 = tmp_243_fu_2553_p2[10:0];

assign tmp_245_fu_2562_p1 = tmp_243_fu_2553_p2[13:0];

assign tmp_246_fu_2595_p2 = (p_shl24_cast_fu_2581_p3 - p_shl25_cast_fu_2588_p3);

assign tmp_247_fu_2601_p2 = (tmp_246_fu_2595_p2 + tmp_71_cast_reg_4977);

assign tmp_248_fu_4122_p2 = ($signed(17'd86784) + $signed(phi_mul48_cast_cast_fu_4100_p1));

assign tmp_249_fu_2691_p1 = tmp_127_fu_2681_p2[29:0];

assign tmp_24_fu_2300_p3 = {{59'd1}, {i_reg_723}};

assign tmp_250_fu_2695_p1 = tmp_128_fu_2686_p2[29:0];

assign tmp_251_cast_fu_2632_p3 = {{tmp_239_fu_2621_p1}, {1'd0}};

assign tmp_251_fu_4152_p1 = $unsigned(tmp_256_fu_4148_p1);

assign tmp_252_cast_fu_2646_p1 = tmp_241_fu_2640_p2;

assign tmp_252_fu_4318_p1 = p_0_i_to_int_fu_4305_p1[51:0];

assign tmp_253_fu_4336_p1 = d_assign_1_to_int_fu_4322_p1[51:0];

assign tmp_254_fu_4128_p4 = {{tmp_248_fu_4122_p2[16:4]}};

assign tmp_255_fu_4138_p4 = {{{tmp_254_fu_4128_p4}, {max_index_1_reg_1031}}, {1'd0}};

assign tmp_256_fu_4148_p1 = $signed(tmp_255_fu_4138_p4);

assign tmp_257_fu_4157_p2 = (tmp_256_fu_4148_p1 | 20'd1);

assign tmp_258_cast_fu_2651_p1 = tmp_247_reg_5012;

assign tmp_258_fu_4163_p3 = {{2'd0}, {tmp_257_fu_4157_p2}};

assign tmp_25_cast_fu_2432_p1 = row7_reg_747;

assign tmp_25_fu_2333_p2 = (p_shl6_fu_2313_p4 - p_shl7_fu_2323_p4);

assign tmp_260_fu_4203_p1 = tmp_110_fu_4191_p2[29:0];

assign tmp_261_fu_4207_p1 = tmp_111_fu_4197_p2[29:0];

assign tmp_268_cast_fu_4171_p1 = tmp_258_fu_4163_p3;

assign tmp_26_fu_1355_p1 = fil_row_reg_634;

assign tmp_27_fu_1364_p2 = (fil_row_cast_fu_1339_p1 + row_reg_611);

assign tmp_28_fu_2359_p2 = (p_shl10_fu_2339_p4 - p_shl11_fu_2349_p4);

assign tmp_29_fu_3582_p1 = j1_reg_893;

assign tmp_2_fu_1210_p2 = (p_shl3_fu_1190_p4 - p_shl4_fu_1200_p4);

assign tmp_30_cast_fu_4085_p1 = max_index_1_reg_1031;

assign tmp_31_fu_2365_p1 = conv_bias_V_q0[28:0];

assign tmp_32_fu_2922_p3 = {{k_reg_814}, {1'd0}};

assign tmp_33_cast_fu_2930_p1 = tmp_32_fu_2922_p3;

assign tmp_33_fu_1610_p2 = (tmp_8_fu_1606_p1 + tmp_s_reg_4675);

assign tmp_35_fu_3777_p1 = row2_reg_939;

assign tmp_38_fu_1615_p1 = tmp_33_fu_1610_p2[11:0];

assign tmp_39_fu_2462_p1 = fil_col8_reg_759;

assign tmp_3_fu_1226_p2 = (p_shl3_fu_1190_p4 - p_shl2_fu_1216_p4);

assign tmp_40_fu_2466_p2 = (col6_reg_735 + fil_col8_cast_fu_2446_p1);

assign tmp_41_fu_2472_p1 = tmp_40_fu_2466_p2;

assign tmp_42_cast_fu_1826_p1 = row3_reg_667;

assign tmp_42_fu_1627_p1 = tmp_33_fu_1610_p2[14:0];

assign tmp_43_fu_3782_p1 = $signed(fc_in_V_q0);

assign tmp_44_fu_1861_p1 = exp_tmp_V_fu_1851_p4;

assign tmp_45_fu_1639_p2 = (p_shl14_cast_fu_1619_p3 - p_shl15_cast_fu_1631_p3);

assign tmp_46_fu_1869_p2 = ((tmp_153_fu_1839_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_47_fu_1782_p2 = (fil_col4_cast_fu_1766_p1 + tmp_7_reg_4694);

assign tmp_48_fu_1787_p1 = tmp_47_fu_1782_p2;

assign tmp_49_fu_2107_p3 = {{1'd1}, {tmp_162_reg_4766}};

assign tmp_4_fu_1248_p1 = col_reg_599;

assign tmp_50_fu_1649_p2 = (tmp_9_fu_1645_p1 + tmp_11_reg_4681);

assign tmp_51_fu_1881_p2 = (($signed(F2_fu_1875_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign tmp_52_fu_1887_p2 = ($signed(12'd4076) + $signed(F2_fu_1875_p2));

assign tmp_53_fu_1893_p2 = (12'd20 - F2_fu_1875_p2);

assign tmp_54_fu_1907_p2 = ((F2_fu_1875_p2 == 12'd20) ? 1'b1 : 1'b0);

assign tmp_55_fu_1654_p1 = tmp_50_fu_1649_p2[10:0];

assign tmp_59_fu_3976_p0 = fc_dot_V_q0;

assign tmp_59_fu_3976_p1 = $signed(tmp_59_fu_3976_p0);

assign tmp_5_fu_1232_p1 = conv_bias_V_q0[28:0];

assign tmp_60_fu_3786_p2 = $signed(tmp_43_fu_3782_p1) >>> reg_1141;

assign tmp_61_fu_3792_p2 = tmp_43_fu_3782_p1 << reg_1141;

assign tmp_63_fu_1437_p2 = (32'd0 - conv_weight_q0);

assign tmp_64_fu_2135_p2 = ((sh_amt_reg_4783 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_65_fu_2140_p2 = ((sh_amt_reg_4783 < 12'd30) ? 1'b1 : 1'b0);

assign tmp_66_fu_3653_p2 = (tmp91_cast_reg_5313 + tmp92_fu_3647_p2);

assign tmp_67_fu_3672_p1 = tmp_66_reg_5326;

assign tmp_68_cast_fu_3658_p1 = k1_reg_904;

assign tmp_68_fu_1666_p1 = tmp_50_fu_1649_p2[13:0];

assign tmp_69_fu_2492_p1 = fil_row9_reg_770;

assign tmp_6_fu_2381_p1 = col6_reg_735;

assign tmp_70_fu_2496_p2 = (fil_row9_cast_fu_2476_p1 + row7_reg_747);

assign tmp_71_cast_fu_2502_p1 = tmp_70_fu_2496_p2;

assign tmp_71_fu_1678_p2 = (p_shl12_cast_fu_1658_p3 - p_shl13_cast_fu_1670_p3);

assign tmp_72_fu_2180_p1 = $unsigned(sh_amt_cast_fu_2177_p1);

assign tmp_73_fu_1934_p2 = (fil_row5_cast_fu_1918_p1 + tmp_10_reg_4717);

assign tmp_74_cast_fu_1939_p1 = tmp_73_fu_1934_p2;

assign tmp_74_fu_1303_p2 = (tmp_19_reg_4560 + tmp_cast_fu_1299_p1);

assign tmp_76_fu_2184_p2 = $signed(man_V_2_reg_4851) >>> tmp_72_fu_2180_p1;

assign tmp_77_fu_1451_p1 = $signed(in_V_q0);

assign tmp_78_fu_1455_p2 = $signed(tmp_77_fu_1451_p1) >>> sh_assign_s_reg_4645;

assign tmp_79_fu_4176_p2 = ((max_index_1_reg_1031 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_1598_p3 = {{col2_reg_656}, {1'd0}};

assign tmp_83_fu_4187_p0 = fc_dot_V_q0;

assign tmp_83_fu_4187_p1 = $signed(tmp_83_fu_4187_p0);

assign tmp_84_fu_3980_p2 = $signed(tmp_59_fu_3976_p1) >>> reg_1141;

assign tmp_85_fu_3986_p2 = tmp_59_fu_3976_p1 << reg_1141;

assign tmp_86_fu_1460_p2 = tmp_77_fu_1451_p1 << sh_assign_s_reg_4645;

assign tmp_87_fu_2780_p2 = (p_shl12_fu_2760_p4 - p_shl13_fu_2770_p4);

assign tmp_88_fu_2200_p1 = $signed(tmp_163_reg_4856);

assign tmp_89_fu_2203_p2 = tmp_88_fu_2200_p1 << sh_amt_cast_fu_2177_p1;

assign tmp_8_fu_1606_p1 = tmp_7_fu_1598_p3;

assign tmp_90_fu_2806_p2 = (p_shl14_fu_2786_p4 - p_shl15_fu_2796_p4);

assign tmp_91_fu_2385_p2 = (tmp_25_reg_4905 + tmp_6_fu_2381_p1);

assign tmp_92_fu_2390_p1 = tmp_91_fu_2385_p2[11:0];

assign tmp_93_fu_2402_p1 = tmp_91_fu_2385_p2[14:0];

assign tmp_94_fu_2004_p4 = {{p_0_i1_to_int_fu_2001_p1[62:52]}};

assign tmp_95_cast_fu_3052_p1 = k_reg_814;

assign tmp_95_fu_2414_p2 = (p_shl22_cast_fu_2394_p3 - p_shl23_cast_fu_2406_p3);

assign tmp_96_fu_3087_p1 = exp_tmp_V_1_fu_3077_p4;

assign tmp_97_fu_3333_p3 = {{1'd1}, {tmp_210_reg_5163}};

assign tmp_98_fu_1708_p2 = (tmp_11_cast_fu_1704_p1 + tmp_45_reg_4699);

assign tmp_99_fu_3095_p2 = ((tmp_208_fu_3065_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_9_fu_1645_p1 = col2_reg_656;

assign tmp_cast_fu_1299_p1 = row_reg_611;

assign tmp_fu_1165_p1 = index[24:0];

assign tmp_s_fu_1554_p2 = (p_shl1_fu_1534_p4 - p_shl5_fu_1544_p4);

assign v_assign_1_ph_fu_2985_p3 = ((tmp_34_reg_5124[0:0] === 1'b1) ? 64'd0 : dp_2_fu_2981_p1);

assign v_assign_ph_fu_1759_p3 = ((tmp_12_reg_4727[0:0] === 1'b1) ? 64'd0 : dp_fu_1755_p1);

always @ (posedge ap_clk) begin
    tmp_2_reg_4537[1:0] <= 2'b00;
    tmp_3_reg_4542[0] <= 1'b0;
    tmp_19_reg_4560[1:0] <= 2'b00;
    tmp_17_reg_4586[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    tmp_s_reg_4675[1:0] <= 2'b00;
    tmp_11_reg_4681[0] <= 1'b0;
    tmp_7_reg_4694[0] <= 1'b0;
    tmp_45_reg_4699[2:0] <= 3'b000;
    tmp_71_reg_4704[0] <= 1'b0;
    tmp_10_reg_4717[0] <= 1'b0;
    tmp_168_reg_4750[1:0] <= 2'b00;
    tmp_25_reg_4905[1:0] <= 2'b00;
    tmp_28_reg_4910[0] <= 1'b0;
    tmp_95_reg_4928[1:0] <= 2'b00;
    tmp_39_reg_4954[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    tmp_41_reg_4959[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_69_reg_4972[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    tmp_71_cast_reg_4977[14:4] <= 11'b00000000000;
    tmp_87_reg_5072[1:0] <= 2'b00;
    tmp_90_reg_5078[0] <= 1'b0;
    tmp_20_reg_5091[0] <= 1'b0;
    tmp_137_reg_5096[2:0] <= 3'b000;
    tmp_142_reg_5101[0] <= 1'b0;
    tmp_32_reg_5114[0] <= 1'b0;
    tmp_216_reg_5147[1:0] <= 2'b00;
    tmp_123_reg_5295[0] <= 1'b0;
    tmp_187_reg_5308[0] <= 1'b0;
    tmp91_cast_reg_5313[8:5] <= 4'b0000;
    tmp_15_cast1_reg_5344[18:7] <= 12'b000000000000;
    fc_bias_V_addr_reg_5349[8] <= 1'b0;
    tmp_23_cast1_reg_5421[18:7] <= 12'b000000000000;
    max_index_1_cast_reg_5490[31:4] <= 28'b0000000000000000000000000000;
end

endmodule //lenet5_ap2
