\hypertarget{union__hw__usb__bdtpage1}{}\section{\+\_\+hw\+\_\+usb\+\_\+bdtpage1 Union Reference}
\label{union__hw__usb__bdtpage1}\index{\+\_\+hw\+\_\+usb\+\_\+bdtpage1@{\+\_\+hw\+\_\+usb\+\_\+bdtpage1}}


H\+W\+\_\+\+U\+S\+B\+\_\+\+B\+D\+T\+P\+A\+G\+E1 -\/ B\+DT Page register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+usb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__usb__bdtpage1_1_1__hw__usb__bdtpage1__bitfields}{\+\_\+hw\+\_\+usb\+\_\+bdtpage1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__usb__bdtpage1_a9027b5893aec38ea40c13f12b567ae82}{}\label{union__hw__usb__bdtpage1_a9027b5893aec38ea40c13f12b567ae82}

\item 
struct \hyperlink{struct__hw__usb__bdtpage1_1_1__hw__usb__bdtpage1__bitfields}{\+\_\+hw\+\_\+usb\+\_\+bdtpage1\+::\+\_\+hw\+\_\+usb\+\_\+bdtpage1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__usb__bdtpage1_a817d217c50db515b916b4cec9e748981}{}\label{union__hw__usb__bdtpage1_a817d217c50db515b916b4cec9e748981}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+S\+B\+\_\+\+B\+D\+T\+P\+A\+G\+E1 -\/ B\+DT Page register 1 (RW) 

Reset value\+: 0x00U

Provides address bits 15 through 9 of the base address where the current Buffer Descriptor Table (B\+DT) resides in system memory. See Buffer Descriptor Table. The 32-\/bit B\+DT Base Address is always aligned on 512-\/byte boundaries, so bits 8 through 0 of the base address are always zero. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+usb.\+h\end{DoxyCompactItemize}
