{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637887529498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637887529498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 18:45:29 2021 " "Processing started: Thu Nov 25 18:45:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637887529498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1637887529498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorARM -c ProcesadorARM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorARM -c ProcesadorARM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1637887529498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1637887530001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1637887530001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderTest " "Found entity 1: decoderTest" {  } { { "decoderTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/decoderTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(41) " "Verilog HDL Expression warning at controllerTest.sv(41): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538139 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(42) " "Verilog HDL Expression warning at controllerTest.sv(42): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(43) " "Verilog HDL Expression warning at controllerTest.sv(43): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(44) " "Verilog HDL Expression warning at controllerTest.sv(44): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(45) " "Verilog HDL Expression warning at controllerTest.sv(45): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(46) " "Verilog HDL Expression warning at controllerTest.sv(46): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(47) " "Verilog HDL Expression warning at controllerTest.sv(47): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(48) " "Verilog HDL Expression warning at controllerTest.sv(48): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(49) " "Verilog HDL Expression warning at controllerTest.sv(49): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(50) " "Verilog HDL Expression warning at controllerTest.sv(50): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(51) " "Verilog HDL Expression warning at controllerTest.sv(51): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(52) " "Verilog HDL Expression warning at controllerTest.sv(52): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(53) " "Verilog HDL Expression warning at controllerTest.sv(53): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(54) " "Verilog HDL Expression warning at controllerTest.sv(54): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(55) " "Verilog HDL Expression warning at controllerTest.sv(55): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(56) " "Verilog HDL Expression warning at controllerTest.sv(56): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(57) " "Verilog HDL Expression warning at controllerTest.sv(57): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(58) " "Verilog HDL Expression warning at controllerTest.sv(58): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(59) " "Verilog HDL Expression warning at controllerTest.sv(59): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(60) " "Verilog HDL Expression warning at controllerTest.sv(60): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(61) " "Verilog HDL Expression warning at controllerTest.sv(61): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(62) " "Verilog HDL Expression warning at controllerTest.sv(62): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(63) " "Verilog HDL Expression warning at controllerTest.sv(63): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(64) " "Verilog HDL Expression warning at controllerTest.sv(64): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(67) " "Verilog HDL Expression warning at controllerTest.sv(67): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(68) " "Verilog HDL Expression warning at controllerTest.sv(68): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(69) " "Verilog HDL Expression warning at controllerTest.sv(69): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(70) " "Verilog HDL Expression warning at controllerTest.sv(70): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(71) " "Verilog HDL Expression warning at controllerTest.sv(71): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(72) " "Verilog HDL Expression warning at controllerTest.sv(72): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(73) " "Verilog HDL Expression warning at controllerTest.sv(73): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(74) " "Verilog HDL Expression warning at controllerTest.sv(74): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(75) " "Verilog HDL Expression warning at controllerTest.sv(75): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(76) " "Verilog HDL Expression warning at controllerTest.sv(76): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(77) " "Verilog HDL Expression warning at controllerTest.sv(77): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(78) " "Verilog HDL Expression warning at controllerTest.sv(78): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(79) " "Verilog HDL Expression warning at controllerTest.sv(79): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(80) " "Verilog HDL Expression warning at controllerTest.sv(80): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(81) " "Verilog HDL Expression warning at controllerTest.sv(81): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(82) " "Verilog HDL Expression warning at controllerTest.sv(82): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(83) " "Verilog HDL Expression warning at controllerTest.sv(83): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(84) " "Verilog HDL Expression warning at controllerTest.sv(84): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(85) " "Verilog HDL Expression warning at controllerTest.sv(85): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(86) " "Verilog HDL Expression warning at controllerTest.sv(86): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(87) " "Verilog HDL Expression warning at controllerTest.sv(87): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 controllerTest.sv(88) " "Verilog HDL Expression warning at controllerTest.sv(88): truncated literal to match 20 bits" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file controllertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTest " "Found entity 1: controllerTest" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogictest.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogictest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionalLogicTest " "Found entity 1: conditionalLogicTest" {  } { { "conditionalLogicTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionalLogicTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538143 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(31) " "Verilog HDL warning at decoder.sv(31): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/decoder.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1637887538144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(46) " "Verilog HDL warning at decoder.sv(46): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/decoder.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1637887538144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionalLogic " "Found entity 1: conditionalLogic" {  } { { "conditionalLogic.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionalLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionCheck " "Found entity 1: conditionCheck" {  } { { "conditionCheck.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/instructionMemory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/regfile.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538200 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1637887538208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALUConFlags.sv(11) " "Verilog HDL Declaration information at ALUConFlags.sv(11): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALUConFlags.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/ALUConFlags.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1637887538210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluconflags.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluconflags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUConFlags " "Found entity 1: ALUConFlags" {  } { { "ALUConFlags.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/ALUConFlags.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusinflags.sv 1 1 " "Found 1 design units, including 1 entities, in source file alusinflags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSinFlags " "Found entity 1: ALUSinFlags" {  } { { "ALUSinFlags.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/ALUSinFlags.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderwithcarry.sv 1 1 " "Found 1 design units, including 1 entities, in source file adderwithcarry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderWithCarry " "Found entity 1: adderWithCarry" {  } { { "adderWithCarry.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/adderWithCarry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Found entity 1: xorGate" {  } { { "xorGate.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/xorGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv.sv 1 1 " "Found 1 design units, including 1 entities, in source file inv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv " "Found entity 1: inv" {  } { { "inv.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/inv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/mux4a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/dataMemory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadortest.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesadortest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesadorTest " "Found entity 1: procesadorTest" {  } { { "procesadorTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/procesadorTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_datos.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_datos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_datos " "Found entity 1: deco_datos" {  } { { "deco_datos.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/deco_datos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionchecktest.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionchecktest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditionCheckTest " "Found entity 1: conditionCheckTest" {  } { { "conditionCheckTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionCheckTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapathtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapathTest " "Found entity 1: datapathTest" {  } { { "datapathTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/datapathTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2test.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2Test " "Found entity 1: mux2Test" {  } { { "mux2Test.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/mux2Test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538287 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 extendTest.sv(18) " "Verilog HDL Expression warning at extendTest.sv(18): truncated literal to match 20 bits" {  } { { "extendTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/extendTest.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538293 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 extendTest.sv(21) " "Verilog HDL Expression warning at extendTest.sv(21): truncated literal to match 20 bits" {  } { { "extendTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/extendTest.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538293 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 extendTest.sv(24) " "Verilog HDL Expression warning at extendTest.sv(24): truncated literal to match 20 bits" {  } { { "extendTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/extendTest.sv" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538293 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 extendTest.sv(27) " "Verilog HDL Expression warning at extendTest.sv(27): truncated literal to match 20 bits" {  } { { "extendTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/extendTest.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1637887538293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendTest " "Found entity 1: extendTest" {  } { { "extendTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/extendTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluconflagstest.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluconflagstest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUConFlagsTest " "Found entity 1: ALUConFlagsTest" {  } { { "ALUConFlagsTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/ALUConFlagsTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1test.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4a1test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4a1Test " "Found entity 1: mux4a1Test" {  } { { "mux4a1Test.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/mux4a1Test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637887538307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637887538307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Flagw decoderTest.sv(15) " "Verilog HDL Implicit Net warning at decoderTest.sv(15): created implicit net for \"Flagw\"" {  } { { "decoderTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/decoderTest.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637887538309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Flagw conditionalLogicTest.sv(13) " "Verilog HDL Implicit Net warning at conditionalLogicTest.sv(13): created implicit net for \"Flagw\"" {  } { { "conditionalLogicTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionalLogicTest.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637887538309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdataForVga arm.sv(35) " "Verilog HDL Implicit Net warning at arm.sv(35): created implicit net for \"rdataForVga\"" {  } { { "arm.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/arm.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637887538309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addressForfpga arm.sv(35) " "Verilog HDL Implicit Net warning at arm.sv(35): created implicit net for \"addressForfpga\"" {  } { { "arm.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/arm.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637887538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controllerTest " "Elaborating entity \"controllerTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1637887538389 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk controllerTest.sv(32) " "Verilog HDL warning at controllerTest.sv(32): assignments to clk create a combinational loop" {  } { { "controllerTest.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 32 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1637887538403 "|controllerTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctllr " "Elaborating entity \"controller\" for hierarchy \"controller:ctllr\"" {  } { { "controllerTest.sv" "ctllr" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637887538406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder controller:ctllr\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"controller:ctllr\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controller.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637887538414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditionalLogic controller:ctllr\|conditionalLogic:cl " "Elaborating entity \"conditionalLogic\" for hierarchy \"controller:ctllr\|conditionalLogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controller.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637887538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr controller:ctllr\|conditionalLogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"controller:ctllr\|conditionalLogic:cl\|flopenr:flagreg1\"" {  } { { "conditionalLogic.sv" "flagreg1" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionalLogic.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637887538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditionCheck controller:ctllr\|conditionalLogic:cl\|conditionCheck:condCheck " "Elaborating entity \"conditionCheck\" for hierarchy \"controller:ctllr\|conditionalLogic:cl\|conditionCheck:condCheck\"" {  } { { "conditionalLogic.sv" "condCheck" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionalLogic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637887538444 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "controllerTest.sv" "clk" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637887538475 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637887538475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/output_files/ProcesadorARM.map.smsg " "Generated suppressed messages file C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/output_files/ProcesadorARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1637887538560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637887538574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 18:45:38 2021 " "Processing ended: Thu Nov 25 18:45:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637887538574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637887538574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637887538574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1637887538574 ""}
