
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: B[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002706    0.018097    0.008981    2.008981 v B[0] (in)
                                                         B[0] (net)
                      0.018098    0.000000    2.008981 v input3/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.006532    0.088444    0.169343    2.178324 v input3/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net3 (net)
                      0.088444    0.000387    2.178711 v _3_/A (sky130_fd_sc_hd__or3_1)
     1    0.001590    0.122237    0.818016    2.996727 v _3_/X (sky130_fd_sc_hd__or3_1)
                                                         _0_ (net)
                      0.122237    0.000114    2.996841 v _4_/B (sky130_fd_sc_hd__and3b_1)
     1    0.025922    0.255363    0.526653    3.523495 v _4_/X (sky130_fd_sc_hd__and3b_1)
                                                         net6 (net)
                      0.255396    0.002957    3.526452 v output6/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.165348    0.431908    3.958360 v output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.165362    0.001602    3.959963 v P[1] (out)
                                              3.959963   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.959963   data arrival time
---------------------------------------------------------------------------------------------
                                              3.790037   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
