Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 31 12:50:55 2025
| Host         : Binh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  9           
TIMING-18  Warning   Missing input or output delay               19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.444        0.000                      0                22712        0.036        0.000                      0                22712        4.500        0.000                       0                  8124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.576        0.000                      0                14605        0.036        0.000                      0                14605        4.500        0.000                       0                  8124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.444        0.000                      0                 8107        0.530        0.000                      0                 8107  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 dfetch_bus/slv_idx_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[10].x_reg[10][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 1.430ns (15.459%)  route 7.820ns (84.541%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.569     5.121    dfetch_bus/clk
    SLICE_X45Y45         FDCE                                         r  dfetch_bus/slv_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  dfetch_bus/slv_idx_q_reg[0]/Q
                         net (fo=130, routed)         1.856     7.433    dfetch_bus/slv_idx_q[0]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.557 r  dfetch_bus/genblk1[1].x[1][5]_i_20/O
                         net (fo=1, routed)           1.067     8.624    dfetch_bus/genblk1[1].x[1][5]_i_20_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.748 r  dfetch_bus/genblk1[1].x[1][5]_i_13/O
                         net (fo=1, routed)           0.856     9.603    dfetch_bus/genblk1[1].x[1][5]_i_13_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.727 r  dfetch_bus/genblk1[1].x[1][5]_i_5/O
                         net (fo=3, routed)           0.946    10.673    dfetch_bus/dmem_rdata[37]
    SLICE_X50Y53         LUT4 (Prop_lut4_I1_O)        0.124    10.797 r  dfetch_bus/genblk1[1].x[1][37]_i_4/O
                         net (fo=2, routed)           1.154    11.951    riscv0/register_file/genblk1[31].x_reg[31][29]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I3_O)        0.150    12.101 r  riscv0/register_file/genblk1[1].x[1][29]_i_2/O
                         net (fo=1, routed)           0.595    12.695    riscv0/register_file/genblk1[1].x[1][29]_i_2_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.328    13.023 r  riscv0/register_file/genblk1[1].x[1][29]_i_1/O
                         net (fo=31, routed)          1.348    14.371    riscv0/register_file/wb_wdata[29]
    SLICE_X58Y83         FDCE                                         r  riscv0/register_file/genblk1[10].x_reg[10][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.498    14.869    riscv0/register_file/clk
    SLICE_X58Y83         FDCE                                         r  riscv0/register_file/genblk1[10].x_reg[10][29]/C
                         clock pessimism              0.180    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X58Y83         FDCE (Setup_fdce_C_D)       -0.067    14.947    riscv0/register_file/genblk1[10].x_reg[10][29]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 srcatch0/sram_lo/genblk1[0].sp0/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[12].x_reg[12][47]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 3.310ns (36.345%)  route 5.797ns (63.655%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.615     5.166    srcatch0/sram_lo/genblk1[0].sp0/clk
    RAMB18_X1Y16         RAMB18E1                                     r  srcatch0/sram_lo/genblk1[0].sp0/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.620 r  srcatch0/sram_lo/genblk1[0].sp0/mem_reg/DOADO[7]
                         net (fo=2, routed)           1.109     8.729    dfetch_bus/rdata[7]
    SLICE_X46Y42         LUT5 (Prop_lut5_I4_O)        0.153     8.882 r  dfetch_bus/genblk1[1].x[1][7]_i_5/O
                         net (fo=2, routed)           0.760     9.642    dfetch_bus/genblk1[1].x[1][7]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.331     9.973 r  dfetch_bus/genblk1[1].x[1][63]_i_26/O
                         net (fo=1, routed)           0.615    10.589    dfetch_bus/dmem_rdata[7]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.713 r  dfetch_bus/genblk1[1].x[1][63]_i_14/O
                         net (fo=2, routed)           0.954    11.667    dfetch_bus/wb_mem_addr_reg[1]_15
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.124    11.791 r  dfetch_bus/genblk1[1].x[1][63]_i_7/O
                         net (fo=48, routed)          1.393    13.184    riscv0/register_file/genblk1[31].x_reg[31][31]_0
    SLICE_X42Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.308 r  riscv0/register_file/genblk1[1].x[1][47]_i_1/O
                         net (fo=31, routed)          0.966    14.273    riscv0/register_file/wb_wdata[47]
    SLICE_X37Y85         FDCE                                         r  riscv0/register_file/genblk1[12].x_reg[12][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.427    14.798    riscv0/register_file/clk
    SLICE_X37Y85         FDCE                                         r  riscv0/register_file/genblk1[12].x_reg[12][47]/C
                         clock pessimism              0.180    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X37Y85         FDCE (Setup_fdce_C_D)       -0.081    14.862    riscv0/register_file/genblk1[12].x_reg[12][47]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 dfetch_bus/slv_idx_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[14].x_reg[14][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 1.430ns (15.483%)  route 7.806ns (84.517%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.569     5.121    dfetch_bus/clk
    SLICE_X45Y45         FDCE                                         r  dfetch_bus/slv_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  dfetch_bus/slv_idx_q_reg[0]/Q
                         net (fo=130, routed)         1.856     7.433    dfetch_bus/slv_idx_q[0]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.557 r  dfetch_bus/genblk1[1].x[1][5]_i_20/O
                         net (fo=1, routed)           1.067     8.624    dfetch_bus/genblk1[1].x[1][5]_i_20_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.748 r  dfetch_bus/genblk1[1].x[1][5]_i_13/O
                         net (fo=1, routed)           0.856     9.603    dfetch_bus/genblk1[1].x[1][5]_i_13_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.727 r  dfetch_bus/genblk1[1].x[1][5]_i_5/O
                         net (fo=3, routed)           0.946    10.673    dfetch_bus/dmem_rdata[37]
    SLICE_X50Y53         LUT4 (Prop_lut4_I1_O)        0.124    10.797 r  dfetch_bus/genblk1[1].x[1][37]_i_4/O
                         net (fo=2, routed)           1.154    11.951    riscv0/register_file/genblk1[31].x_reg[31][29]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I3_O)        0.150    12.101 r  riscv0/register_file/genblk1[1].x[1][29]_i_2/O
                         net (fo=1, routed)           0.595    12.695    riscv0/register_file/genblk1[1].x[1][29]_i_2_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.328    13.023 r  riscv0/register_file/genblk1[1].x[1][29]_i_1/O
                         net (fo=31, routed)          1.333    14.357    riscv0/register_file/wb_wdata[29]
    SLICE_X59Y82         FDCE                                         r  riscv0/register_file/genblk1[14].x_reg[14][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.497    14.868    riscv0/register_file/clk
    SLICE_X59Y82         FDCE                                         r  riscv0/register_file/genblk1[14].x_reg[14][29]/C
                         clock pessimism              0.180    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X59Y82         FDCE (Setup_fdce_C_D)       -0.067    14.946    riscv0/register_file/genblk1[14].x_reg[14][29]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 dfetch_bus/slv_idx_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[4].x_reg[4][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 1.430ns (15.592%)  route 7.741ns (84.408%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.569     5.121    dfetch_bus/clk
    SLICE_X45Y45         FDCE                                         r  dfetch_bus/slv_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  dfetch_bus/slv_idx_q_reg[0]/Q
                         net (fo=130, routed)         1.856     7.433    dfetch_bus/slv_idx_q[0]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.557 r  dfetch_bus/genblk1[1].x[1][5]_i_20/O
                         net (fo=1, routed)           1.067     8.624    dfetch_bus/genblk1[1].x[1][5]_i_20_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.748 r  dfetch_bus/genblk1[1].x[1][5]_i_13/O
                         net (fo=1, routed)           0.856     9.603    dfetch_bus/genblk1[1].x[1][5]_i_13_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.727 r  dfetch_bus/genblk1[1].x[1][5]_i_5/O
                         net (fo=3, routed)           0.946    10.673    dfetch_bus/dmem_rdata[37]
    SLICE_X50Y53         LUT4 (Prop_lut4_I1_O)        0.124    10.797 r  dfetch_bus/genblk1[1].x[1][37]_i_4/O
                         net (fo=2, routed)           1.154    11.951    riscv0/register_file/genblk1[31].x_reg[31][29]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I3_O)        0.150    12.101 r  riscv0/register_file/genblk1[1].x[1][29]_i_2/O
                         net (fo=1, routed)           0.595    12.695    riscv0/register_file/genblk1[1].x[1][29]_i_2_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.328    13.023 r  riscv0/register_file/genblk1[1].x[1][29]_i_1/O
                         net (fo=31, routed)          1.269    14.292    riscv0/register_file/wb_wdata[29]
    SLICE_X57Y84         FDCE                                         r  riscv0/register_file/genblk1[4].x_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.434    14.805    riscv0/register_file/clk
    SLICE_X57Y84         FDCE                                         r  riscv0/register_file/genblk1[4].x_reg[4][29]/C
                         clock pessimism              0.180    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X57Y84         FDCE (Setup_fdce_C_D)       -0.067    14.883    riscv0/register_file/genblk1[4].x_reg[4][29]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 srcatch0/sram_lo/genblk1[0].sp0/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[20].x_reg[20][47]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 3.310ns (36.422%)  route 5.778ns (63.578%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.615     5.166    srcatch0/sram_lo/genblk1[0].sp0/clk
    RAMB18_X1Y16         RAMB18E1                                     r  srcatch0/sram_lo/genblk1[0].sp0/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.620 r  srcatch0/sram_lo/genblk1[0].sp0/mem_reg/DOADO[7]
                         net (fo=2, routed)           1.109     8.729    dfetch_bus/rdata[7]
    SLICE_X46Y42         LUT5 (Prop_lut5_I4_O)        0.153     8.882 r  dfetch_bus/genblk1[1].x[1][7]_i_5/O
                         net (fo=2, routed)           0.760     9.642    dfetch_bus/genblk1[1].x[1][7]_i_5_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.331     9.973 r  dfetch_bus/genblk1[1].x[1][63]_i_26/O
                         net (fo=1, routed)           0.615    10.589    dfetch_bus/dmem_rdata[7]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.713 r  dfetch_bus/genblk1[1].x[1][63]_i_14/O
                         net (fo=2, routed)           0.954    11.667    dfetch_bus/wb_mem_addr_reg[1]_15
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.124    11.791 r  dfetch_bus/genblk1[1].x[1][63]_i_7/O
                         net (fo=48, routed)          1.393    13.184    riscv0/register_file/genblk1[31].x_reg[31][31]_0
    SLICE_X42Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.308 r  riscv0/register_file/genblk1[1].x[1][47]_i_1/O
                         net (fo=31, routed)          0.946    14.254    riscv0/register_file/wb_wdata[47]
    SLICE_X37Y83         FDCE                                         r  riscv0/register_file/genblk1[20].x_reg[20][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.425    14.796    riscv0/register_file/clk
    SLICE_X37Y83         FDCE                                         r  riscv0/register_file/genblk1[20].x_reg[20][47]/C
                         clock pessimism              0.180    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X37Y83         FDCE (Setup_fdce_C_D)       -0.095    14.846    riscv0/register_file/genblk1[20].x_reg[20][47]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 dfetch_bus/slv_idx_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[6].x_reg[6][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 1.430ns (15.488%)  route 7.803ns (84.512%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.569     5.121    dfetch_bus/clk
    SLICE_X45Y45         FDCE                                         r  dfetch_bus/slv_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  dfetch_bus/slv_idx_q_reg[0]/Q
                         net (fo=130, routed)         1.856     7.433    dfetch_bus/slv_idx_q[0]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.557 r  dfetch_bus/genblk1[1].x[1][5]_i_20/O
                         net (fo=1, routed)           1.067     8.624    dfetch_bus/genblk1[1].x[1][5]_i_20_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.748 r  dfetch_bus/genblk1[1].x[1][5]_i_13/O
                         net (fo=1, routed)           0.856     9.603    dfetch_bus/genblk1[1].x[1][5]_i_13_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.727 r  dfetch_bus/genblk1[1].x[1][5]_i_5/O
                         net (fo=3, routed)           0.946    10.673    dfetch_bus/dmem_rdata[37]
    SLICE_X50Y53         LUT4 (Prop_lut4_I1_O)        0.124    10.797 r  dfetch_bus/genblk1[1].x[1][37]_i_4/O
                         net (fo=2, routed)           1.154    11.951    riscv0/register_file/genblk1[31].x_reg[31][29]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I3_O)        0.150    12.101 r  riscv0/register_file/genblk1[1].x[1][29]_i_2/O
                         net (fo=1, routed)           0.595    12.695    riscv0/register_file/genblk1[1].x[1][29]_i_2_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.328    13.023 r  riscv0/register_file/genblk1[1].x[1][29]_i_1/O
                         net (fo=31, routed)          1.330    14.354    riscv0/register_file/wb_wdata[29]
    SLICE_X58Y82         FDCE                                         r  riscv0/register_file/genblk1[6].x_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.497    14.868    riscv0/register_file/clk
    SLICE_X58Y82         FDCE                                         r  riscv0/register_file/genblk1[6].x_reg[6][29]/C
                         clock pessimism              0.180    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X58Y82         FDCE (Setup_fdce_C_D)       -0.067    14.946    riscv0/register_file/genblk1[6].x_reg[6][29]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 dfetch_bus/slv_idx_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[2].x_reg[2][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 1.430ns (15.433%)  route 7.836ns (84.567%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.569     5.121    dfetch_bus/clk
    SLICE_X45Y45         FDCE                                         r  dfetch_bus/slv_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  dfetch_bus/slv_idx_q_reg[0]/Q
                         net (fo=130, routed)         1.856     7.433    dfetch_bus/slv_idx_q[0]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.557 r  dfetch_bus/genblk1[1].x[1][5]_i_20/O
                         net (fo=1, routed)           1.067     8.624    dfetch_bus/genblk1[1].x[1][5]_i_20_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.748 r  dfetch_bus/genblk1[1].x[1][5]_i_13/O
                         net (fo=1, routed)           0.856     9.603    dfetch_bus/genblk1[1].x[1][5]_i_13_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.727 r  dfetch_bus/genblk1[1].x[1][5]_i_5/O
                         net (fo=3, routed)           0.946    10.673    dfetch_bus/dmem_rdata[37]
    SLICE_X50Y53         LUT4 (Prop_lut4_I1_O)        0.124    10.797 r  dfetch_bus/genblk1[1].x[1][37]_i_4/O
                         net (fo=2, routed)           1.154    11.951    riscv0/register_file/genblk1[31].x_reg[31][29]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I3_O)        0.150    12.101 r  riscv0/register_file/genblk1[1].x[1][29]_i_2/O
                         net (fo=1, routed)           0.595    12.695    riscv0/register_file/genblk1[1].x[1][29]_i_2_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.328    13.023 r  riscv0/register_file/genblk1[1].x[1][29]_i_1/O
                         net (fo=31, routed)          1.363    14.387    riscv0/register_file/wb_wdata[29]
    SLICE_X60Y81         FDCE                                         r  riscv0/register_file/genblk1[2].x_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.495    14.866    riscv0/register_file/clk
    SLICE_X60Y81         FDCE                                         r  riscv0/register_file/genblk1[2].x_reg[2][29]/C
                         clock pessimism              0.180    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X60Y81         FDCE (Setup_fdce_C_D)       -0.031    14.980    riscv0/register_file/genblk1[2].x_reg[2][29]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 dfetch_bus/slv_idx_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[19].x_reg[19][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 1.430ns (15.602%)  route 7.735ns (84.398%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.569     5.121    dfetch_bus/clk
    SLICE_X45Y45         FDCE                                         r  dfetch_bus/slv_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  dfetch_bus/slv_idx_q_reg[0]/Q
                         net (fo=130, routed)         1.856     7.433    dfetch_bus/slv_idx_q[0]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.557 r  dfetch_bus/genblk1[1].x[1][5]_i_20/O
                         net (fo=1, routed)           1.067     8.624    dfetch_bus/genblk1[1].x[1][5]_i_20_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.748 r  dfetch_bus/genblk1[1].x[1][5]_i_13/O
                         net (fo=1, routed)           0.856     9.603    dfetch_bus/genblk1[1].x[1][5]_i_13_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.727 r  dfetch_bus/genblk1[1].x[1][5]_i_5/O
                         net (fo=3, routed)           0.946    10.673    dfetch_bus/dmem_rdata[37]
    SLICE_X50Y53         LUT4 (Prop_lut4_I1_O)        0.124    10.797 r  dfetch_bus/genblk1[1].x[1][37]_i_4/O
                         net (fo=2, routed)           1.154    11.951    riscv0/register_file/genblk1[31].x_reg[31][29]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I3_O)        0.150    12.101 r  riscv0/register_file/genblk1[1].x[1][29]_i_2/O
                         net (fo=1, routed)           0.595    12.695    riscv0/register_file/genblk1[1].x[1][29]_i_2_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.328    13.023 r  riscv0/register_file/genblk1[1].x[1][29]_i_1/O
                         net (fo=31, routed)          1.263    14.286    riscv0/register_file/wb_wdata[29]
    SLICE_X55Y85         FDCE                                         r  riscv0/register_file/genblk1[19].x_reg[19][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.434    14.805    riscv0/register_file/clk
    SLICE_X55Y85         FDCE                                         r  riscv0/register_file/genblk1[19].x_reg[19][29]/C
                         clock pessimism              0.180    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X55Y85         FDCE (Setup_fdce_C_D)       -0.067    14.883    riscv0/register_file/genblk1[19].x_reg[19][29]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 dfetch_bus/slv_idx_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[9].x_reg[9][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 1.430ns (15.636%)  route 7.716ns (84.364%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.569     5.121    dfetch_bus/clk
    SLICE_X45Y45         FDCE                                         r  dfetch_bus/slv_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  dfetch_bus/slv_idx_q_reg[0]/Q
                         net (fo=130, routed)         1.856     7.433    dfetch_bus/slv_idx_q[0]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.557 r  dfetch_bus/genblk1[1].x[1][5]_i_20/O
                         net (fo=1, routed)           1.067     8.624    dfetch_bus/genblk1[1].x[1][5]_i_20_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.748 r  dfetch_bus/genblk1[1].x[1][5]_i_13/O
                         net (fo=1, routed)           0.856     9.603    dfetch_bus/genblk1[1].x[1][5]_i_13_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.727 r  dfetch_bus/genblk1[1].x[1][5]_i_5/O
                         net (fo=3, routed)           0.946    10.673    dfetch_bus/dmem_rdata[37]
    SLICE_X50Y53         LUT4 (Prop_lut4_I1_O)        0.124    10.797 r  dfetch_bus/genblk1[1].x[1][37]_i_4/O
                         net (fo=2, routed)           1.154    11.951    riscv0/register_file/genblk1[31].x_reg[31][29]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I3_O)        0.150    12.101 r  riscv0/register_file/genblk1[1].x[1][29]_i_2/O
                         net (fo=1, routed)           0.595    12.695    riscv0/register_file/genblk1[1].x[1][29]_i_2_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.328    13.023 r  riscv0/register_file/genblk1[1].x[1][29]_i_1/O
                         net (fo=31, routed)          1.243    14.267    riscv0/register_file/wb_wdata[29]
    SLICE_X55Y81         FDCE                                         r  riscv0/register_file/genblk1[9].x_reg[9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.429    14.800    riscv0/register_file/clk
    SLICE_X55Y81         FDCE                                         r  riscv0/register_file/genblk1[9].x_reg[9][29]/C
                         clock pessimism              0.180    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X55Y81         FDCE (Setup_fdce_C_D)       -0.081    14.864    riscv0/register_file/genblk1[9].x_reg[9][29]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 dfetch_bus/slv_idx_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[3].x_reg[3][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 1.430ns (15.571%)  route 7.754ns (84.429%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.569     5.121    dfetch_bus/clk
    SLICE_X45Y45         FDCE                                         r  dfetch_bus/slv_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  dfetch_bus/slv_idx_q_reg[0]/Q
                         net (fo=130, routed)         1.856     7.433    dfetch_bus/slv_idx_q[0]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.557 r  dfetch_bus/genblk1[1].x[1][5]_i_20/O
                         net (fo=1, routed)           1.067     8.624    dfetch_bus/genblk1[1].x[1][5]_i_20_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.748 r  dfetch_bus/genblk1[1].x[1][5]_i_13/O
                         net (fo=1, routed)           0.856     9.603    dfetch_bus/genblk1[1].x[1][5]_i_13_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.727 r  dfetch_bus/genblk1[1].x[1][5]_i_5/O
                         net (fo=3, routed)           0.946    10.673    dfetch_bus/dmem_rdata[37]
    SLICE_X50Y53         LUT4 (Prop_lut4_I1_O)        0.124    10.797 r  dfetch_bus/genblk1[1].x[1][37]_i_4/O
                         net (fo=2, routed)           1.154    11.951    riscv0/register_file/genblk1[31].x_reg[31][29]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I3_O)        0.150    12.101 r  riscv0/register_file/genblk1[1].x[1][29]_i_2/O
                         net (fo=1, routed)           0.595    12.695    riscv0/register_file/genblk1[1].x[1][29]_i_2_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.328    13.023 r  riscv0/register_file/genblk1[1].x[1][29]_i_1/O
                         net (fo=31, routed)          1.281    14.305    riscv0/register_file/wb_wdata[29]
    SLICE_X54Y83         FDCE                                         r  riscv0/register_file/genblk1[3].x_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.432    14.803    riscv0/register_file/clk
    SLICE_X54Y83         FDCE                                         r  riscv0/register_file/genblk1[3].x_reg[3][29]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X54Y83         FDCE (Setup_fdce_C_D)       -0.045    14.903    riscv0/register_file/genblk1[3].x_reg[3][29]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  0.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sd0/in_wdata_reg[175]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/in_wdata_q_reg[175]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.304%)  route 0.215ns (56.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.560     1.473    sd0/clk
    SLICE_X34Y13         FDCE                                         r  sd0/in_wdata_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  sd0/in_wdata_reg[175]/Q
                         net (fo=2, routed)           0.215     1.852    sd0/sram0/in_wdata_q_reg[255]_0[175]
    SLICE_X36Y10         FDCE                                         r  sd0/sram0/in_wdata_q_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.832     1.990    sd0/sram0/clk
    SLICE_X36Y10         FDCE                                         r  sd0/sram0/in_wdata_q_reg[175]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.076     1.816    sd0/sram0/in_wdata_q_reg[175]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sd0/in_wdata_reg[147]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/in_wdata_q_reg[147]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.601%)  route 0.172ns (57.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.564     1.477    sd0/clk
    SLICE_X36Y9          FDCE                                         r  sd0/in_wdata_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  sd0/in_wdata_reg[147]/Q
                         net (fo=2, routed)           0.172     1.778    sd0/sram0/in_wdata_q_reg[255]_0[147]
    SLICE_X34Y9          FDCE                                         r  sd0/sram0/in_wdata_q_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.832     1.990    sd0/sram0/clk
    SLICE_X34Y9          FDCE                                         r  sd0/sram0/in_wdata_q_reg[147]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X34Y9          FDCE (Hold_fdce_C_D)        -0.002     1.738    sd0/sram0/in_wdata_q_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sd0/in_wdata_reg[159]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/in_wdata_reg[151]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.721%)  route 0.220ns (57.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.562     1.475    sd0/clk
    SLICE_X34Y11         FDCE                                         r  sd0/in_wdata_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  sd0/in_wdata_reg[159]/Q
                         net (fo=2, routed)           0.220     1.859    sd0/in_wdata_reg_n_0_[159]
    SLICE_X36Y9          FDCE                                         r  sd0/in_wdata_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.833     1.991    sd0/clk
    SLICE_X36Y9          FDCE                                         r  sd0/in_wdata_reg[151]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X36Y9          FDCE (Hold_fdce_C_D)         0.071     1.812    sd0/in_wdata_reg[151]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sd0/in_wdata_reg[153]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/in_wdata_q_reg[153]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.090%)  route 0.199ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.564     1.477    sd0/clk
    SLICE_X36Y9          FDCE                                         r  sd0/in_wdata_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  sd0/in_wdata_reg[153]/Q
                         net (fo=2, routed)           0.199     1.805    sd0/sram0/in_wdata_q_reg[255]_0[153]
    SLICE_X35Y9          FDCE                                         r  sd0/sram0/in_wdata_q_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.832     1.990    sd0/sram0/clk
    SLICE_X35Y9          FDCE                                         r  sd0/sram0/in_wdata_q_reg[153]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.017     1.757    sd0/sram0/in_wdata_q_reg[153]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 spi0/sckdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi0/ctr_limit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.769%)  route 0.242ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.556     1.469    spi0/clk
    SLICE_X36Y29         FDCE                                         r  spi0/sckdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  spi0/sckdiv_reg[2]/Q
                         net (fo=3, routed)           0.242     1.853    spi0/Q[2]
    SLICE_X32Y28         FDCE                                         r  spi0/ctr_limit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.822     1.980    spi0/clk
    SLICE_X32Y28         FDCE                                         r  spi0/ctr_limit_reg[3]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.075     1.805    spi0/ctr_limit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sd0/in_wdata_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/in_wdata_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.293%)  route 0.179ns (54.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.559     1.472    sd0/clk
    SLICE_X38Y17         FDCE                                         r  sd0/in_wdata_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.148     1.620 r  sd0/in_wdata_reg[42]/Q
                         net (fo=2, routed)           0.179     1.799    sd0/in_wdata_reg_n_0_[42]
    SLICE_X35Y17         FDCE                                         r  sd0/in_wdata_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.825     1.983    sd0/clk
    SLICE_X35Y17         FDCE                                         r  sd0/in_wdata_reg[34]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X35Y17         FDCE (Hold_fdce_C_D)         0.017     1.750    sd0/in_wdata_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sd0/in_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/in_addr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.945%)  route 0.221ns (61.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.560     1.473    sd0/clk
    SLICE_X33Y33         FDCE                                         r  sd0/in_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  sd0/in_addr_reg[14]/Q
                         net (fo=1, routed)           0.221     1.835    sd0/sram0/in_addr_q_reg[23]_0[9]
    SLICE_X38Y32         FDCE                                         r  sd0/sram0/in_addr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.826     1.984    sd0/sram0/clk
    SLICE_X38Y32         FDCE                                         r  sd0/sram0/in_addr_q_reg[14]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X38Y32         FDCE (Hold_fdce_C_D)         0.052     1.786    sd0/sram0/in_addr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sd0/in_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/in_addr_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.967%)  route 0.240ns (63.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.560     1.473    sd0/clk
    SLICE_X35Y34         FDCE                                         r  sd0/in_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  sd0/in_addr_reg[8]/Q
                         net (fo=1, routed)           0.240     1.855    sd0/sram0/in_addr_q_reg[23]_0[3]
    SLICE_X37Y27         FDCE                                         r  sd0/sram0/in_addr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.821     1.979    sd0/sram0/clk
    SLICE_X37Y27         FDCE                                         r  sd0/sram0/in_addr_q_reg[8]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.072     1.801    sd0/sram0/in_addr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 icache0/sector_rbuf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icache0/sector_rbuf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.206%)  route 0.248ns (63.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.565     1.478    icache0/clk
    SLICE_X41Y44         FDCE                                         r  icache0/sector_rbuf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  icache0/sector_rbuf_reg[10]/Q
                         net (fo=18, routed)          0.248     1.868    icache0/sector_rbuf_reg[15]_0[2]
    SLICE_X35Y43         FDCE                                         r  icache0/sector_rbuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.833     1.991    icache0/clk
    SLICE_X35Y43         FDCE                                         r  icache0/sector_rbuf_reg[2]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.070     1.811    icache0/sector_rbuf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sd0/sram0/in_wdata_q_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/mosi_piso/data_q_reg[248]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.226ns (54.999%)  route 0.185ns (45.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.559     1.472    sd0/sram0/clk
    SLICE_X32Y17         FDCE                                         r  sd0/sram0/in_wdata_q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  sd0/sram0/in_wdata_q_reg[40]/Q
                         net (fo=1, routed)           0.185     1.785    sd0/sram0/cs_piso/data_q_reg[147][40]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.098     1.883 r  sd0/sram0/cs_piso/data_q[248]_i_1/O
                         net (fo=1, routed)           0.000     1.883    sd0/sram0/mosi_piso/data_q_reg[271]_0[105]
    SLICE_X36Y17         FDCE                                         r  sd0/sram0/mosi_piso/data_q_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.826     1.984    sd0/sram0/mosi_piso/clk
    SLICE_X36Y17         FDCE                                         r  sd0/sram0/mosi_piso/data_q_reg[248]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.092     1.826    sd0/sram0/mosi_piso/data_q_reg[248]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18  bootrom0/rdata_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18  bootrom0/rdata_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y13  srcatch0/sram_hi/genblk1[0].sp0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y17  srcatch0/sram_hi/genblk1[1].sp0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y15  srcatch0/sram_hi/genblk1[2].sp0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y16  srcatch0/sram_hi/genblk1[3].sp0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  srcatch0/sram_lo/genblk1[0].sp0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  srcatch0/sram_lo/genblk1[1].sp0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  srcatch0/sram_lo/genblk1[2].sp0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  srcatch0/sram_lo/genblk1[3].sp0/mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44  ex_instruction_reg[22]_i_4/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44  ex_instruction_reg[22]_i_4/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44   rstn_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44   rstn_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44  ex_instruction_reg[22]_i_4/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44  ex_instruction_reg[22]_i_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44   rstn_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44   rstn_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y44   sync_rstn_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[15].x_reg[15][29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 0.580ns (6.446%)  route 8.418ns (93.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  rstn_reg/Q
                         net (fo=3, routed)           0.507     6.151    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        7.911    14.187    riscv0/register_file/rstn_reg
    SLICE_X54Y85         FDCE                                         f  riscv0/register_file/genblk1[15].x_reg[15][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.434    14.805    riscv0/register_file/clk
    SLICE_X54Y85         FDCE                                         r  riscv0/register_file/genblk1[15].x_reg[15][29]/C
                         clock pessimism              0.180    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X54Y85         FDCE (Recov_fdce_C_CLR)     -0.319    14.631    riscv0/register_file/genblk1[15].x_reg[15][29]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[17].x_reg[17][29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 0.580ns (6.527%)  route 8.306ns (93.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  rstn_reg/Q
                         net (fo=3, routed)           0.507     6.151    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        7.800    14.075    riscv0/register_file/rstn_reg
    SLICE_X55Y83         FDCE                                         f  riscv0/register_file/genblk1[17].x_reg[17][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.432    14.803    riscv0/register_file/clk
    SLICE_X55Y83         FDCE                                         r  riscv0/register_file/genblk1[17].x_reg[17][29]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X55Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.543    riscv0/register_file/genblk1[17].x_reg[17][29]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[10].x_reg[10][29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 0.580ns (6.490%)  route 8.356ns (93.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  rstn_reg/Q
                         net (fo=3, routed)           0.507     6.151    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        7.850    14.125    riscv0/register_file/rstn_reg
    SLICE_X58Y83         FDCE                                         f  riscv0/register_file/genblk1[10].x_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.498    14.869    riscv0/register_file/clk
    SLICE_X58Y83         FDCE                                         r  riscv0/register_file/genblk1[10].x_reg[10][29]/C
                         clock pessimism              0.180    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X58Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    riscv0/register_file/genblk1[10].x_reg[10][29]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/mosi_piso/oen_q_reg[202]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 0.580ns (6.473%)  route 8.380ns (93.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  rstn_reg/Q
                         net (fo=3, routed)           0.507     6.151    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        7.873    14.149    sd0/sram0/mosi_piso/data_out_reg[3]_1
    SLICE_X65Y13         FDCE                                         f  sd0/sram0/mosi_piso/oen_q_reg[202]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.517    14.889    sd0/sram0/mosi_piso/clk
    SLICE_X65Y13         FDCE                                         r  sd0/sram0/mosi_piso/oen_q_reg[202]/C
                         clock pessimism              0.187    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X65Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.635    sd0/sram0/mosi_piso/oen_q_reg[202]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/mosi_piso/oen_q_reg[203]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 0.580ns (6.473%)  route 8.380ns (93.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  rstn_reg/Q
                         net (fo=3, routed)           0.507     6.151    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        7.873    14.149    sd0/sram0/mosi_piso/data_out_reg[3]_1
    SLICE_X65Y13         FDCE                                         f  sd0/sram0/mosi_piso/oen_q_reg[203]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.517    14.889    sd0/sram0/mosi_piso/clk
    SLICE_X65Y13         FDCE                                         r  sd0/sram0/mosi_piso/oen_q_reg[203]/C
                         clock pessimism              0.187    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X65Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.635    sd0/sram0/mosi_piso/oen_q_reg[203]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/mosi_piso/oen_q_reg[204]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 0.580ns (6.473%)  route 8.380ns (93.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  rstn_reg/Q
                         net (fo=3, routed)           0.507     6.151    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        7.873    14.149    sd0/sram0/mosi_piso/data_out_reg[3]_1
    SLICE_X65Y13         FDCE                                         f  sd0/sram0/mosi_piso/oen_q_reg[204]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.517    14.889    sd0/sram0/mosi_piso/clk
    SLICE_X65Y13         FDCE                                         r  sd0/sram0/mosi_piso/oen_q_reg[204]/C
                         clock pessimism              0.187    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X65Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.635    sd0/sram0/mosi_piso/oen_q_reg[204]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[26].x_reg[26][29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 0.580ns (6.494%)  route 8.352ns (93.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  rstn_reg/Q
                         net (fo=3, routed)           0.507     6.151    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        7.845    14.121    riscv0/register_file/rstn_reg
    SLICE_X59Y83         FDCE                                         f  riscv0/register_file/genblk1[26].x_reg[26][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.498    14.869    riscv0/register_file/clk
    SLICE_X59Y83         FDCE                                         r  riscv0/register_file/genblk1[26].x_reg[26][29]/C
                         clock pessimism              0.180    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X59Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    riscv0/register_file/genblk1[26].x_reg[26][29]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -14.121    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv0/register_file/genblk1[23].x_reg[23][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 0.580ns (6.445%)  route 8.420ns (93.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  rstn_reg/Q
                         net (fo=3, routed)           0.507     6.151    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        7.913    14.189    riscv0/register_file/rstn_reg
    SLICE_X60Y80         FDCE                                         f  riscv0/register_file/genblk1[23].x_reg[23][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.494    14.865    riscv0/register_file/clk
    SLICE_X60Y80         FDCE                                         r  riscv0/register_file/genblk1[23].x_reg[23][26]/C
                         clock pessimism              0.180    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X60Y80         FDCE (Recov_fdce_C_CLR)     -0.319    14.691    riscv0/register_file/genblk1[23].x_reg[23][26]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/mosi_piso/oen_q_reg[175]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 0.580ns (6.422%)  route 8.451ns (93.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  rstn_reg/Q
                         net (fo=3, routed)           0.507     6.151    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        7.945    14.220    sd0/sram0/mosi_piso/data_out_reg[3]_1
    SLICE_X64Y11         FDCE                                         f  sd0/sram0/mosi_piso/oen_q_reg[175]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.519    14.891    sd0/sram0/mosi_piso/clk
    SLICE_X64Y11         FDCE                                         r  sd0/sram0/mosi_piso/oen_q_reg[175]/C
                         clock pessimism              0.187    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X64Y11         FDCE (Recov_fdce_C_CLR)     -0.319    14.723    sd0/sram0/mosi_piso/oen_q_reg[175]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd0/sram0/mosi_piso/oen_q_reg[176]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 0.580ns (6.422%)  route 8.451ns (93.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  rstn_reg/Q
                         net (fo=3, routed)           0.507     6.151    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        7.945    14.220    sd0/sram0/mosi_piso/data_out_reg[3]_1
    SLICE_X64Y11         FDCE                                         f  sd0/sram0/mosi_piso/oen_q_reg[176]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.519    14.891    sd0/sram0/mosi_piso/clk
    SLICE_X64Y11         FDCE                                         r  sd0/sram0/mosi_piso/oen_q_reg[176]/C
                         clock pessimism              0.187    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X64Y11         FDCE (Recov_fdce_C_CLR)     -0.319    14.723    sd0/sram0/mosi_piso/oen_q_reg[176]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 dtm0/dmi_hard_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm0/dbg_out_valid_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.078%)  route 0.313ns (68.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.591     1.504    dtm0/clk
    SLICE_X65Y32         FDPE                                         r  dtm0/dmi_hard_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.645 f  dtm0/dmi_hard_reset_reg/Q
                         net (fo=334, routed)         0.313     1.958    dm0/hart_inst_rvalid_reg_0
    SLICE_X63Y34         FDCE                                         f  dm0/dbg_out_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.862     2.020    dm0/clk
    SLICE_X63Y34         FDCE                                         r  dm0/dbg_out_valid_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X63Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    dm0/dbg_out_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 dtm0/dmi_hard_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm0/dbg_out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.591     1.504    dtm0/clk
    SLICE_X65Y32         FDPE                                         r  dtm0/dmi_hard_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.645 f  dtm0/dmi_hard_reset_reg/Q
                         net (fo=334, routed)         0.372     2.017    dm0/hart_inst_rvalid_reg_0
    SLICE_X58Y35         FDCE                                         f  dm0/dbg_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.861     2.019    dm0/clk
    SLICE_X58Y35         FDCE                                         r  dm0/dbg_out_reg[0]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    dm0/dbg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 dtm0/dmi_hard_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm0/dbg_out_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.591     1.504    dtm0/clk
    SLICE_X65Y32         FDPE                                         r  dtm0/dmi_hard_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.645 f  dtm0/dmi_hard_reset_reg/Q
                         net (fo=334, routed)         0.372     2.017    dm0/hart_inst_rvalid_reg_0
    SLICE_X58Y35         FDCE                                         f  dm0/dbg_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.861     2.019    dm0/clk
    SLICE_X58Y35         FDCE                                         r  dm0/dbg_out_reg[15]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    dm0/dbg_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 dtm0/dmi_hard_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm0/dbg_out_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.591     1.504    dtm0/clk
    SLICE_X65Y32         FDPE                                         r  dtm0/dmi_hard_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.645 f  dtm0/dmi_hard_reset_reg/Q
                         net (fo=334, routed)         0.372     2.017    dm0/hart_inst_rvalid_reg_0
    SLICE_X58Y35         FDCE                                         f  dm0/dbg_out_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.861     2.019    dm0/clk
    SLICE_X58Y35         FDCE                                         r  dm0/dbg_out_reg[16]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    dm0/dbg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 dtm0/dmi_hard_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm0/DMCONTROL_resumereq_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.718%)  route 0.429ns (75.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.591     1.504    dtm0/clk
    SLICE_X65Y32         FDPE                                         r  dtm0/dmi_hard_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.645 f  dtm0/dmi_hard_reset_reg/Q
                         net (fo=334, routed)         0.429     2.075    dm0/hart_inst_rvalid_reg_0
    SLICE_X60Y35         FDCE                                         f  dm0/DMCONTROL_resumereq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.861     2.019    dm0/clk
    SLICE_X60Y35         FDCE                                         r  dm0/DMCONTROL_resumereq_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.473    dm0/DMCONTROL_resumereq_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 dtm0/dmi_hard_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm0/DMSTATUS_anyresumeack_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.718%)  route 0.429ns (75.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.591     1.504    dtm0/clk
    SLICE_X65Y32         FDPE                                         r  dtm0/dmi_hard_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.645 f  dtm0/dmi_hard_reset_reg/Q
                         net (fo=334, routed)         0.429     2.075    dm0/hart_inst_rvalid_reg_0
    SLICE_X60Y35         FDCE                                         f  dm0/DMSTATUS_anyresumeack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.861     2.019    dm0/clk
    SLICE_X60Y35         FDCE                                         r  dm0/DMSTATUS_anyresumeack_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.473    dm0/DMSTATUS_anyresumeack_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icache0/your_instance_name/genblk1[1].sp0/genblk1[12].mem_reg[12][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.309%)  route 0.408ns (68.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.595     1.508    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  rstn_reg/Q
                         net (fo=3, routed)           0.170     1.819    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.045     1.864 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        0.238     2.102    icache0/your_instance_name/genblk1[1].sp0/dout_reg[0]_0
    SLICE_X2Y44          FDCE                                         f  icache0/your_instance_name/genblk1[1].sp0/genblk1[12].mem_reg[12][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.868     2.026    icache0/your_instance_name/genblk1[1].sp0/clk
    SLICE_X2Y44          FDCE                                         r  icache0/your_instance_name/genblk1[1].sp0/genblk1[12].mem_reg[12][4]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.067     1.480    icache0/your_instance_name/genblk1[1].sp0/genblk1[12].mem_reg[12][4]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icache0/your_instance_name/genblk1[3].sp0/genblk1[12].mem_reg[12][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.309%)  route 0.408ns (68.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.595     1.508    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  rstn_reg/Q
                         net (fo=3, routed)           0.170     1.819    riscv0/register_file/Q
    SLICE_X7Y44          LUT1 (Prop_lut1_I0_O)        0.045     1.864 f  riscv0/register_file/pin_io_in_q_i_2/O
                         net (fo=7384, routed)        0.238     2.102    icache0/your_instance_name/genblk1[3].sp0/dout_reg[0]_0
    SLICE_X2Y44          FDCE                                         f  icache0/your_instance_name/genblk1[3].sp0/genblk1[12].mem_reg[12][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.868     2.026    icache0/your_instance_name/genblk1[3].sp0/clk
    SLICE_X2Y44          FDCE                                         r  icache0/your_instance_name/genblk1[3].sp0/genblk1[12].mem_reg[12][7]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.067     1.480    icache0/your_instance_name/genblk1[3].sp0/genblk1[12].mem_reg[12][7]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 dtm0/dmi_hard_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm0/ABSTRACTCS_busy_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.718%)  route 0.429ns (75.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.591     1.504    dtm0/clk
    SLICE_X65Y32         FDPE                                         r  dtm0/dmi_hard_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.645 f  dtm0/dmi_hard_reset_reg/Q
                         net (fo=334, routed)         0.429     2.075    dm0/hart_inst_rvalid_reg_0
    SLICE_X61Y35         FDCE                                         f  dm0/ABSTRACTCS_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.861     2.019    dm0/clk
    SLICE_X61Y35         FDCE                                         r  dm0/ABSTRACTCS_busy_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    dm0/ABSTRACTCS_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 dtm0/dmi_hard_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm0/DMSTATUS_anyhalted_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.718%)  route 0.429ns (75.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.591     1.504    dtm0/clk
    SLICE_X65Y32         FDPE                                         r  dtm0/dmi_hard_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.645 f  dtm0/dmi_hard_reset_reg/Q
                         net (fo=334, routed)         0.429     2.075    dm0/hart_inst_rvalid_reg_0
    SLICE_X61Y35         FDCE                                         f  dm0/DMSTATUS_anyhalted_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.861     2.019    dm0/clk
    SLICE_X61Y35         FDCE                                         r  dm0/DMSTATUS_anyhalted_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    dm0/DMSTATUS_anyhalted_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.626    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi0/mosi_piso/out_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi0_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.159ns (49.110%)  route 4.309ns (50.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.555     5.107    spi0/mosi_piso/clk
    SLICE_X28Y20         FDPE                                         r  spi0/mosi_piso/out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDPE (Prop_fdpe_C_Q)         0.419     5.526 r  spi0/mosi_piso/out_reg_reg/Q
                         net (fo=1, routed)           4.309     9.835    spi0_mosi_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.740    13.575 r  spi0_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    13.575    spi0_mosi
    E16                                                               r  spi0_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart0/uart_tx_qq_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.065ns  (logic 3.977ns (49.314%)  route 4.088ns (50.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.551     5.103    uart0/clk
    SLICE_X15Y25         FDPE                                         r  uart0/uart_tx_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.456     5.559 r  uart0/uart_tx_qq_reg/Q
                         net (fo=1, routed)           4.088     9.647    uart0_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    13.168 r  uart0_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.168    uart0_tx
    D10                                                               r  uart0_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi0/cs_piso/out_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi0_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.212ns (52.917%)  route 3.747ns (47.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.559     5.111    spi0/cs_piso/clk
    SLICE_X12Y30         FDCE                                         r  spi0/cs_piso/out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.589 r  spi0/cs_piso/out_reg_reg/Q
                         net (fo=1, routed)           3.747     9.336    spi0_cs_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.734    13.070 r  spi0_cs_OBUF_inst/O
                         net (fo=0)                   0.000    13.070    spi0_cs
    E15                                                               r  spi0_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi0/spi_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi0_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.018ns (52.769%)  route 3.596ns (47.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.558     5.110    spi0/clk
    SLICE_X15Y29         FDCE                                         r  spi0/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.566 r  spi0/spi_clk_reg/Q
                         net (fo=1, routed)           3.596     9.162    spi0_clk_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.562    12.724 r  spi0_clk_OBUF_inst/O
                         net (fo=0)                   0.000    12.724    spi0_clk
    C15                                                               r  spi0_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio0/output_val_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 3.991ns (52.793%)  route 3.569ns (47.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.557     5.109    gpio0/clk
    SLICE_X44Y30         FDCE                                         r  gpio0/output_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456     5.565 r  gpio0/output_val_q_reg[0]/Q
                         net (fo=1, routed)           3.569     9.133    gpio_IOBUF[0]_inst/I
    U14                  OBUFT (Prop_obuft_I_O)       3.535    12.668 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.668    gpio[0]
    U14                                                               r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio0/output_val_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 3.990ns (54.828%)  route 3.288ns (45.172%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.555     5.107    gpio0/clk
    SLICE_X40Y29         FDCE                                         r  gpio0/output_val_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  gpio0/output_val_q_reg[1]/Q
                         net (fo=1, routed)           3.288     8.850    gpio_IOBUF[1]_inst/I
    V14                  OBUFT (Prop_obuft_I_O)       3.534    12.385 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.385    gpio[1]
    V14                                                               r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtm0/jtag_tdo_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.191ns  (logic 4.126ns (57.373%)  route 3.065ns (42.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.632     5.184    dtm0/clk
    SLICE_X65Y33         FDCE                                         r  dtm0/jtag_tdo_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.419     5.603 r  dtm0/jtag_tdo_o_reg/Q
                         net (fo=1, routed)           3.065     8.668    jtag_tdo_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.707    12.375 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.375    jtag_tdo
    F4                                                                r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi1/spi_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi1_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.888ns  (logic 4.079ns (59.220%)  route 2.809ns (40.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.559     5.111    spi1/clk
    SLICE_X12Y30         FDCE                                         r  spi1/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518     5.629 r  spi1/spi_clk_reg/Q
                         net (fo=1, routed)           2.809     8.438    spi1_clk_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.561    11.999 r  spi1_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.999    spi1_clk
    V12                                                               r  spi1_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi1/mosi_piso/out_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi1_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 4.197ns (62.286%)  route 2.541ns (37.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.551     5.103    spi1/mosi_piso/clk
    SLICE_X8Y24          FDPE                                         r  spi1/mosi_piso/out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDPE (Prop_fdpe_C_Q)         0.478     5.581 r  spi1/mosi_piso/out_reg_reg/Q
                         net (fo=1, routed)           2.541     8.122    spi1_mosi_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.719    11.841 r  spi1_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    11.841    spi1_mosi
    V11                                                               r  spi1_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi1/cs_piso/out_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi1_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.439ns  (logic 4.082ns (63.396%)  route 2.357ns (36.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.554     5.106    spi1/cs_piso/clk
    SLICE_X8Y22          FDCE                                         r  spi1/cs_piso/out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518     5.624 r  spi1/cs_piso/out_reg_reg/Q
                         net (fo=1, routed)           2.357     7.981    spi1_cs_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.564    11.545 r  spi1_cs_OBUF_inst/O
                         net (fo=0)                   0.000    11.545    spi1_cs
    U12                                                               r  spi1_cs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi1/cs_piso/out_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi1_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.429ns (67.688%)  route 0.682ns (32.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.558     1.471    spi1/cs_piso/clk
    SLICE_X8Y22          FDCE                                         r  spi1/cs_piso/out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  spi1/cs_piso/out_reg_reg/Q
                         net (fo=1, routed)           0.682     2.317    spi1_cs_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.265     3.582 r  spi1_cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.582    spi1_cs
    U12                                                               r  spi1_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi1/mosi_piso/out_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi1_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.449ns (66.409%)  route 0.733ns (33.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.555     1.468    spi1/mosi_piso/clk
    SLICE_X8Y24          FDPE                                         r  spi1/mosi_piso/out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDPE (Prop_fdpe_C_Q)         0.148     1.616 r  spi1/mosi_piso/out_reg_reg/Q
                         net (fo=1, routed)           0.733     2.350    spi1_mosi_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.301     3.651 r  spi1_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.651    spi1_mosi
    V11                                                               r  spi1_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi1/spi_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi1_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.426ns (61.648%)  route 0.887ns (38.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.560     1.473    spi1/clk
    SLICE_X12Y30         FDCE                                         r  spi1/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  spi1/spi_clk_reg/Q
                         net (fo=1, routed)           0.887     2.524    spi1_clk_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.262     3.786 r  spi1_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.786    spi1_clk
    V12                                                               r  spi1_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtm0/jtag_tdo_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.417ns (60.515%)  route 0.924ns (39.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.592     1.505    dtm0/clk
    SLICE_X65Y33         FDCE                                         r  dtm0/jtag_tdo_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.128     1.633 r  dtm0/jtag_tdo_o_reg/Q
                         net (fo=1, routed)           0.924     2.558    jtag_tdo_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.289     3.847 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     3.847    jtag_tdo
    F4                                                                r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio0/output_en_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 0.988ns (41.483%)  route 1.394ns (58.517%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.555     1.468    gpio0/clk
    SLICE_X38Y27         FDPE                                         r  gpio0/output_en_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  gpio0/output_en_q_reg[1]/Q
                         net (fo=1, routed)           1.394     3.026    gpio_IOBUF[1]_inst/T
    V14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.850 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.850    gpio[1]
    V14                                                               r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio0/output_en_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 0.965ns (39.472%)  route 1.480ns (60.528%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.558     1.471    gpio0/clk
    SLICE_X44Y30         FDPE                                         r  gpio0/output_en_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  gpio0/output_en_q_reg[0]/Q
                         net (fo=1, routed)           1.480     3.092    gpio_IOBUF[0]_inst/T
    U14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.916 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.916    gpio[0]
    U14                                                               r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi0/spi_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi0_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.403ns (53.391%)  route 1.225ns (46.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.559     1.472    spi0/clk
    SLICE_X15Y29         FDCE                                         r  spi0/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  spi0/spi_clk_reg/Q
                         net (fo=1, routed)           1.225     2.839    spi0_clk_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.262     4.101 r  spi0_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.101    spi0_clk
    C15                                                               r  spi0_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart0/uart_tx_qq_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.363ns (50.154%)  route 1.355ns (49.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.555     1.468    uart0/clk
    SLICE_X15Y25         FDPE                                         r  uart0/uart_tx_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  uart0/uart_tx_qq_reg/Q
                         net (fo=1, routed)           1.355     2.964    uart0_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.187 r  uart0_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.187    uart0_tx
    D10                                                               r  uart0_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi0/cs_piso/out_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi0_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.464ns (53.118%)  route 1.292ns (46.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.560     1.473    spi0/cs_piso/clk
    SLICE_X12Y30         FDCE                                         r  spi0/cs_piso/out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  spi0/cs_piso/out_reg_reg/Q
                         net (fo=1, routed)           1.292     2.914    spi0_cs_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.316     4.230 r  spi0_cs_OBUF_inst/O
                         net (fo=0)                   0.000     4.230    spi0_cs
    E15                                                               r  spi0_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi0/mosi_piso/out_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi0_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.051ns  (logic 1.447ns (47.439%)  route 1.603ns (52.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.556     1.469    spi0/mosi_piso/clk
    SLICE_X28Y20         FDPE                                         r  spi0/mosi_piso/out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.597 r  spi0/mosi_piso/out_reg_reg/Q
                         net (fo=1, routed)           1.603     3.201    spi0_mosi_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.319     4.520 r  spi0_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     4.520    spi0_mosi
    E16                                                               r  spi0_mosi (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart0_rx
                            (input port)
  Destination:            uart0/uart_cdc_sync_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.281ns  (logic 1.539ns (24.496%)  route 4.743ns (75.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart0_rx (IN)
                         net (fo=0)                   0.000     0.000    uart0_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  uart0_rx_IBUF_inst/O
                         net (fo=1, routed)           4.743     6.281    uart0/D[0]
    SLICE_X40Y27         FDPE                                         r  uart0/uart_cdc_sync_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.436     4.808    uart0/clk
    SLICE_X40Y27         FDPE                                         r  uart0/uart_cdc_sync_q_reg[2]/C

Slack:                    inf
  Source:                 in_rst
                            (input port)
  Destination:            sync_rstn_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.467ns (29.857%)  route 3.446ns (70.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  in_rst (IN)
                         net (fo=0)                   0.000     0.000    in_rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  in_rst_IBUF_inst/O
                         net (fo=4, routed)           3.446     4.913    in_rst_IBUF
    SLICE_X0Y44          FDCE                                         f  sync_rstn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.522     4.894    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  sync_rstn_reg[0]/C

Slack:                    inf
  Source:                 in_rst
                            (input port)
  Destination:            sync_rstn_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.467ns (29.857%)  route 3.446ns (70.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  in_rst (IN)
                         net (fo=0)                   0.000     0.000    in_rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  in_rst_IBUF_inst/O
                         net (fo=4, routed)           3.446     4.913    in_rst_IBUF
    SLICE_X0Y44          FDCE                                         f  sync_rstn_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.522     4.894    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  sync_rstn_reg[1]/C

Slack:                    inf
  Source:                 in_rst
                            (input port)
  Destination:            sync_rstn_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.467ns (29.857%)  route 3.446ns (70.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  in_rst (IN)
                         net (fo=0)                   0.000     0.000    in_rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  in_rst_IBUF_inst/O
                         net (fo=4, routed)           3.446     4.913    in_rst_IBUF
    SLICE_X0Y44          FDCE                                         f  sync_rstn_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.522     4.894    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  sync_rstn_reg[2]/C

Slack:                    inf
  Source:                 in_rst
                            (input port)
  Destination:            sync_rstn_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.467ns (29.857%)  route 3.446ns (70.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  in_rst (IN)
                         net (fo=0)                   0.000     0.000    in_rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  in_rst_IBUF_inst/O
                         net (fo=4, routed)           3.446     4.913    in_rst_IBUF
    SLICE_X0Y44          FDCE                                         f  sync_rstn_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.522     4.894    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  sync_rstn_reg[3]/C

Slack:                    inf
  Source:                 gpio[0]
                            (input port)
  Destination:            gpio0/input_sync_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.480ns (34.538%)  route 2.805ns (65.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  gpio[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_IOBUF[0]_inst/IO
    U14                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  gpio_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           2.805     4.285    gpio0/D[0]
    SLICE_X41Y31         FDCE                                         r  gpio0/input_sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.440     4.812    gpio0/clk
    SLICE_X41Y31         FDCE                                         r  gpio0/input_sync_reg[1][0]/C

Slack:                    inf
  Source:                 gpio[1]
                            (input port)
  Destination:            gpio0/input_sync_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.479ns (35.370%)  route 2.703ns (64.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  gpio[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_IOBUF[1]_inst/IO
    V14                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  gpio_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           2.703     4.183    gpio0/D[1]
    SLICE_X40Y29         FDCE                                         r  gpio0/input_sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.439     4.811    gpio0/clk
    SLICE_X40Y29         FDCE                                         r  gpio0/input_sync_reg[1][1]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            dtm0/jtag_tdi_sync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 1.489ns (37.341%)  route 2.498ns (62.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    D3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           2.498     3.987    dtm0/jtag_tdi_i
    SLICE_X63Y33         FDCE                                         r  dtm0/jtag_tdi_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.515     4.887    dtm0/clk
    SLICE_X63Y33         FDCE                                         r  dtm0/jtag_tdi_sync_reg[3]/C

Slack:                    inf
  Source:                 spi0_miso
                            (input port)
  Destination:            spi0/miso_sipo/in_q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.508ns (38.358%)  route 2.423ns (61.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  spi0_miso (IN)
                         net (fo=0)                   0.000     0.000    spi0_miso
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  spi0_miso_IBUF_inst/O
                         net (fo=1, routed)           2.423     3.930    spi0/miso_sipo/spi0_miso_IBUF
    SLICE_X2Y31          FDPE                                         r  spi0/miso_sipo/in_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.512     4.884    spi0/miso_sipo/clk
    SLICE_X2Y31          FDPE                                         r  spi0/miso_sipo/in_q_reg/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            dtm0/jtag_tck_sync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 1.491ns (38.192%)  route 2.414ns (61.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    D4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.414     3.905    dtm0/jtag_tck_i
    SLICE_X65Y33         FDCE                                         r  dtm0/jtag_tck_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        1.515     4.887    dtm0/clk
    SLICE_X65Y33         FDCE                                         r  dtm0/jtag_tck_sync_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi1_miso
                            (input port)
  Destination:            spi1/miso_sipo/in_q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.262ns (27.498%)  route 0.691ns (72.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  spi1_miso (IN)
                         net (fo=0)                   0.000     0.000    spi1_miso
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  spi1_miso_IBUF_inst/O
                         net (fo=1, routed)           0.691     0.953    spi1/miso_sipo/spi1_miso_IBUF
    SLICE_X2Y31          FDPE                                         r  spi1/miso_sipo/in_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.859     2.017    spi1/miso_sipo/clk
    SLICE_X2Y31          FDPE                                         r  spi1/miso_sipo/in_q_reg/C

Slack:                    inf
  Source:                 jtag_tms
                            (input port)
  Destination:            dtm0/jtag_tms_sync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.253ns (22.123%)  route 0.891ns (77.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.144    dtm0/jtag_tms_i
    SLICE_X64Y34         FDCE                                         r  dtm0/jtag_tms_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.862     2.020    dtm0/clk
    SLICE_X64Y34         FDCE                                         r  dtm0/jtag_tms_sync_reg[3]/C

Slack:                    inf
  Source:                 spi0_miso
                            (input port)
  Destination:            spi0/miso_sipo/in_q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.275ns (21.483%)  route 1.006ns (78.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  spi0_miso (IN)
                         net (fo=0)                   0.000     0.000    spi0_miso
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  spi0_miso_IBUF_inst/O
                         net (fo=1, routed)           1.006     1.281    spi0/miso_sipo/spi0_miso_IBUF
    SLICE_X2Y31          FDPE                                         r  spi0/miso_sipo/in_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.859     2.017    spi0/miso_sipo/clk
    SLICE_X2Y31          FDPE                                         r  spi0/miso_sipo/in_q_reg/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            dtm0/jtag_tdi_sync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.256ns (19.809%)  route 1.038ns (80.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    D3                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.294    dtm0/jtag_tdi_i
    SLICE_X63Y33         FDCE                                         r  dtm0/jtag_tdi_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.861     2.019    dtm0/clk
    SLICE_X63Y33         FDCE                                         r  dtm0/jtag_tdi_sync_reg[3]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            dtm0/jtag_tck_sync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.259ns (19.654%)  route 1.060ns (80.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    D4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.060     1.319    dtm0/jtag_tck_i
    SLICE_X65Y33         FDCE                                         r  dtm0/jtag_tck_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.861     2.019    dtm0/clk
    SLICE_X65Y33         FDCE                                         r  dtm0/jtag_tck_sync_reg[3]/C

Slack:                    inf
  Source:                 gpio[1]
                            (input port)
  Destination:            gpio0/input_sync_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.247ns (16.896%)  route 1.216ns (83.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  gpio[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_IOBUF[1]_inst/IO
    V14                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  gpio_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           1.216     1.464    gpio0/D[1]
    SLICE_X40Y29         FDCE                                         r  gpio0/input_sync_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.824     1.982    gpio0/clk
    SLICE_X40Y29         FDCE                                         r  gpio0/input_sync_reg[1][1]/C

Slack:                    inf
  Source:                 gpio[0]
                            (input port)
  Destination:            gpio0/input_sync_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.248ns (16.113%)  route 1.290ns (83.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  gpio[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_IOBUF[0]_inst/IO
    U14                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  gpio_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           1.290     1.538    gpio0/D[0]
    SLICE_X41Y31         FDCE                                         r  gpio0/input_sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.826     1.984    gpio0/clk
    SLICE_X41Y31         FDCE                                         r  gpio0/input_sync_reg[1][0]/C

Slack:                    inf
  Source:                 in_rst
                            (input port)
  Destination:            sync_rstn_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.235ns (14.070%)  route 1.434ns (85.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  in_rst (IN)
                         net (fo=0)                   0.000     0.000    in_rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  in_rst_IBUF_inst/O
                         net (fo=4, routed)           1.434     1.669    in_rst_IBUF
    SLICE_X0Y44          FDCE                                         f  sync_rstn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.868     2.026    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  sync_rstn_reg[0]/C

Slack:                    inf
  Source:                 in_rst
                            (input port)
  Destination:            sync_rstn_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.235ns (14.070%)  route 1.434ns (85.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  in_rst (IN)
                         net (fo=0)                   0.000     0.000    in_rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  in_rst_IBUF_inst/O
                         net (fo=4, routed)           1.434     1.669    in_rst_IBUF
    SLICE_X0Y44          FDCE                                         f  sync_rstn_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.868     2.026    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  sync_rstn_reg[1]/C

Slack:                    inf
  Source:                 in_rst
                            (input port)
  Destination:            sync_rstn_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.235ns (14.070%)  route 1.434ns (85.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  in_rst (IN)
                         net (fo=0)                   0.000     0.000    in_rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  in_rst_IBUF_inst/O
                         net (fo=4, routed)           1.434     1.669    in_rst_IBUF
    SLICE_X0Y44          FDCE                                         f  sync_rstn_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8123, routed)        0.868     2.026    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  sync_rstn_reg[2]/C





