{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 11:09:47 2020 " "Info: Processing started: Mon Mar 16 11:09:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addac -c addac " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off addac -c addac" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr/flopenr.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file flopenr/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Info: Found entity 1: flopenr" {  } { { "flopenr/flopenr.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/flopenr/flopenr.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2/mux2.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2/mux2.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/mux2/mux2.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv/inv.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file inv/inv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv " "Info: Found entity 1: inv" {  } { { "inv/inv.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/inv/inv.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador/somador.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file somador/somador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Info: Found entity 1: somador" {  } { { "somador/somador.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/somador/somador.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/addac_tb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench/addac_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addac_tb " "Info: Found entity 1: addac_tb" {  } { { "Testbench/addac_tb.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/Testbench/addac_tb.sv" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addac.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file addac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addac " "Info: Found entity 1: addac" {  } { { "addac.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/addac.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "addac " "Info: Elaborating entity \"addac\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv inv:inversor " "Info: Elaborating entity \"inv\" for hierarchy \"inv:inversor\"" {  } { { "addac.sv" "inversor" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/addac.sv" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:m1 " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:m1\"" {  } { { "addac.sv" "m1" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/addac.sv" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador " "Info: Elaborating entity \"somador\" for hierarchy \"somador:somador\"" {  } { { "addac.sv" "somador" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/addac.sv" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr flopenr:dut " "Info: Elaborating entity \"flopenr\" for hierarchy \"flopenr:dut\"" {  } { { "addac.sv" "dut" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/addac.sv" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "addac.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/ADDAC/addac.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 11:09:49 2020 " "Info: Processing ended: Mon Mar 16 11:09:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
