read -sv run_verilog_mid/adder_32b_11_72_46e93d911874e7e3f5e2608f07d2d9ad.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_72_46e93d911874e7e3f5e2608f07d2d9ad_yosys.v
