$comment
	File created using the following command:
		vcd file Boolean_min.msim.vcd -direction
$end
$date
	Tue Jan 09 00:10:22 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Boolean_min_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % w $end
$var reg 1 & x $end
$var reg 1 ' y $end
$var reg 1 ( z $end
$var wire 1 ) f1 $end
$var wire 1 * f2 $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 d~input_o $end
$var wire 1 4 a~input_o $end
$var wire 1 5 c~input_o $end
$var wire 1 6 b~input_o $end
$var wire 1 7 WideOr0~0_combout $end
$var wire 1 8 w~input_o $end
$var wire 1 9 x~input_o $end
$var wire 1 : z~input_o $end
$var wire 1 ; y~input_o $end
$var wire 1 < WideOr1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
1)
0*
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
17
08
09
0:
0;
0<
$end
#30000
1$
1(
13
1:
0+
07
1<
0)
1*
#60000
1#
1'
0$
0(
15
1;
03
0:
1+
17
0<
1)
0*
#90000
1$
1(
13
1:
0+
07
0)
#120000
1"
1&
0#
0'
0$
0(
16
19
05
0;
03
0:
1+
#150000
1$
1(
13
1:
0+
17
1<
1)
1*
#180000
0"
0&
0$
0(
06
09
03
0:
1+
0<
0*
#200000
