var searchData=
[
  ['xcvr_5fcalib_5ftx_0',['xcvr_calib_tx',['../altera__adxcvr_8c.html#aecd3c23ef57fd83ab95939ea6322532d',1,'xcvr_calib_tx(struct adxcvr *xcvr):&#160;altera_adxcvr.c'],['../altera__adxcvr_8h.html#aecd3c23ef57fd83ab95939ea6322532d',1,'xcvr_calib_tx(struct adxcvr *xcvr):&#160;altera_adxcvr.c']]],
  ['xil_5fgpio_5fdirection_5finput_1',['xil_gpio_direction_input',['../xilinx__gpio_8c.html#a178319a70c14754c5a775bdef5a9b756',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fdirection_5foutput_2',['xil_gpio_direction_output',['../xilinx__gpio_8c.html#a2b4158f1478f62805b99c51ce391afbe',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_3',['xil_gpio_get',['../xilinx__gpio_8c.html#aeaaf49c85023a67dd97a60a3fbe20c13',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5fdirection_4',['xil_gpio_get_direction',['../xilinx__gpio_8c.html#a1df16bfbe1bb6a60c1ff28b3895a045a',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5foptional_5',['xil_gpio_get_optional',['../xilinx__gpio_8c.html#a6718d8e1a8d32fef8e6898a4f6788508',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5fvalue_6',['xil_gpio_get_value',['../xilinx__gpio_8c.html#a60ef0a717b0353f898459f16f68ace5d',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5firq_5fctrl_5finit_7',['xil_gpio_irq_ctrl_init',['../xilinx__gpio__irq_8c.html#a05236997187b52134d4cf978f4ea58d1',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fctrl_5fremove_8',['xil_gpio_irq_ctrl_remove',['../xilinx__gpio__irq_8c.html#ad3c98022bb7c327ce457e09ec71bb93d',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fdisable_9',['xil_gpio_irq_disable',['../xilinx__gpio__irq_8c.html#a39f9fb6273040567590764f4058d4140',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fenable_10',['xil_gpio_irq_enable',['../xilinx__gpio__irq_8c.html#abd8d411a0f3cc344e272d8117d31835e',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fregister_5fcallback_11',['xil_gpio_irq_register_callback',['../xilinx__gpio__irq_8c.html#a493b4352122333a0e4aaf6ae130ccb20',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5ftrigger_5flevel_5fset_12',['xil_gpio_irq_trigger_level_set',['../xilinx__gpio__irq_8c.html#a1797f94e2c370b1f5fc1a8e3996af583',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5funregister_5fcallback_13',['xil_gpio_irq_unregister_callback',['../xilinx__gpio__irq_8c.html#a4670c824c8b685870a3e5b5cb0366fe1',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5fremove_14',['xil_gpio_remove',['../xilinx__gpio_8c.html#a599eb5f9d8379232fe9f261ab2fac9ec',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fset_5fvalue_15',['xil_gpio_set_value',['../xilinx__gpio_8c.html#ae60f5d4caa657e5b805805e3ee551ae0',1,'xilinx_gpio.c']]],
  ['xil_5fi2c_5finit_16',['xil_i2c_init',['../xilinx__i2c_8c.html#a958cc79fc65643791ca95a4d8fe577a9',1,'xil_i2c_init(struct no_os_i2c_desc **desc, const struct no_os_i2c_init_param *param):&#160;xilinx_i2c.c'],['../xilinx__i2c_8h.html#a958cc79fc65643791ca95a4d8fe577a9',1,'xil_i2c_init(struct no_os_i2c_desc **desc, const struct no_os_i2c_init_param *param):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fread_17',['xil_i2c_read',['../xilinx__i2c_8c.html#a507f55c3a8b06d9debf8a116fd2fca02',1,'xil_i2c_read(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c'],['../xilinx__i2c_8h.html#a507f55c3a8b06d9debf8a116fd2fca02',1,'xil_i2c_read(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fremove_18',['xil_i2c_remove',['../xilinx__i2c_8c.html#a8ced143e198b6c9ecae91926e741e997',1,'xil_i2c_remove(struct no_os_i2c_desc *desc):&#160;xilinx_i2c.c'],['../xilinx__i2c_8h.html#a8ced143e198b6c9ecae91926e741e997',1,'xil_i2c_remove(struct no_os_i2c_desc *desc):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fwrite_19',['xil_i2c_write',['../xilinx__i2c_8c.html#a6c215de9df06742481f0ac7f5e02ee3b',1,'xil_i2c_write(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c'],['../xilinx__i2c_8h.html#a6c215de9df06742481f0ac7f5e02ee3b',1,'xil_i2c_write(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c']]],
  ['xil_5firq_5fctrl_5finit_20',['xil_irq_ctrl_init',['../xilinx__irq_8c.html#aa32138a5cb8505d44c43e323ce0f5df4',1,'xilinx_irq.c']]],
  ['xil_5firq_5fctrl_5fremove_21',['xil_irq_ctrl_remove',['../xilinx__irq_8c.html#ad54b7eb6f3e17e61072391a7daff9252',1,'xilinx_irq.c']]],
  ['xil_5firq_5fdisable_22',['xil_irq_disable',['../xilinx__irq_8c.html#a6d3bd866d5abeaaa110080ab1bef3e33',1,'xilinx_irq.c']]],
  ['xil_5firq_5fenable_23',['xil_irq_enable',['../xilinx__irq_8c.html#a41159c3c604dc1c808c03fbb1164bd7d',1,'xilinx_irq.c']]],
  ['xil_5firq_5fglobal_5fdisable_24',['xil_irq_global_disable',['../xilinx__irq_8c.html#ab4d21862d161f04023760248f1d7b2b3',1,'xilinx_irq.c']]],
  ['xil_5firq_5fglobal_5fenable_25',['xil_irq_global_enable',['../xilinx__irq_8c.html#ae09f03a0596b99989da735d7540d3c90',1,'xilinx_irq.c']]],
  ['xil_5firq_5fregister_5fcallback_26',['xil_irq_register_callback',['../xilinx__irq_8c.html#a7ad98216f746a7b89f7cc2cbe9f3fe4e',1,'xilinx_irq.c']]],
  ['xil_5firq_5ftrigger_5flevel_5fset_27',['xil_irq_trigger_level_set',['../xilinx__irq_8c.html#ae60118ec495937ab7e74fd834c282d92',1,'xilinx_irq.c']]],
  ['xil_5firq_5funregister_5fcallback_28',['xil_irq_unregister_callback',['../xilinx__irq_8c.html#a2c8018f88e3f568b6b7a628d644670d4',1,'xilinx_irq.c']]],
  ['xil_5fspi_5finit_29',['xil_spi_init',['../xilinx__spi_8c.html#a5e0598018bad712bff60938b3676eefd',1,'xilinx_spi.c']]],
  ['xil_5fspi_5fremove_30',['xil_spi_remove',['../xilinx__spi_8c.html#a1b3f4705061bb827e32598cde971b0be',1,'xilinx_spi.c']]],
  ['xil_5fspi_5fwrite_5fand_5fread_31',['xil_spi_write_and_read',['../xilinx__spi_8c.html#aa38dcad5a487a0ffae02e9a147ebf2e4',1,'xilinx_spi.c']]],
  ['xilinx_5ftimer_5fcount_5fclk_5fget_32',['xilinx_timer_count_clk_get',['../xilinx__timer_8c.html#acd7bb8dc985c434f2c10bc5fc87cfac9',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fcount_5fclk_5fset_33',['xilinx_timer_count_clk_set',['../xilinx__timer_8c.html#a2fa2b5033b2156d8bf7861806c503712',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fcounter_5fget_34',['xilinx_timer_counter_get',['../xilinx__timer_8c.html#a441df347ffcf6c10ce6e9bd36ed4464a',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fcounter_5fset_35',['xilinx_timer_counter_set',['../xilinx__timer_8c.html#a7754d0e4c74c4f9eafea7a90e2a65201',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fget_5felapsed_5ftime_5fnsec_36',['xilinx_timer_get_elapsed_time_nsec',['../xilinx__timer_8c.html#a0df37c4c17e5a632af851ac1bb66f0be',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5finit_37',['xilinx_timer_init',['../xilinx__timer_8c.html#addc4af514f6e8d49e6a4b0f8d6441b3b',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fremove_38',['xilinx_timer_remove',['../xilinx__timer_8c.html#a245a760ea10767eca802f6f6b7a6d385',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fstart_39',['xilinx_timer_start',['../xilinx__timer_8c.html#ad9c902e482770b721f54e5f90eab9b73',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fstop_40',['xilinx_timer_stop',['../xilinx__timer_8c.html#a0588377bee0dcb2dbedc70ff3cb9820a',1,'xilinx_timer.c']]],
  ['xilinx_5fxcvr_5fcalc_5fcpll_5fconfig_41',['xilinx_xcvr_calc_cpll_config',['../xilinx__transceiver_8c.html#ab26fbad05695bf5751885eb3b3944257',1,'xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ab26fbad05695bf5751885eb3b3944257',1,'xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcalc_5fqpll_5fconfig_42',['xilinx_xcvr_calc_qpll_config',['../xilinx__transceiver_8c.html#ae40f2e3055fb45f601189c7b0f2bb433',1,'xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t sys_clk_sel, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ae40f2e3055fb45f601189c7b0f2bb433',1,'xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t sys_clk_sel, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fconfigure_5fcdr_43',['xilinx_xcvr_configure_cdr',['../xilinx__transceiver_8c.html#ac8696906f8592f1a1d669dde3e55c3c4',1,'xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ac8696906f8592f1a1d669dde3e55c3c4',1,'xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fconfigure_5flpm_5fdfe_5fmode_44',['xilinx_xcvr_configure_lpm_dfe_mode',['../xilinx__transceiver_8c.html#a56710788c7a0273417da36bfc617e947',1,'xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a56710788c7a0273417da36bfc617e947',1,'xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fcalc_5flane_5frate_45',['xilinx_xcvr_cpll_calc_lane_rate',['../xilinx__transceiver_8c.html#a73116345fd630fbd28de51c8813ac664',1,'xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a73116345fd630fbd28de51c8813ac664',1,'xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fread_5fconfig_46',['xilinx_xcvr_cpll_read_config',['../xilinx__transceiver_8c.html#a2d4565a1795a2575f5edb957e13dcd2c',1,'xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a2d4565a1795a2575f5edb957e13dcd2c',1,'xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fwrite_5fconfig_47',['xilinx_xcvr_cpll_write_config',['../xilinx__transceiver_8c.html#a5c43d7789e0817ec1ca3c358603a192f',1,'xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a5c43d7789e0817ec1ca3c358603a192f',1,'xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fdrp_5fupdate_48',['xilinx_xcvr_drp_update',['../xilinx__transceiver_8c.html#a3abaa1e09f40dd5598eca52abd84ffc3',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fcpll_5fread_5fconfig_49',['xilinx_xcvr_gtx2_cpll_read_config',['../xilinx__transceiver_8c.html#a6ebf872e0f86fb52388adece14c60198',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fprbs_5ferr_5fcnt_5fget_50',['xilinx_xcvr_prbs_err_cnt_get',['../xilinx__transceiver_8c.html#ad3e216a8280238af18b96e5ae822df9f',1,'xilinx_xcvr_prbs_err_cnt_get(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *cnt):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ad3e216a8280238af18b96e5ae822df9f',1,'xilinx_xcvr_prbs_err_cnt_get(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *cnt):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fprbsel_5fenc_5fget_51',['xilinx_xcvr_prbsel_enc_get',['../xilinx__transceiver_8c.html#aba83e06ecfdd35edcb4df5aaf7876a06',1,'xilinx_xcvr_prbsel_enc_get(struct xilinx_xcvr *xcvr, uint32_t prbs, bool reverse_lu):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#aba83e06ecfdd35edcb4df5aaf7876a06',1,'xilinx_xcvr_prbsel_enc_get(struct xilinx_xcvr *xcvr, uint32_t prbs, bool reverse_lu):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fcalc_5flane_5frate_52',['xilinx_xcvr_qpll_calc_lane_rate',['../xilinx__transceiver_8c.html#aef135caf3def390eb92092e620cad9ef',1,'xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#aef135caf3def390eb92092e620cad9ef',1,'xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fread_5fconfig_53',['xilinx_xcvr_qpll_read_config',['../xilinx__transceiver_8c.html#ac7f36c8ef83fdae0b5278ba0297d6f90',1,'xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t sys_clk_sel, struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ac7f36c8ef83fdae0b5278ba0297d6f90',1,'xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t sys_clk_sel, struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fwrite_5fconfig_54',['xilinx_xcvr_qpll_write_config',['../xilinx__transceiver_8c.html#a3c60823c3072f5c2659d11cc46fe5cd9',1,'xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t sys_clk_sel, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a3c60823c3072f5c2659d11cc46fe5cd9',1,'xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t sys_clk_sel, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fread_5fout_5fdiv_55',['xilinx_xcvr_read_out_div',['../xilinx__transceiver_8c.html#a5030d2e39bd1a460fc60f6a73e41f65b',1,'xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a5030d2e39bd1a460fc60f6a73e41f65b',1,'xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5fasync_5fgearbox_5fen_56',['xilinx_xcvr_write_async_gearbox_en',['../xilinx__transceiver_8c.html#a37ecb1a0b21ef897e64c9da13d651337',1,'xilinx_xcvr_write_async_gearbox_en(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool en):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a37ecb1a0b21ef897e64c9da13d651337',1,'xilinx_xcvr_write_async_gearbox_en(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool en):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5fout_5fdiv_57',['xilinx_xcvr_write_out_div',['../xilinx__transceiver_8c.html#a1a09e5e79892d50615df84ca48581560',1,'xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a1a09e5e79892d50615df84ca48581560',1,'xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5fprog_5fdiv_58',['xilinx_xcvr_write_prog_div',['../xilinx__transceiver_8c.html#a4dfe999f8f6bed543f804f3719a369cf',1,'xilinx_xcvr_write_prog_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_prog_div, int32_t tx_prog_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a4dfe999f8f6bed543f804f3719a369cf',1,'xilinx_xcvr_write_prog_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_prog_div, int32_t tx_prog_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5fprog_5fdiv_5frate_59',['xilinx_xcvr_write_prog_div_rate',['../xilinx__transceiver_8c.html#a4233a21407eb085a8b98e19dcb3e7756',1,'xilinx_xcvr_write_prog_div_rate(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_rate, int32_t tx_rate):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a4233a21407eb085a8b98e19dcb3e7756',1,'xilinx_xcvr_write_prog_div_rate(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_rate, int32_t tx_rate):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5frx_5fclk25_5fdiv_60',['xilinx_xcvr_write_rx_clk25_div',['../xilinx__transceiver_8c.html#a22eb29ee4aa66d7e868746472208a287',1,'xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a22eb29ee4aa66d7e868746472208a287',1,'xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5ftx_5fclk25_5fdiv_61',['xilinx_xcvr_write_tx_clk25_div',['../xilinx__transceiver_8c.html#a63f1a76decbe4996b80d57fd1f3cfb88',1,'xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a63f1a76decbe4996b80d57fd1f3cfb88',1,'xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c']]]
];
