static irqreturn_t qup_i2c_interrupt(int irq, void *dev)\r\n{\r\nstruct qup_i2c_dev *qup = dev;\r\nu32 bus_err;\r\nu32 qup_err;\r\nu32 opflags;\r\nbus_err = readl(qup->base + QUP_I2C_STATUS);\r\nqup_err = readl(qup->base + QUP_ERROR_FLAGS);\r\nopflags = readl(qup->base + QUP_OPERATIONAL);\r\nif (!qup->msg) {\r\nwritel(QUP_RESET_STATE, qup->base + QUP_STATE);\r\nreturn IRQ_HANDLED;\r\n}\r\nbus_err &= I2C_STATUS_ERROR_MASK;\r\nqup_err &= QUP_STATUS_ERROR_FLAGS;\r\nif (qup_err) {\r\nwritel(qup_err, qup->base + QUP_ERROR_FLAGS);\r\ngoto done;\r\n}\r\nif (bus_err) {\r\nwritel(QUP_RESET_STATE, qup->base + QUP_STATE);\r\ngoto done;\r\n}\r\nif (opflags & QUP_IN_SVC_FLAG)\r\nwritel(QUP_IN_SVC_FLAG, qup->base + QUP_OPERATIONAL);\r\nif (opflags & QUP_OUT_SVC_FLAG)\r\nwritel(QUP_OUT_SVC_FLAG, qup->base + QUP_OPERATIONAL);\r\ndone:\r\nqup->qup_err = qup_err;\r\nqup->bus_err = bus_err;\r\ncomplete(&qup->xfer);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int qup_i2c_poll_state_mask(struct qup_i2c_dev *qup,\r\nu32 req_state, u32 req_mask)\r\n{\r\nint retries = 1;\r\nu32 state;\r\ndo {\r\nstate = readl(qup->base + QUP_STATE);\r\nif (state & QUP_STATE_VALID &&\r\n(state & req_mask) == req_state)\r\nreturn 0;\r\nudelay(1);\r\n} while (retries--);\r\nreturn -ETIMEDOUT;\r\n}\r\nstatic int qup_i2c_poll_state(struct qup_i2c_dev *qup, u32 req_state)\r\n{\r\nreturn qup_i2c_poll_state_mask(qup, req_state, QUP_STATE_MASK);\r\n}\r\nstatic int qup_i2c_poll_state_valid(struct qup_i2c_dev *qup)\r\n{\r\nreturn qup_i2c_poll_state_mask(qup, 0, 0);\r\n}\r\nstatic int qup_i2c_poll_state_i2c_master(struct qup_i2c_dev *qup)\r\n{\r\nreturn qup_i2c_poll_state_mask(qup, QUP_I2C_MAST_GEN, QUP_I2C_MAST_GEN);\r\n}\r\nstatic int qup_i2c_change_state(struct qup_i2c_dev *qup, u32 state)\r\n{\r\nif (qup_i2c_poll_state_valid(qup) != 0)\r\nreturn -EIO;\r\nwritel(state, qup->base + QUP_STATE);\r\nif (qup_i2c_poll_state(qup, state) != 0)\r\nreturn -EIO;\r\nreturn 0;\r\n}\r\nstatic int qup_i2c_wait_writeready(struct qup_i2c_dev *qup)\r\n{\r\nunsigned long timeout;\r\nu32 opflags;\r\nu32 status;\r\ntimeout = jiffies + HZ;\r\nfor (;;) {\r\nopflags = readl(qup->base + QUP_OPERATIONAL);\r\nstatus = readl(qup->base + QUP_I2C_STATUS);\r\nif (!(opflags & QUP_OUT_NOT_EMPTY) &&\r\n!(status & I2C_STATUS_BUS_ACTIVE))\r\nreturn 0;\r\nif (time_after(jiffies, timeout))\r\nreturn -ETIMEDOUT;\r\nusleep_range(qup->one_byte_t, qup->one_byte_t * 2);\r\n}\r\n}\r\nstatic void qup_i2c_set_write_mode(struct qup_i2c_dev *qup, struct i2c_msg *msg)\r\n{\r\nint total = msg->len + 1;\r\nif (total < qup->out_fifo_sz) {\r\nwritel(QUP_REPACK_EN, qup->base + QUP_IO_MODE);\r\nwritel(total, qup->base + QUP_MX_WRITE_CNT);\r\n} else {\r\nwritel(QUP_OUTPUT_BLK_MODE | QUP_REPACK_EN,\r\nqup->base + QUP_IO_MODE);\r\nwritel(total, qup->base + QUP_MX_OUTPUT_CNT);\r\n}\r\n}\r\nstatic void qup_i2c_issue_write(struct qup_i2c_dev *qup, struct i2c_msg *msg)\r\n{\r\nu32 addr = msg->addr << 1;\r\nu32 qup_tag;\r\nu32 opflags;\r\nint idx;\r\nu32 val;\r\nif (qup->pos == 0) {\r\nval = QUP_TAG_START | addr;\r\nidx = 1;\r\n} else {\r\nval = 0;\r\nidx = 0;\r\n}\r\nwhile (qup->pos < msg->len) {\r\nopflags = readl(qup->base + QUP_OPERATIONAL);\r\nif (opflags & QUP_OUT_FULL)\r\nbreak;\r\nif (qup->pos == msg->len - 1)\r\nqup_tag = QUP_TAG_STOP;\r\nelse\r\nqup_tag = QUP_TAG_DATA;\r\nif (idx & 1)\r\nval |= (qup_tag | msg->buf[qup->pos]) << QUP_MSW_SHIFT;\r\nelse\r\nval = qup_tag | msg->buf[qup->pos];\r\nif (idx & 1 || qup->pos == msg->len - 1)\r\nwritel(val, qup->base + QUP_OUT_FIFO_BASE);\r\nqup->pos++;\r\nidx++;\r\n}\r\n}\r\nstatic int qup_i2c_write_one(struct qup_i2c_dev *qup, struct i2c_msg *msg)\r\n{\r\nunsigned long left;\r\nint ret;\r\nqup->msg = msg;\r\nqup->pos = 0;\r\nenable_irq(qup->irq);\r\nqup_i2c_set_write_mode(qup, msg);\r\nret = qup_i2c_change_state(qup, QUP_RUN_STATE);\r\nif (ret)\r\ngoto err;\r\nwritel(qup->clk_ctl, qup->base + QUP_I2C_CLK_CTL);\r\ndo {\r\nret = qup_i2c_change_state(qup, QUP_PAUSE_STATE);\r\nif (ret)\r\ngoto err;\r\nqup_i2c_issue_write(qup, msg);\r\nret = qup_i2c_change_state(qup, QUP_RUN_STATE);\r\nif (ret)\r\ngoto err;\r\nleft = wait_for_completion_timeout(&qup->xfer, HZ);\r\nif (!left) {\r\nwritel(1, qup->base + QUP_SW_RESET);\r\nret = -ETIMEDOUT;\r\ngoto err;\r\n}\r\nif (qup->bus_err || qup->qup_err) {\r\nif (qup->bus_err & QUP_I2C_NACK_FLAG)\r\ndev_err(qup->dev, "NACK from %x\n", msg->addr);\r\nret = -EIO;\r\ngoto err;\r\n}\r\n} while (qup->pos < msg->len);\r\nret = qup_i2c_wait_writeready(qup);\r\nerr:\r\ndisable_irq(qup->irq);\r\nqup->msg = NULL;\r\nreturn ret;\r\n}\r\nstatic void qup_i2c_set_read_mode(struct qup_i2c_dev *qup, int len)\r\n{\r\nif (len < qup->in_fifo_sz) {\r\nwritel(QUP_REPACK_EN, qup->base + QUP_IO_MODE);\r\nwritel(len, qup->base + QUP_MX_READ_CNT);\r\n} else {\r\nwritel(QUP_INPUT_BLK_MODE | QUP_REPACK_EN,\r\nqup->base + QUP_IO_MODE);\r\nwritel(len, qup->base + QUP_MX_INPUT_CNT);\r\n}\r\n}\r\nstatic void qup_i2c_issue_read(struct qup_i2c_dev *qup, struct i2c_msg *msg)\r\n{\r\nu32 addr, len, val;\r\naddr = (msg->addr << 1) | 1;\r\nlen = (msg->len == QUP_READ_LIMIT) ? 0 : msg->len;\r\nval = ((QUP_TAG_REC | len) << QUP_MSW_SHIFT) | QUP_TAG_START | addr;\r\nwritel(val, qup->base + QUP_OUT_FIFO_BASE);\r\n}\r\nstatic void qup_i2c_read_fifo(struct qup_i2c_dev *qup, struct i2c_msg *msg)\r\n{\r\nu32 opflags;\r\nu32 val = 0;\r\nint idx;\r\nfor (idx = 0; qup->pos < msg->len; idx++) {\r\nif ((idx & 1) == 0) {\r\nopflags = readl(qup->base + QUP_OPERATIONAL);\r\nif (!(opflags & QUP_IN_NOT_EMPTY))\r\nbreak;\r\nval = readl(qup->base + QUP_IN_FIFO_BASE);\r\nmsg->buf[qup->pos++] = val & 0xFF;\r\n} else {\r\nmsg->buf[qup->pos++] = val >> QUP_MSW_SHIFT;\r\n}\r\n}\r\n}\r\nstatic int qup_i2c_read_one(struct qup_i2c_dev *qup, struct i2c_msg *msg)\r\n{\r\nunsigned long left;\r\nint ret;\r\nqup->msg = msg;\r\nqup->pos = 0;\r\nenable_irq(qup->irq);\r\nqup_i2c_set_read_mode(qup, msg->len);\r\nret = qup_i2c_change_state(qup, QUP_RUN_STATE);\r\nif (ret)\r\ngoto err;\r\nwritel(qup->clk_ctl, qup->base + QUP_I2C_CLK_CTL);\r\nret = qup_i2c_change_state(qup, QUP_PAUSE_STATE);\r\nif (ret)\r\ngoto err;\r\nqup_i2c_issue_read(qup, msg);\r\nret = qup_i2c_change_state(qup, QUP_RUN_STATE);\r\nif (ret)\r\ngoto err;\r\ndo {\r\nleft = wait_for_completion_timeout(&qup->xfer, HZ);\r\nif (!left) {\r\nwritel(1, qup->base + QUP_SW_RESET);\r\nret = -ETIMEDOUT;\r\ngoto err;\r\n}\r\nif (qup->bus_err || qup->qup_err) {\r\nif (qup->bus_err & QUP_I2C_NACK_FLAG)\r\ndev_err(qup->dev, "NACK from %x\n", msg->addr);\r\nret = -EIO;\r\ngoto err;\r\n}\r\nqup_i2c_read_fifo(qup, msg);\r\n} while (qup->pos < msg->len);\r\nerr:\r\ndisable_irq(qup->irq);\r\nqup->msg = NULL;\r\nreturn ret;\r\n}\r\nstatic int qup_i2c_xfer(struct i2c_adapter *adap,\r\nstruct i2c_msg msgs[],\r\nint num)\r\n{\r\nstruct qup_i2c_dev *qup = i2c_get_adapdata(adap);\r\nint ret, idx;\r\nret = pm_runtime_get_sync(qup->dev);\r\nif (ret < 0)\r\ngoto out;\r\nwritel(1, qup->base + QUP_SW_RESET);\r\nret = qup_i2c_poll_state(qup, QUP_RESET_STATE);\r\nif (ret)\r\ngoto out;\r\nwritel(I2C_MINI_CORE | I2C_N_VAL, qup->base + QUP_CONFIG);\r\nfor (idx = 0; idx < num; idx++) {\r\nif (msgs[idx].len == 0) {\r\nret = -EINVAL;\r\ngoto out;\r\n}\r\nif (qup_i2c_poll_state_i2c_master(qup)) {\r\nret = -EIO;\r\ngoto out;\r\n}\r\nif (msgs[idx].flags & I2C_M_RD)\r\nret = qup_i2c_read_one(qup, &msgs[idx]);\r\nelse\r\nret = qup_i2c_write_one(qup, &msgs[idx]);\r\nif (ret)\r\nbreak;\r\nret = qup_i2c_change_state(qup, QUP_RESET_STATE);\r\nif (ret)\r\nbreak;\r\n}\r\nif (ret == 0)\r\nret = num;\r\nout:\r\npm_runtime_mark_last_busy(qup->dev);\r\npm_runtime_put_autosuspend(qup->dev);\r\nreturn ret;\r\n}\r\nstatic u32 qup_i2c_func(struct i2c_adapter *adap)\r\n{\r\nreturn I2C_FUNC_I2C | (I2C_FUNC_SMBUS_EMUL & ~I2C_FUNC_SMBUS_QUICK);\r\n}\r\nstatic void qup_i2c_enable_clocks(struct qup_i2c_dev *qup)\r\n{\r\nclk_prepare_enable(qup->clk);\r\nclk_prepare_enable(qup->pclk);\r\n}\r\nstatic void qup_i2c_disable_clocks(struct qup_i2c_dev *qup)\r\n{\r\nu32 config;\r\nqup_i2c_change_state(qup, QUP_RESET_STATE);\r\nclk_disable_unprepare(qup->clk);\r\nconfig = readl(qup->base + QUP_CONFIG);\r\nconfig |= QUP_CLOCK_AUTO_GATE;\r\nwritel(config, qup->base + QUP_CONFIG);\r\nclk_disable_unprepare(qup->pclk);\r\n}\r\nstatic int qup_i2c_probe(struct platform_device *pdev)\r\n{\r\nstatic const int blk_sizes[] = {4, 16, 32};\r\nstruct device_node *node = pdev->dev.of_node;\r\nstruct qup_i2c_dev *qup;\r\nunsigned long one_bit_t;\r\nstruct resource *res;\r\nu32 io_mode, hw_ver, size;\r\nint ret, fs_div, hs_div;\r\nint src_clk_freq;\r\nu32 clk_freq = 100000;\r\nqup = devm_kzalloc(&pdev->dev, sizeof(*qup), GFP_KERNEL);\r\nif (!qup)\r\nreturn -ENOMEM;\r\nqup->dev = &pdev->dev;\r\ninit_completion(&qup->xfer);\r\nplatform_set_drvdata(pdev, qup);\r\nof_property_read_u32(node, "clock-frequency", &clk_freq);\r\nif (!clk_freq || clk_freq > 400000) {\r\ndev_err(qup->dev, "clock frequency not supported %d\n",\r\nclk_freq);\r\nreturn -EINVAL;\r\n}\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nqup->base = devm_ioremap_resource(qup->dev, res);\r\nif (IS_ERR(qup->base))\r\nreturn PTR_ERR(qup->base);\r\nqup->irq = platform_get_irq(pdev, 0);\r\nif (qup->irq < 0) {\r\ndev_err(qup->dev, "No IRQ defined\n");\r\nreturn qup->irq;\r\n}\r\nqup->clk = devm_clk_get(qup->dev, "core");\r\nif (IS_ERR(qup->clk)) {\r\ndev_err(qup->dev, "Could not get core clock\n");\r\nreturn PTR_ERR(qup->clk);\r\n}\r\nqup->pclk = devm_clk_get(qup->dev, "iface");\r\nif (IS_ERR(qup->pclk)) {\r\ndev_err(qup->dev, "Could not get iface clock\n");\r\nreturn PTR_ERR(qup->pclk);\r\n}\r\nqup_i2c_enable_clocks(qup);\r\nwritel(1, qup->base + QUP_SW_RESET);\r\nret = qup_i2c_poll_state_valid(qup);\r\nif (ret)\r\ngoto fail;\r\nret = devm_request_irq(qup->dev, qup->irq, qup_i2c_interrupt,\r\nIRQF_TRIGGER_HIGH, "i2c_qup", qup);\r\nif (ret) {\r\ndev_err(qup->dev, "Request %d IRQ failed\n", qup->irq);\r\ngoto fail;\r\n}\r\ndisable_irq(qup->irq);\r\nhw_ver = readl(qup->base + QUP_HW_VERSION);\r\ndev_dbg(qup->dev, "Revision %x\n", hw_ver);\r\nio_mode = readl(qup->base + QUP_IO_MODE);\r\nsize = QUP_OUTPUT_BLOCK_SIZE(io_mode);\r\nif (size >= ARRAY_SIZE(blk_sizes)) {\r\nret = -EIO;\r\ngoto fail;\r\n}\r\nqup->out_blk_sz = blk_sizes[size] / 2;\r\nsize = QUP_INPUT_BLOCK_SIZE(io_mode);\r\nif (size >= ARRAY_SIZE(blk_sizes)) {\r\nret = -EIO;\r\ngoto fail;\r\n}\r\nqup->in_blk_sz = blk_sizes[size] / 2;\r\nsize = QUP_OUTPUT_FIFO_SIZE(io_mode);\r\nqup->out_fifo_sz = qup->out_blk_sz * (2 << size);\r\nsize = QUP_INPUT_FIFO_SIZE(io_mode);\r\nqup->in_fifo_sz = qup->in_blk_sz * (2 << size);\r\nsrc_clk_freq = clk_get_rate(qup->clk);\r\nfs_div = ((src_clk_freq / clk_freq) / 2) - 3;\r\nhs_div = 3;\r\nqup->clk_ctl = (hs_div << 8) | (fs_div & 0xff);\r\none_bit_t = (USEC_PER_SEC / clk_freq) + 1;\r\nqup->one_byte_t = one_bit_t * 9;\r\ndev_dbg(qup->dev, "IN:block:%d, fifo:%d, OUT:block:%d, fifo:%d\n",\r\nqup->in_blk_sz, qup->in_fifo_sz,\r\nqup->out_blk_sz, qup->out_fifo_sz);\r\ni2c_set_adapdata(&qup->adap, qup);\r\nqup->adap.algo = &qup_i2c_algo;\r\nqup->adap.quirks = &qup_i2c_quirks;\r\nqup->adap.dev.parent = qup->dev;\r\nqup->adap.dev.of_node = pdev->dev.of_node;\r\nstrlcpy(qup->adap.name, "QUP I2C adapter", sizeof(qup->adap.name));\r\npm_runtime_set_autosuspend_delay(qup->dev, MSEC_PER_SEC);\r\npm_runtime_use_autosuspend(qup->dev);\r\npm_runtime_set_active(qup->dev);\r\npm_runtime_enable(qup->dev);\r\nret = i2c_add_adapter(&qup->adap);\r\nif (ret)\r\ngoto fail_runtime;\r\nreturn 0;\r\nfail_runtime:\r\npm_runtime_disable(qup->dev);\r\npm_runtime_set_suspended(qup->dev);\r\nfail:\r\nqup_i2c_disable_clocks(qup);\r\nreturn ret;\r\n}\r\nstatic int qup_i2c_remove(struct platform_device *pdev)\r\n{\r\nstruct qup_i2c_dev *qup = platform_get_drvdata(pdev);\r\ndisable_irq(qup->irq);\r\nqup_i2c_disable_clocks(qup);\r\ni2c_del_adapter(&qup->adap);\r\npm_runtime_disable(qup->dev);\r\npm_runtime_set_suspended(qup->dev);\r\nreturn 0;\r\n}\r\nstatic int qup_i2c_pm_suspend_runtime(struct device *device)\r\n{\r\nstruct qup_i2c_dev *qup = dev_get_drvdata(device);\r\ndev_dbg(device, "pm_runtime: suspending...\n");\r\nqup_i2c_disable_clocks(qup);\r\nreturn 0;\r\n}\r\nstatic int qup_i2c_pm_resume_runtime(struct device *device)\r\n{\r\nstruct qup_i2c_dev *qup = dev_get_drvdata(device);\r\ndev_dbg(device, "pm_runtime: resuming...\n");\r\nqup_i2c_enable_clocks(qup);\r\nreturn 0;\r\n}\r\nstatic int qup_i2c_suspend(struct device *device)\r\n{\r\nqup_i2c_pm_suspend_runtime(device);\r\nreturn 0;\r\n}\r\nstatic int qup_i2c_resume(struct device *device)\r\n{\r\nqup_i2c_pm_resume_runtime(device);\r\npm_runtime_mark_last_busy(device);\r\npm_request_autosuspend(device);\r\nreturn 0;\r\n}
