Classic Timing Analyzer report for hardware
Wed May 02 17:01:04 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.465 ns                         ; reset                            ; controlador:ctrl|state[0]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 39.610 ns                        ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionSelector           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.879 ns                        ; reset                            ; controlador:ctrl|state[1]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 30.60 MHz ( period = 32.680 ns ) ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 30.60 MHz ( period = 32.680 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 32.416 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.680 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 32.416 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.680 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 32.416 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.680 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 32.416 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.657 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 32.388 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.657 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 32.388 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.647 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 32.359 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.647 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 32.359 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.616 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 32.349 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.616 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 32.349 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.590 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 32.326 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.590 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 32.326 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.590 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 32.326 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.590 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 32.326 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.567 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 32.298 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.567 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 32.298 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.566 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 32.294 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.566 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 32.294 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.566 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 32.294 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.566 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 32.294 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.557 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 32.269 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.557 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 32.269 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.543 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 32.266 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.543 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 32.266 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.533 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 32.237 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.533 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 32.237 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.526 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 32.259 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.526 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 32.259 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.526 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 32.269 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.526 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 32.269 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.526 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 32.269 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.526 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 32.269 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.503 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 32.241 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.503 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 32.241 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.502 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 32.227 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.502 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 32.227 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.493 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 32.212 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.493 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 32.212 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.463 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 32.173 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.463 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 32.173 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.462 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 32.202 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.462 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 32.202 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.457 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 32.158 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.457 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 32.158 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.457 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 32.158 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.457 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 32.158 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.457 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 32.158 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.457 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 32.158 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.455 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 32.154 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.455 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 32.154 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.455 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 32.154 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.455 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 32.154 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.455 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 32.154 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.443 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 32.165 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.443 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 32.165 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.443 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 32.165 ns               ;
; N/A                                     ; 30.83 MHz ( period = 32.435 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 32.166 ns               ;
; N/A                                     ; 30.83 MHz ( period = 32.435 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 32.166 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.403 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 32.110 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.403 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 32.110 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.373 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 32.083 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.373 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 32.083 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.367 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 32.068 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.367 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 32.068 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.367 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 32.068 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.367 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 32.068 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.367 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 32.068 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.367 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 32.068 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.366 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 32.081 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.365 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 32.064 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.365 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 32.064 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.365 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 32.064 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.365 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 32.064 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.365 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 32.064 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.358 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:EPC|Saida[0]    ; clock      ; clock    ; None                        ; None                      ; 32.120 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.358 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:EPC|Saida[1]    ; clock      ; clock    ; None                        ; None                      ; 32.120 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.353 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 32.075 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.353 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 32.075 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.353 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 32.075 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.349 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 32.051 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.349 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 32.051 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.345 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 32.076 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.345 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 32.076 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.343 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 32.036 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.343 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 32.036 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.343 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 32.036 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.343 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 32.036 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.343 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 32.036 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.343 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 32.036 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.341 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 32.032 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.341 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 32.032 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.341 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 32.032 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.341 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 32.032 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.341 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 32.032 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.340 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 32.071 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.340 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 32.071 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.340 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 32.071 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.340 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 32.071 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.329 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 32.043 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.329 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 32.043 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.329 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 32.043 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.328 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 32.064 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.328 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 32.064 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.328 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 32.064 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.328 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 32.064 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.321 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 32.044 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.321 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 32.044 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.317 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 32.043 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.317 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 32.043 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.313 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 32.020 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.313 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 32.020 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.309 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 32.026 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.309 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 32.026 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.307 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 32.014 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.307 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 32.014 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.305 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 32.036 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.305 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 32.036 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 32.011 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 32.011 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 32.011 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 32.011 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 32.011 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 32.032 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 32.032 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 32.032 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 32.032 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 32.011 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.301 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 32.007 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.301 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 32.007 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.301 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 32.007 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.301 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 32.007 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.301 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 32.007 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.295 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 32.007 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.295 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 32.007 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.289 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 31.988 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.289 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 31.988 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.289 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 32.018 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.289 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 32.018 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.289 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 32.018 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.281 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 32.019 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.281 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 32.019 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.280 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 32.004 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.280 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 32.004 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.276 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 32.004 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.276 ns )                    ; controlador:ctrl|state[6]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 32.004 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.276 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 31.991 ns               ;
; N/A                                     ; 30.99 MHz ( period = 32.270 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 31.975 ns               ;
; N/A                                     ; 30.99 MHz ( period = 32.270 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 31.975 ns               ;
; N/A                                     ; 30.99 MHz ( period = 32.268 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:EPC|Saida[0]    ; clock      ; clock    ; None                        ; None                      ; 32.030 ns               ;
; N/A                                     ; 30.99 MHz ( period = 32.268 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:EPC|Saida[1]    ; clock      ; clock    ; None                        ; None                      ; 32.030 ns               ;
; N/A                                     ; 30.99 MHz ( period = 32.264 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 31.997 ns               ;
; N/A                                     ; 30.99 MHz ( period = 32.264 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 31.997 ns               ;
; N/A                                     ; 31.01 MHz ( period = 32.252 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 31.959 ns               ;
; N/A                                     ; 31.01 MHz ( period = 32.249 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 31.963 ns               ;
; N/A                                     ; 31.01 MHz ( period = 32.249 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 31.963 ns               ;
; N/A                                     ; 31.01 MHz ( period = 32.244 ns )                    ; controlador:ctrl|state[1]        ; Registrador:EPC|Saida[0]    ; clock      ; clock    ; None                        ; None                      ; 31.998 ns               ;
; N/A                                     ; 31.01 MHz ( period = 32.244 ns )                    ; controlador:ctrl|state[1]        ; Registrador:EPC|Saida[1]    ; clock      ; clock    ; None                        ; None                      ; 31.998 ns               ;
; N/A                                     ; 31.02 MHz ( period = 32.240 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 31.977 ns               ;
; N/A                                     ; 31.02 MHz ( period = 32.240 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 31.977 ns               ;
; N/A                                     ; 31.02 MHz ( period = 32.240 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 31.977 ns               ;
; N/A                                     ; 31.02 MHz ( period = 32.240 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 31.977 ns               ;
; N/A                                     ; 31.02 MHz ( period = 32.239 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 31.965 ns               ;
; N/A                                     ; 31.02 MHz ( period = 32.239 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 31.965 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.232 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 31.975 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.232 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 31.975 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.232 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 31.975 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.232 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 31.975 ns               ;
; N/A                                     ; 31.04 MHz ( period = 32.217 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 31.949 ns               ;
; N/A                                     ; 31.04 MHz ( period = 32.217 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 31.949 ns               ;
; N/A                                     ; 31.04 MHz ( period = 32.212 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 31.934 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.209 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 31.947 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.209 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 31.947 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.207 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 31.920 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.207 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 31.920 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.206 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; controlador:ctrl|state[4]   ; clock      ; clock    ; None                        ; None                      ; 31.975 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.204 ns )                    ; controlador:ctrl|state[3]        ; Registrador:EPC|Saida[0]    ; clock      ; clock    ; None                        ; None                      ; 31.973 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.204 ns )                    ; controlador:ctrl|state[3]        ; Registrador:EPC|Saida[1]    ; clock      ; clock    ; None                        ; None                      ; 31.973 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.199 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 31.918 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.199 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 31.918 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.199 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 31.935 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.199 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 31.935 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.199 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 31.935 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.199 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 31.935 ns               ;
; N/A                                     ; 31.07 MHz ( period = 32.190 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 31.927 ns               ;
; N/A                                     ; 31.07 MHz ( period = 32.190 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 31.927 ns               ;
; N/A                                     ; 31.07 MHz ( period = 32.190 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 31.927 ns               ;
; N/A                                     ; 31.07 MHz ( period = 32.190 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 31.927 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.176 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 31.910 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.176 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 31.907 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.176 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 31.907 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.176 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 31.910 ns               ;
; N/A                                     ; 31.09 MHz ( period = 32.168 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 31.908 ns               ;
; N/A                                     ; 31.09 MHz ( period = 32.168 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 31.908 ns               ;
; N/A                                     ; 31.09 MHz ( period = 32.167 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 31.899 ns               ;
; N/A                                     ; 31.09 MHz ( period = 32.167 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 31.899 ns               ;
; N/A                                     ; 31.09 MHz ( period = 32.166 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 31.878 ns               ;
; N/A                                     ; 31.09 MHz ( period = 32.166 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 31.878 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 31.870 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 31.870 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.135 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 31.868 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 2.465 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.593 ns   ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A   ; None         ; 1.483 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 1.254 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 1.254 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.127 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 1.127 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 39.610 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.597 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.520 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.507 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.496 ns  ; controlador:ctrl|state[1]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.483 ns  ; controlador:ctrl|state[1]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.456 ns  ; controlador:ctrl|state[3]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.443 ns  ; controlador:ctrl|state[3]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.270 ns  ; controlador:ctrl|state[6]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.258 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.257 ns  ; controlador:ctrl|state[6]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.245 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.233 ns  ; controlador:ctrl|state[2]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.220 ns  ; controlador:ctrl|state[2]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.170 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.162 ns  ; controlador:ctrl|state[5]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.157 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.149 ns  ; controlador:ctrl|state[5]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.129 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.120 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.116 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.107 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.993 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.989 ns  ; controlador:ctrl|state[0]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.980 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.976 ns  ; controlador:ctrl|state[0]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.857 ns  ; controlador:ctrl|state[4]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.844 ns  ; controlador:ctrl|state[4]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.785 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.772 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.727 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.714 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.625 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.612 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.330 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.327 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.317 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.264 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.251 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.237 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.213 ns  ; controlador:ctrl|state[1]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.173 ns  ; controlador:ctrl|state[3]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.987 ns  ; controlador:ctrl|state[6]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.975 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.950 ns  ; controlador:ctrl|state[2]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.887 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.879 ns  ; controlador:ctrl|state[5]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.846 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.837 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.710 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.706 ns  ; controlador:ctrl|state[0]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.574 ns  ; controlador:ctrl|state[4]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.502 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.471 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.444 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.381 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.357 ns  ; controlador:ctrl|state[1]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.342 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.317 ns  ; controlador:ctrl|state[3]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.131 ns  ; controlador:ctrl|state[6]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.119 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.094 ns  ; controlador:ctrl|state[2]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.047 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.031 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.023 ns  ; controlador:ctrl|state[5]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.990 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.981 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.981 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 36.854 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.850 ns  ; controlador:ctrl|state[0]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.718 ns  ; controlador:ctrl|state[4]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.698 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.675 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.646 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.608 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.588 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.585 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.584 ns  ; controlador:ctrl|state[1]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.561 ns  ; controlador:ctrl|state[1]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.544 ns  ; controlador:ctrl|state[3]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.521 ns  ; controlador:ctrl|state[3]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.486 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.374 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.358 ns  ; controlador:ctrl|state[6]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.346 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.335 ns  ; controlador:ctrl|state[6]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.323 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.321 ns  ; controlador:ctrl|state[2]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.298 ns  ; controlador:ctrl|state[2]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.284 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.260 ns  ; controlador:ctrl|state[1]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.258 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.250 ns  ; controlador:ctrl|state[5]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.235 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.227 ns  ; controlador:ctrl|state[5]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.220 ns  ; controlador:ctrl|state[3]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.217 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.208 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.194 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.191 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.185 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.125 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.081 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.077 ns  ; controlador:ctrl|state[0]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.058 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.054 ns  ; controlador:ctrl|state[0]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.034 ns  ; controlador:ctrl|state[6]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.022 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.997 ns  ; controlador:ctrl|state[2]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.945 ns  ; controlador:ctrl|state[4]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 35.934 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.926 ns  ; controlador:ctrl|state[5]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.922 ns  ; controlador:ctrl|state[4]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.893 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.884 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.873 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 35.850 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.815 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 35.792 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.757 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.753 ns  ; controlador:ctrl|state[0]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.748 ns  ; Registrador:B|Saida[1]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 35.735 ns  ; Registrador:B|Saida[1]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 35.713 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 35.690 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.621 ns  ; controlador:ctrl|state[4]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.549 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.537 ns  ; Registrador:B|Saida[0]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 35.524 ns  ; Registrador:B|Saida[0]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 35.491 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.448 ns  ; RegDesloc:Deslocamento|temp[0]   ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 35.435 ns  ; RegDesloc:Deslocamento|temp[0]   ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 35.418 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 35.395 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.389 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.352 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 35.329 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.208 ns  ; RegDesloc:Deslocamento|temp[2]   ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 35.195 ns  ; RegDesloc:Deslocamento|temp[2]   ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 35.123 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 35.094 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.062 ns  ; Registrador:PCreg|Saida[0]       ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 35.049 ns  ; Registrador:PCreg|Saida[0]       ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 35.033 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 35.028 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.009 ns  ; controlador:ctrl|state[1]        ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.969 ns  ; controlador:ctrl|state[3]        ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.952 ns  ; RegDesloc:Deslocamento|temp[1]   ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 34.942 ns  ; Registrador:B|Saida[3]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 34.939 ns  ; RegDesloc:Deslocamento|temp[1]   ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 34.929 ns  ; Registrador:B|Saida[3]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 34.828 ns  ; Registrador:A|Saida[1]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 34.815 ns  ; Registrador:A|Saida[1]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 34.783 ns  ; controlador:ctrl|state[6]        ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.771 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.746 ns  ; controlador:ctrl|state[2]        ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.697 ns  ; Registrador:B|Saida[2]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 34.684 ns  ; Registrador:B|Saida[2]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 34.683 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.675 ns  ; controlador:ctrl|state[5]        ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.642 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.633 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.527 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.506 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.502 ns  ; controlador:ctrl|state[0]        ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.492 ns  ; Registrador:PCreg|Saida[1]       ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 34.479 ns  ; Registrador:PCreg|Saida[1]       ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 34.471 ns  ; Registrador:A|Saida[0]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 34.465 ns  ; Registrador:B|Saida[1]           ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 34.458 ns  ; Registrador:A|Saida[0]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 34.437 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.413 ns  ; controlador:ctrl|state[1]        ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.413 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[21]             ; clock      ;
; N/A                                     ; None                                                ; 34.373 ns  ; controlador:ctrl|state[3]        ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.370 ns  ; controlador:ctrl|state[4]        ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.323 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[21]             ; clock      ;
; N/A                                     ; None                                                ; 34.299 ns  ; controlador:ctrl|state[1]        ; Alu[21]             ; clock      ;
; N/A                                     ; None                                                ; 34.298 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.259 ns  ; controlador:ctrl|state[3]        ; Alu[21]             ; clock      ;
; N/A                                     ; None                                                ; 34.254 ns  ; Registrador:B|Saida[0]           ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 34.240 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.187 ns  ; controlador:ctrl|state[6]        ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.175 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.165 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 34.150 ns  ; controlador:ctrl|state[2]        ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.138 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 34.092 ns  ; Registrador:B|Saida[4]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 34.087 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.079 ns  ; Registrador:B|Saida[4]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 34.079 ns  ; controlador:ctrl|state[5]        ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.073 ns  ; controlador:ctrl|state[6]        ; Alu[21]             ; clock      ;
; N/A                                     ; None                                                ; 34.061 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[21]             ; clock      ;
; N/A                                     ; None                                                ; 34.046 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.037 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26]             ; clock      ;
; N/A                                     ; None                                                ; 34.036 ns  ; controlador:ctrl|state[2]        ; Alu[21]             ; clock      ;
; N/A                                     ; None                                                ; 33.973 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[21]             ; clock      ;
; N/A                                     ; None                                                ; 33.965 ns  ; controlador:ctrl|state[5]        ; Alu[21]             ; clock      ;
; N/A                                     ; None                                                ; 33.942 ns  ; Registrador:A|Saida[2]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 33.932 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[21]             ; clock      ;
; N/A                                     ; None                                                ; 33.929 ns  ; Registrador:A|Saida[2]           ; ExceptionAddress[0] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.879 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -0.879 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -1.006 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -1.006 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -1.235 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -1.345 ns ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A           ; None        ; -2.217 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 02 17:01:03 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 30.6 MHz between source register "Instr_Reg:inst_reg|Instr31_26[3]" and destination register "Registrador:PCreg|Saida[8]" (period= 32.68 ns)
    Info: + Longest register to register delay is 32.416 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y32_N31; Fanout = 18; REG Node = 'Instr_Reg:inst_reg|Instr31_26[3]'
        Info: 2: + IC(0.605 ns) + CELL(0.455 ns) = 1.060 ns; Loc. = LCCOMB_X59_Y32_N24; Fanout = 4; COMB Node = 'controlador:ctrl|Selector13~13'
        Info: 3: + IC(0.535 ns) + CELL(0.521 ns) = 2.116 ns; Loc. = LCCOMB_X59_Y32_N20; Fanout = 1; COMB Node = 'controlador:ctrl|Selector13~14'
        Info: 4: + IC(0.876 ns) + CELL(0.322 ns) = 3.314 ns; Loc. = LCCOMB_X58_Y31_N0; Fanout = 4; COMB Node = 'controlador:ctrl|Selector13~17'
        Info: 5: + IC(0.551 ns) + CELL(0.178 ns) = 4.043 ns; Loc. = LCCOMB_X58_Y32_N22; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux1~7'
        Info: 6: + IC(0.869 ns) + CELL(0.178 ns) = 5.090 ns; Loc. = LCCOMB_X57_Y31_N28; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux1~5'
        Info: 7: + IC(0.296 ns) + CELL(0.178 ns) = 5.564 ns; Loc. = LCCOMB_X57_Y31_N6; Fanout = 76; COMB Node = 'AluControl:AluControl|Mux1~6'
        Info: 8: + IC(0.344 ns) + CELL(0.545 ns) = 6.453 ns; Loc. = LCCOMB_X57_Y31_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~18'
        Info: 9: + IC(0.297 ns) + CELL(0.319 ns) = 7.069 ns; Loc. = LCCOMB_X57_Y31_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~19'
        Info: 10: + IC(0.306 ns) + CELL(0.319 ns) = 7.694 ns; Loc. = LCCOMB_X57_Y31_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~20'
        Info: 11: + IC(0.308 ns) + CELL(0.178 ns) = 8.180 ns; Loc. = LCCOMB_X57_Y31_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~21'
        Info: 12: + IC(0.894 ns) + CELL(0.322 ns) = 9.396 ns; Loc. = LCCOMB_X57_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~26'
        Info: 13: + IC(0.895 ns) + CELL(0.319 ns) = 10.610 ns; Loc. = LCCOMB_X57_Y31_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~74'
        Info: 14: + IC(0.306 ns) + CELL(0.178 ns) = 11.094 ns; Loc. = LCCOMB_X57_Y31_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[6]~29'
        Info: 15: + IC(0.898 ns) + CELL(0.322 ns) = 12.314 ns; Loc. = LCCOMB_X57_Y33_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~34'
        Info: 16: + IC(0.301 ns) + CELL(0.178 ns) = 12.793 ns; Loc. = LCCOMB_X57_Y33_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~35'
        Info: 17: + IC(0.308 ns) + CELL(0.322 ns) = 13.423 ns; Loc. = LCCOMB_X57_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~38'
        Info: 18: + IC(0.311 ns) + CELL(0.322 ns) = 14.056 ns; Loc. = LCCOMB_X57_Y33_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[10]~39'
        Info: 19: + IC(0.315 ns) + CELL(0.322 ns) = 14.693 ns; Loc. = LCCOMB_X57_Y33_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~42'
        Info: 20: + IC(0.303 ns) + CELL(0.319 ns) = 15.315 ns; Loc. = LCCOMB_X57_Y33_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~43'
        Info: 21: + IC(1.183 ns) + CELL(0.322 ns) = 16.820 ns; Loc. = LCCOMB_X54_Y35_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~44'
        Info: 22: + IC(0.309 ns) + CELL(0.178 ns) = 17.307 ns; Loc. = LCCOMB_X54_Y35_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~46'
        Info: 23: + IC(0.306 ns) + CELL(0.521 ns) = 18.134 ns; Loc. = LCCOMB_X54_Y35_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~47'
        Info: 24: + IC(0.312 ns) + CELL(0.178 ns) = 18.624 ns; Loc. = LCCOMB_X54_Y35_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~48'
        Info: 25: + IC(0.311 ns) + CELL(0.322 ns) = 19.257 ns; Loc. = LCCOMB_X54_Y35_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~50'
        Info: 26: + IC(0.312 ns) + CELL(0.178 ns) = 19.747 ns; Loc. = LCCOMB_X54_Y35_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~52'
        Info: 27: + IC(0.308 ns) + CELL(0.322 ns) = 20.377 ns; Loc. = LCCOMB_X54_Y35_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~53'
        Info: 28: + IC(0.312 ns) + CELL(0.178 ns) = 20.867 ns; Loc. = LCCOMB_X54_Y35_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~54'
        Info: 29: + IC(0.312 ns) + CELL(0.322 ns) = 21.501 ns; Loc. = LCCOMB_X54_Y35_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~56'
        Info: 30: + IC(0.313 ns) + CELL(0.319 ns) = 22.133 ns; Loc. = LCCOMB_X54_Y35_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~58'
        Info: 31: + IC(0.310 ns) + CELL(0.322 ns) = 22.765 ns; Loc. = LCCOMB_X54_Y35_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~59'
        Info: 32: + IC(0.857 ns) + CELL(0.178 ns) = 23.800 ns; Loc. = LCCOMB_X50_Y35_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~60'
        Info: 33: + IC(0.315 ns) + CELL(0.322 ns) = 24.437 ns; Loc. = LCCOMB_X50_Y35_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~62'
        Info: 34: + IC(0.556 ns) + CELL(0.178 ns) = 25.171 ns; Loc. = LCCOMB_X51_Y35_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~63'
        Info: 35: + IC(0.335 ns) + CELL(0.545 ns) = 26.051 ns; Loc. = LCCOMB_X51_Y35_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~65'
        Info: 36: + IC(0.308 ns) + CELL(0.322 ns) = 26.681 ns; Loc. = LCCOMB_X51_Y35_N10; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~67'
        Info: 37: + IC(0.302 ns) + CELL(0.178 ns) = 27.161 ns; Loc. = LCCOMB_X51_Y35_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[29]~68'
        Info: 38: + IC(0.320 ns) + CELL(0.322 ns) = 27.803 ns; Loc. = LCCOMB_X51_Y35_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[31]~71'
        Info: 39: + IC(0.568 ns) + CELL(0.178 ns) = 28.549 ns; Loc. = LCCOMB_X52_Y35_N14; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[31]~72'
        Info: 40: + IC(0.325 ns) + CELL(0.322 ns) = 29.196 ns; Loc. = LCCOMB_X52_Y35_N26; Fanout = 2; COMB Node = 'controlador:ctrl|Selector11~1'
        Info: 41: + IC(0.317 ns) + CELL(0.178 ns) = 29.691 ns; Loc. = LCCOMB_X52_Y35_N8; Fanout = 2; COMB Node = 'comb~7'
        Info: 42: + IC(0.551 ns) + CELL(0.278 ns) = 30.520 ns; Loc. = LCCOMB_X51_Y35_N2; Fanout = 28; COMB Node = 'comb~9'
        Info: 43: + IC(1.138 ns) + CELL(0.758 ns) = 32.416 ns; Loc. = LCFF_X59_Y35_N17; Fanout = 4; REG Node = 'Registrador:PCreg|Saida[8]'
        Info: Total cell delay = 12.718 ns ( 39.23 % )
        Info: Total interconnect delay = 19.698 ns ( 60.77 % )
    Info: - Smallest clock skew is -0.025 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.054 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.302 ns) + CELL(0.602 ns) = 3.054 ns; Loc. = LCFF_X59_Y35_N17; Fanout = 4; REG Node = 'Registrador:PCreg|Saida[8]'
            Info: Total cell delay = 1.628 ns ( 53.31 % )
            Info: Total interconnect delay = 1.426 ns ( 46.69 % )
        Info: - Longest clock path from clock "clock" to source register is 3.079 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.327 ns) + CELL(0.602 ns) = 3.079 ns; Loc. = LCFF_X59_Y32_N31; Fanout = 18; REG Node = 'Instr_Reg:inst_reg|Instr31_26[3]'
            Info: Total cell delay = 1.628 ns ( 52.87 % )
            Info: Total interconnect delay = 1.451 ns ( 47.13 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[0]" (data pin = "reset", clock pin = "clock") is 2.465 ns
    Info: + Longest pin to register delay is 5.589 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.689 ns) + CELL(0.322 ns) = 4.037 ns; Loc. = LCCOMB_X60_Y32_N28; Fanout = 1; COMB Node = 'controlador:ctrl|state~25'
        Info: 3: + IC(1.139 ns) + CELL(0.413 ns) = 5.589 ns; Loc. = LCFF_X59_Y31_N19; Fanout = 78; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.761 ns ( 31.51 % )
        Info: Total interconnect delay = 3.828 ns ( 68.49 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.086 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.334 ns) + CELL(0.602 ns) = 3.086 ns; Loc. = LCFF_X59_Y31_N19; Fanout = 78; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.628 ns ( 52.75 % )
        Info: Total interconnect delay = 1.458 ns ( 47.25 % )
Info: tco from clock "clock" to destination pin "ExceptionSelector" through register "Instr_Reg:inst_reg|Instr31_26[3]" is 39.610 ns
    Info: + Longest clock path from clock "clock" to source register is 3.079 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.327 ns) + CELL(0.602 ns) = 3.079 ns; Loc. = LCFF_X59_Y32_N31; Fanout = 18; REG Node = 'Instr_Reg:inst_reg|Instr31_26[3]'
        Info: Total cell delay = 1.628 ns ( 52.87 % )
        Info: Total interconnect delay = 1.451 ns ( 47.13 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 36.254 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y32_N31; Fanout = 18; REG Node = 'Instr_Reg:inst_reg|Instr31_26[3]'
        Info: 2: + IC(0.605 ns) + CELL(0.455 ns) = 1.060 ns; Loc. = LCCOMB_X59_Y32_N24; Fanout = 4; COMB Node = 'controlador:ctrl|Selector13~13'
        Info: 3: + IC(0.535 ns) + CELL(0.521 ns) = 2.116 ns; Loc. = LCCOMB_X59_Y32_N20; Fanout = 1; COMB Node = 'controlador:ctrl|Selector13~14'
        Info: 4: + IC(0.876 ns) + CELL(0.322 ns) = 3.314 ns; Loc. = LCCOMB_X58_Y31_N0; Fanout = 4; COMB Node = 'controlador:ctrl|Selector13~17'
        Info: 5: + IC(0.551 ns) + CELL(0.178 ns) = 4.043 ns; Loc. = LCCOMB_X58_Y32_N22; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux1~7'
        Info: 6: + IC(0.869 ns) + CELL(0.178 ns) = 5.090 ns; Loc. = LCCOMB_X57_Y31_N28; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux1~5'
        Info: 7: + IC(0.296 ns) + CELL(0.178 ns) = 5.564 ns; Loc. = LCCOMB_X57_Y31_N6; Fanout = 76; COMB Node = 'AluControl:AluControl|Mux1~6'
        Info: 8: + IC(0.344 ns) + CELL(0.545 ns) = 6.453 ns; Loc. = LCCOMB_X57_Y31_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~18'
        Info: 9: + IC(0.297 ns) + CELL(0.319 ns) = 7.069 ns; Loc. = LCCOMB_X57_Y31_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~19'
        Info: 10: + IC(0.306 ns) + CELL(0.319 ns) = 7.694 ns; Loc. = LCCOMB_X57_Y31_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~20'
        Info: 11: + IC(0.308 ns) + CELL(0.178 ns) = 8.180 ns; Loc. = LCCOMB_X57_Y31_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~21'
        Info: 12: + IC(0.894 ns) + CELL(0.322 ns) = 9.396 ns; Loc. = LCCOMB_X57_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~26'
        Info: 13: + IC(0.895 ns) + CELL(0.319 ns) = 10.610 ns; Loc. = LCCOMB_X57_Y31_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~74'
        Info: 14: + IC(0.306 ns) + CELL(0.178 ns) = 11.094 ns; Loc. = LCCOMB_X57_Y31_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[6]~29'
        Info: 15: + IC(0.898 ns) + CELL(0.322 ns) = 12.314 ns; Loc. = LCCOMB_X57_Y33_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~34'
        Info: 16: + IC(0.301 ns) + CELL(0.178 ns) = 12.793 ns; Loc. = LCCOMB_X57_Y33_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~35'
        Info: 17: + IC(0.308 ns) + CELL(0.322 ns) = 13.423 ns; Loc. = LCCOMB_X57_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~38'
        Info: 18: + IC(0.311 ns) + CELL(0.322 ns) = 14.056 ns; Loc. = LCCOMB_X57_Y33_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[10]~39'
        Info: 19: + IC(0.315 ns) + CELL(0.322 ns) = 14.693 ns; Loc. = LCCOMB_X57_Y33_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~42'
        Info: 20: + IC(0.303 ns) + CELL(0.319 ns) = 15.315 ns; Loc. = LCCOMB_X57_Y33_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~43'
        Info: 21: + IC(1.183 ns) + CELL(0.322 ns) = 16.820 ns; Loc. = LCCOMB_X54_Y35_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~44'
        Info: 22: + IC(0.309 ns) + CELL(0.178 ns) = 17.307 ns; Loc. = LCCOMB_X54_Y35_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~46'
        Info: 23: + IC(0.306 ns) + CELL(0.521 ns) = 18.134 ns; Loc. = LCCOMB_X54_Y35_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~47'
        Info: 24: + IC(0.312 ns) + CELL(0.178 ns) = 18.624 ns; Loc. = LCCOMB_X54_Y35_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~48'
        Info: 25: + IC(0.311 ns) + CELL(0.322 ns) = 19.257 ns; Loc. = LCCOMB_X54_Y35_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~50'
        Info: 26: + IC(0.312 ns) + CELL(0.178 ns) = 19.747 ns; Loc. = LCCOMB_X54_Y35_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~52'
        Info: 27: + IC(0.308 ns) + CELL(0.322 ns) = 20.377 ns; Loc. = LCCOMB_X54_Y35_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~53'
        Info: 28: + IC(0.312 ns) + CELL(0.178 ns) = 20.867 ns; Loc. = LCCOMB_X54_Y35_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~54'
        Info: 29: + IC(0.312 ns) + CELL(0.322 ns) = 21.501 ns; Loc. = LCCOMB_X54_Y35_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~56'
        Info: 30: + IC(0.313 ns) + CELL(0.319 ns) = 22.133 ns; Loc. = LCCOMB_X54_Y35_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~58'
        Info: 31: + IC(0.310 ns) + CELL(0.322 ns) = 22.765 ns; Loc. = LCCOMB_X54_Y35_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~59'
        Info: 32: + IC(0.857 ns) + CELL(0.178 ns) = 23.800 ns; Loc. = LCCOMB_X50_Y35_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~60'
        Info: 33: + IC(0.315 ns) + CELL(0.322 ns) = 24.437 ns; Loc. = LCCOMB_X50_Y35_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~62'
        Info: 34: + IC(0.556 ns) + CELL(0.178 ns) = 25.171 ns; Loc. = LCCOMB_X51_Y35_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~63'
        Info: 35: + IC(0.335 ns) + CELL(0.545 ns) = 26.051 ns; Loc. = LCCOMB_X51_Y35_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~65'
        Info: 36: + IC(0.308 ns) + CELL(0.322 ns) = 26.681 ns; Loc. = LCCOMB_X51_Y35_N10; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~67'
        Info: 37: + IC(0.302 ns) + CELL(0.178 ns) = 27.161 ns; Loc. = LCCOMB_X51_Y35_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[29]~68'
        Info: 38: + IC(0.320 ns) + CELL(0.322 ns) = 27.803 ns; Loc. = LCCOMB_X51_Y35_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[31]~71'
        Info: 39: + IC(0.568 ns) + CELL(0.178 ns) = 28.549 ns; Loc. = LCCOMB_X52_Y35_N14; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[31]~72'
        Info: 40: + IC(0.523 ns) + CELL(0.544 ns) = 29.616 ns; Loc. = LCCOMB_X52_Y35_N0; Fanout = 3; COMB Node = 'controlador:ctrl|ExceptionSelector~1'
        Info: 41: + IC(3.612 ns) + CELL(3.026 ns) = 36.254 ns; Loc. = PIN_AJ24; Fanout = 0; PIN Node = 'ExceptionSelector'
        Info: Total cell delay = 14.752 ns ( 40.69 % )
        Info: Total interconnect delay = 21.502 ns ( 59.31 % )
Info: th for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is -0.879 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.087 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.335 ns) + CELL(0.602 ns) = 3.087 ns; Loc. = LCFF_X60_Y31_N3; Fanout = 79; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 52.74 % )
        Info: Total interconnect delay = 1.459 ns ( 47.26 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.252 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.646 ns) + CELL(0.580 ns) = 4.252 ns; Loc. = LCFF_X60_Y31_N3; Fanout = 79; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.606 ns ( 37.77 % )
        Info: Total interconnect delay = 2.646 ns ( 62.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Wed May 02 17:01:04 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


