```
`default_nettype none     // Disable implicit nets. Reduces some types of bugs.
module top_module( 
    input wire [15:0] in,
    output wire [7:0] out_hi,
    output wire [7:0] out_lo );

// Split the input into lower and upper bytes
assign out_lo = in[7:0];   // Lower byte
assign out_hi = in[15:8];  // Upper byte

endmodule
```