# Five-Stage-Pipeline-CPU
An Five-Stage Pipeline CPU written in verilog, can execute several MIPS instructions.
