
---------- Begin Simulation Statistics ----------
simSeconds                                   1.706017                       # Number of seconds simulated (Second)
simTicks                                 1706017473000                       # Number of ticks simulated (Tick)
finalTick                                1706017473000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    988.99                       # Real time elapsed on the host (Second)
hostTickRate                               1725012381                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8568476                       # Number of bytes of host memory used (Byte)
simInsts                                    239834775                       # Number of instructions simulated (Count)
simOps                                      262315950                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   242505                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     265237                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1706017987                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.106880                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.140709                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       275358154                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   515788                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      290731181                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3114                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             13557991                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          12093576                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              102624                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           983720225                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.295543                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.910076                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 842297045     85.62%     85.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  72211976      7.34%     92.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  31926564      3.25%     96.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  15656791      1.59%     97.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   9516890      0.97%     98.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   5285462      0.54%     99.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   4828719      0.49%     99.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1745704      0.18%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    251074      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             983720225                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  138306      5.37%      5.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  24514      0.95%      6.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      19      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               523793     20.35%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    2      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     10      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 524375     20.38%     47.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1362523     52.94%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           23      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     185821186     63.92%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       746269      0.26%     64.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        262153      0.09%     64.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1441790      0.50%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       294915      0.10%     64.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      1834496      0.63%     65.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      1835008      0.63%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      1572864      0.54%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          513      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      2563953      0.88%     67.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           58      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        19834      0.01%     67.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp         1325      0.00%     67.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     67.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       131657      0.05%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        32768      0.01%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        65543      0.02%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu         1234      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix          1152      0.00%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov        18432      0.01%     67.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP       131072      0.05%     67.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     62636463     21.54%     89.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     31318471     10.77%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      290731181                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.170415                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2573542                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.008852                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1523882699                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               267368255                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       249123965                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 43876544                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                22162617                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        19629480                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   270833928                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    22470772                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       73104574                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                 543364504                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.32                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.43                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.04                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                    702042                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                        39145502                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       722297762                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       43737570                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      32380975                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       765203                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2849152                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2564544      4.86%      4.86% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2434993      4.61%      9.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       130927      0.25%      9.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     42627752     80.77%     90.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      4750700      9.00%     99.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       270874      0.51%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       52779790                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       261306      6.59%      6.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       132188      3.33%      9.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect       130490      3.29%     13.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      3398051     85.64%     98.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        45592      1.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           49      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       3967676                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          148      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          339      0.05%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           50      0.01%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       735424     99.89%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          212      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           65      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       736238                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2303238      4.72%      4.72% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2302805      4.72%      9.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          437      0.00%      9.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     39229701     80.37%     89.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      4705108      9.64%     99.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       270825      0.55%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     48812114                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          238      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           50      0.01%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       727364     99.93%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          135      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           65      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       727852                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond       464725    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total       464725                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          238      0.09%      0.09% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           50      0.02%      0.11% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond       262639     99.81%     99.92% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          135      0.05%     99.98% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.98% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           65      0.02%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total       263127                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     26385833     49.99%     49.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     23558266     44.64%     94.63% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2564544      4.86%     99.49% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       271147      0.51%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     52779790                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       436958     59.35%     59.35% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       299132     40.63%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          148      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       736238                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          42627752                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     16741870                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            736238                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         262906                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             52779790                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               436843                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                30207177                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.572325                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          263255                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          401801                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             271147                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           130654                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2564544      4.86%      4.86% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2434993      4.61%      9.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       130927      0.25%      9.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     42627752     80.77%     90.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      4750700      9.00%     99.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       270874      0.51%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     52779790                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2564544     11.36%     11.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          513      0.00%     11.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       130927      0.58%     11.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     19605398     86.85%     98.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          357      0.00%     98.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       270874      1.20%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      22572613                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          339      0.08%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       436292     99.87%     99.95% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          212      0.05%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       436843                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          339      0.08%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       436292     99.87%     99.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          212      0.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       436843                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1706017473000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       401801                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       271147                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       130654                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          115                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       401916                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2827226                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2827222                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             523984                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2303238                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2303238                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        13558832                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          413164                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            735687                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    981735471                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.267417                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.048872                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       876997816     89.33%     89.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        50658142      5.16%     94.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        21526674      2.19%     96.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9996775      1.02%     97.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         7044159      0.72%     98.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         2512426      0.26%     98.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2289883      0.23%     98.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1323851      0.13%     99.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         9385745      0.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    981735471                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      262294                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2303242                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           23      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    179636719     68.42%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       746269      0.28%     68.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       262150      0.10%     68.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1441790      0.55%     69.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       294913      0.11%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      1834496      0.70%     70.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      1835008      0.70%     70.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      1572864      0.60%     71.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          513      0.00%     71.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      2563918      0.98%     72.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     72.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           58      0.00%     72.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        18159      0.01%     72.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp         1116      0.00%     72.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     72.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       131650      0.05%     72.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        32768      0.01%     72.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        65536      0.02%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu         1026      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix         1152      0.00%     72.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov        18432      0.01%     72.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP       131072      0.05%     72.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     40768533     15.53%     88.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     31174629     11.87%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    262532796                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       9385745                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            240051621                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              262532796                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      239834775                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        262315950                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.106880                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.140709                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           71943162                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         223321388                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         40768533                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        30912355                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          19626963                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           23      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    179636719     68.42%     68.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       746269      0.28%     68.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       262150      0.10%     68.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      1441790      0.55%     69.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       294913      0.11%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      1834496      0.70%     70.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult      1835008      0.70%     70.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc      1572864      0.60%     71.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          513      0.00%     71.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc      2563918      0.98%     72.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     72.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           58      0.00%     72.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        18159      0.01%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1116      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       131650      0.05%     72.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     72.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        32768      0.01%     72.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        65536      0.02%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu         1026      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix         1152      0.00%     72.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov        18432      0.01%     72.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP       131072      0.05%     72.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     40768533     15.53%     88.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     31174629     11.87%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    262532796                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     48812114                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     46237614                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2574500                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     39229701                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      9582413                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2303242                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2303238                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                897183201                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              32977345                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  52271326                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                453464                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 834889                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             23314835                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   556                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              278170503                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2251                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           290029139                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                218422                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         50286093                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        62490800                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       31318417                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.170004                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      104077440                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     102382524                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     297038157                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    151130490                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          93809217                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     77571205                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      7865127                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads      1402733                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites         2442                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads      20287643                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites     13875620                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           26393957                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      55277755                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1670880                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                13097                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles       732582                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  30258208                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                701555                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          983720225                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.284643                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.325455                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                930615973     94.60%     94.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  5485478      0.56%     95.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  4211259      0.43%     95.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  5595554      0.57%     96.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4898626      0.50%     96.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  7755169      0.79%     97.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3843463      0.39%     97.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2634644      0.27%     98.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 18680059      1.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            983720225                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             256926535                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.150600                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           52779790                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.030937                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    926861351                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    834889                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1648678                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    37402                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              276092364                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  743                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 43737570                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                32380975                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                515788                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      5502                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    10157                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          98939                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         311927                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       440917                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               752844                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                268768366                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               268753445                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 140999186                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 256130921                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.157533                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.550497                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                     1675247                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2969037                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   12                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               98939                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1206346                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               444434                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               28168347                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           40628991                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             62.973916                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            35.820490                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1660170      4.09%      4.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              3892394      9.58%     13.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                28603      0.07%     13.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.00%     13.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59             17308321     42.60%     56.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              5414199     13.33%     69.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              3972282      9.78%     79.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              3055088      7.52%     86.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99              1625028      4.00%     90.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            1211384      2.98%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             564142      1.39%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             784035      1.93%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             469926      1.16%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             103627      0.26%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              76952      0.19%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             121221      0.30%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              23013      0.06%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               8912      0.02%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3377      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1939      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1214      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1106      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                274      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                180      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                871      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               2105      0.01%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               3699      0.01%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               8038      0.02%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              20065      0.05%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           266822      0.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             40628991                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores          76118545                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1706017473000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1706017473000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1706017473000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1706017473000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1706017473000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 834889                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                897670512                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2379144                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       28241506                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  52161788                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2432386                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              277613481                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 23934                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1337681                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    233                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  73786                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           89997                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           313444291                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   483225754                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                285469430                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 21254833                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups               871139                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.matLookups                   254974                       # Number of matrix rename lookups (Count)
system.cpu.rename.committedMaps             296022392                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 17421899                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  525096                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 294                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5960607                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned               147403171                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                       1248432501                       # The number of ROB reads (Count)
system.cpu.rob.writes                       554168014                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                239834775                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  262315950                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   221                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  30258206.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  38052137.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.006624997750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          8757                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          8757                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            157282959                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              132602                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     72169708                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    31193072                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   72169708                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  31193072                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 4000048                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               31052389                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.50                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                        101                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                7664009                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 524361                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                8168714                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3               17189481                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                8005323                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               30617820                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0               1497754                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    19                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               5800681                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              23857748                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                 18432                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 18438                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 27499968                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 19390708                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  9484700                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  3877275                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                  2037799                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                  1120403                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                  1134708                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   857770                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   701949                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   141910                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                  137794                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                  137453                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                  138867                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                  200594                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                  219233                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                  156715                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                  202910                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                  164196                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                  289873                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                  185624                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                   39014                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                   25353                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                   22231                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                    2534                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                      61                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    5007                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    5968                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    6604                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    7289                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    7799                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    8513                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    7568                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    7845                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    7957                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    7991                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    8041                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    7924                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    7895                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    7981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    8110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    8481                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    1208                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                    1335                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                    1207                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                    1247                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                    1202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                    1314                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                    1252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                    1119                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                    1287                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     988                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     939                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     792                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     817                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                     641                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     614                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                     487                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     442                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                     372                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                     376                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                     324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                     304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                     281                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                     226                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                     164                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                     131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      94                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                      59                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                     125                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         8757                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     7784.560580                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     808.403283                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   11808.848044                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047          4566     52.14%     52.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095          750      8.56%     60.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143          172      1.96%     62.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191         1307     14.93%     77.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239           39      0.45%     78.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287           39      0.45%     78.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335          172      1.96%     80.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383          330      3.77%     84.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431           19      0.22%     84.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479           29      0.33%     84.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527           91      1.04%     85.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575           20      0.23%     86.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623           16      0.18%     86.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671           48      0.55%     86.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719          113      1.29%     88.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767           63      0.72%     88.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815          115      1.31%     90.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863          781      8.92%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-38911           86      0.98%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::63488-65535            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           8757                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         8757                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.062236                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.054924                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.531455                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8614     98.37%     98.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                23      0.26%     98.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 4      0.05%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                25      0.29%     98.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                47      0.54%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                25      0.29%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                13      0.15%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 4      0.05%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                 1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           8757                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                256003072                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               2263147178                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             216742510                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1326567408.49218726                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               127045891.04756491                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1706017452000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16505.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   1936525184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    299693425                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      1437914                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1135114507.704693317413                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 175668438.186037272215                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 842848.342855161405                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     30258206                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     41911502                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     31193072                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 793988793500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 1516428380750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 50800774404750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26240.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     36181.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1628591.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   1936525184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    326621994                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      2263147178                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   1936525184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   1936525184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    215693266                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    215693266                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      30258206                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      41911502                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         72169708                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     30930798                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        30930798                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1135114508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       191452901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1326567408                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1135114508                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1135114508                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      126430866                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         126430866                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1135114508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      317883766                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1452998274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              68169660                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               140657                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       2817558                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       1132499                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       1324566                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        394959                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       3622765                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5      10630963                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       4502920                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1971365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        484503                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       1267803                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10     23192130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      6142532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      2521148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      7285364                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       616341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       262244                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          5240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          5120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          4995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          4957                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4987                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          4916                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          4714                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          8585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          5281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        62530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         4996                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         5022                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4871                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         5380                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         4781                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             1032236049250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           340848300000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        2310417174250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15142.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33892.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             57089923                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              128687                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.75                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     11091698                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   394.155851                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   228.503322                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   375.645429                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      3632912     32.75%     32.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1923191     17.34%     50.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      1302528     11.74%     61.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       819893      7.39%     69.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       215022      1.94%     71.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       555123      5.00%     76.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       194212      1.75%     77.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       123008      1.11%     79.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      2325809     20.97%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     11091698                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         4362858240                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         9002048                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2557.335027                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 5.276645                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    20.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                19.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1706017473000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      38864212380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      20656803585                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    188478828300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      204681420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 134671311840.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 764899846350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  10984523520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1158760207395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    679.219425                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  20951466000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  56967560000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1628098447000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      40330575600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      21436190325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    298252544100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      529548120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 134671311840.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 750513097650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  23099680320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1268832947955                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    743.739714                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  53199168500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  56967560000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1595850744500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1706017473000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             72030153                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            72030165                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            30930794                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           30930794                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq             139542                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp            139542                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             13                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq               262274                       # Transaction distribution (Count)
system.membus.transDist::SwapResp              262274                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     60516411                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    146209148                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               206725559                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   1936525120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    544413748                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2480938868                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          103362881                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                103362881    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            103362881                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1706017473000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        134592876750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy       160751804889                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       130651033702                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
