# -SystemVerilog-projects
This is a recompilatory to system verilog projects, made in the digital design workshop, taught at the ITCR
All this archives are implemented on FPGA Basys 3
