{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622666780578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622666780579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 14:46:20 2021 " "Processing started: Wed Jun 02 14:46:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622666780579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622666780579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VectorProcessor -c VectorProcessor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VectorProcessor -c VectorProcessor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622666780579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622666780976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622666780976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/wb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/wb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_tb " "Found entity 1: WB_tb" {  } { { "Testbench/WB_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/WB_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/datamem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/datamem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem_tb " "Found entity 1: DataMem_tb" {  } { { "Testbench/DataMem_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/DataMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_tb " "Found entity 1: Mem_tb" {  } { { "Testbench/Mem_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/Mem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/exec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/exec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Exec_tb " "Found entity 1: Exec_tb" {  } { { "Testbench/Exec_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/Exec_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/decode_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/decode_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_tb " "Found entity 1: Decode_tb" {  } { { "Testbench/Decode_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/Decode_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_tb " "Found entity 1: Fetch_tb" {  } { { "Testbench/Fetch_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/Fetch_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "Testbench/ControlUnit_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/ControlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "PC_Register.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/PC_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Adder " "Found entity 1: Fetch_Adder" {  } { { "Fetch_Adder.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/vectorprocessor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/vectorprocessor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorProcessor_tb " "Found entity 1: VectorProcessor_tb" {  } { { "Testbench/VectorProcessor_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_WB " "Found entity 1: MUX_WB" {  } { { "MUX_WB.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MUX_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/adder_vv.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/adder_vv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_VV " "Found entity 1: ADDER_VV" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/alu_ve.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/alu_ve.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_VE " "Found entity 1: ALU_VE" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/mux_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/mux_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ALU " "Found entity 1: MUX_ALU" {  } { { "ALUe/MUX_ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/MUX_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "Pipes/MEM_WB.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "Pipes/IF_ID.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "Pipes/ID_EX.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "Pipes/EX_MEM.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/EX_MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendzero.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendzero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendZero " "Found entity 1: extendZero" {  } { { "extendZero.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/extendZero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789084 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "File_Register.sv(19) " "Verilog HDL information at File_Register.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "File_Register.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1622666789085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file file_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 File_Register " "Found entity 1: File_Register" {  } { { "File_Register.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "WB_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MEM_Stage.sv(21) " "Verilog HDL information at MEM_Stage.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "MEM_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1622666789089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage " "Found entity 1: MEM_Stage" {  } { { "MEM_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Stage " "Found entity 1: Fetch_Stage" {  } { { "Fetch_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file exec_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXEC_Stage " "Found entity 1: EXEC_Stage" {  } { { "EXEC_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem MEM Decode_Stage.sv(13) " "Verilog HDL Declaration information at Decode_Stage.sv(13): object \"mem\" differs only in case from object \"MEM\" in the same scope" {  } { { "Decode_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622666789094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wb WB Decode_Stage.sv(14) " "Verilog HDL Declaration information at Decode_Stage.sv(14): object \"wb\" differs only in case from object \"WB\" in the same scope" {  } { { "Decode_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622666789094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Stage " "Found entity 1: Decode_Stage" {  } { { "Decode_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Data_Mem.sv(9) " "Verilog HDL information at Data_Mem.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "Data_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Data_Mem.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1622666789095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Data_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectorprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorProcessor " "Found entity 1: VectorProcessor" {  } { { "VectorProcessor.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_MEM " "Found entity 1: MUX_MEM" {  } { { "MUX_MEM.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MUX_MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622666789098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622666789098 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resALUe_outm VectorProcessor.sv(86) " "Verilog HDL Implicit Net warning at VectorProcessor.sv(86): created implicit net for \"resALUe_outm\"" {  } { { "VectorProcessor.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1622666789099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mem_tb " "Elaborating entity \"Mem_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622666789144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage MEM_Stage:DUT " "Elaborating entity \"MEM_Stage\" for hierarchy \"MEM_Stage:DUT\"" {  } { { "Testbench/Mem_tb.sv" "DUT" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/Mem_tb.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622666789165 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "MEM_Stage.sv(35) " "Verilog HDL warning at MEM_Stage.sv(35): ignoring unsupported system task" {  } { { "MEM_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1622666789204 "|Mem_tb|MEM_Stage:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_MEM MEM_Stage:DUT\|MUX_MEM:muxXmem " "Elaborating entity \"MUX_MEM\" for hierarchy \"MEM_Stage:DUT\|MUX_MEM:muxXmem\"" {  } { { "MEM_Stage.sv" "muxXmem" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622666789503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/output_files/VectorProcessor.map.smsg " "Generated suppressed messages file C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/output_files/VectorProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1622666789608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622666789619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 14:46:29 2021 " "Processing ended: Wed Jun 02 14:46:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622666789619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622666789619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622666789619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622666789619 ""}
