// SPDX-FileCopyrightText: © 2025 LibreLane Template Contributors
// SPDX-License-Identifier: Apache-2.0

`default_nettype none

// TODO: seperate out digital power again once we have the splitter cells
module chip_top #(
	parameter NUM_VSSA   = 5,
	parameter NUM_VDDA   = 2,
	parameter NUM_IOVSSA = 2,
	parameter NUM_IOVDDA = NUM_IOVSSA,
	// Signal pads
	parameter NUM_INPUT_PADS  = 2,
	parameter NUM_OUTPUT_PADS = 1,
	parameter NUM_BIDIR_PADS  = 8,
	parameter NUM_ANALOG_PADS = 6
	)(
	`ifdef USE_POWER_PINS
	//inout wire IOAVDD, IODVDD,
	inout wire IOVDDA,
	inout wire IOVSSA,
	//inout wire VDDD, VSSD,
	inout wire  VDDA,
	inout wire  VSSA,
	`endif
	inout  wire clk_p_PAD,
	inout  wire clk_n_PAD,

	inout  wire rst_n_PAD,

	inout  wire tx_p_PAD,
	inout  wire tx_n_PAD,
	inout  wire rx_p_PAD,
	inout  wire rx_n_PAD,

	inout  wire [NUM_INPUT_PADS-1 :0] input_PAD,
	inout  wire [NUM_OUTPUT_PADS-1:0] output_PAD,
	inout  wire [NUM_BIDIR_PADS-1 :0] bidir_PAD,
	inout  wire [NUM_ANALOG_PADS-1:0] analog_PAD
);

	(* keep *) wire digital_clk;
	wire rst_n_PAD2CORE;
	wire [NUM_INPUT_PADS-1 :0] input_PAD2CORE;
	wire [NUM_OUTPUT_PADS-1:0] output_CORE2PAD;
	wire [NUM_BIDIR_PADS-1 :0] bidir_PAD2CORE;
	wire [NUM_BIDIR_PADS-1 :0] bidir_CORE2PAD;
	wire [NUM_BIDIR_PADS-1 :0] bidir_CORE2PAD_OE;
	wire [NUM_ANALOG_PADS-1:0] analog_PADRES;

	// Power/gnd
	// IO ring power
	generate 
	for (genvar i = 0; i  < NUM_IOVDDA; i = i+1) begin: iovdda 
   		(* keep *)
   		sg13cmos5l_IOPadIOVdd iovdda_pad(
   	    `ifdef USE_POWER_PINS
   		.iovdd  (IOVDDA),
   		.iovss  (IOVSSA),
   		.vdd    (VDDA),
   	   	.vss    (VSSA)
   	   	`endif
   		 );
	end
	for (genvar i = 0; i  < NUM_IOVSSA; i = i+1) begin: iovssa 
	(* keep *)
	sg13cmos5l_IOPadIOVss iovssa_pad(
	    `ifdef USE_POWER_PINS
	    .iovdd  (IOVDDA),
	    .iovss  (IOVSSA),
	    .vdd    (VDDA),
	    .vss    (VSSA)
	    `endif
	);
	end
	/*
	(* keep *)
	sg13cmos5l_IOPadIOVdd iodvdd_pad(
	    `ifdef USE_POWER_PINS
	    .iovdd  (IODVDD),
	    .iovss  (IODVSS),
	    .vdd    (DVDD),
	    .vss    (DVSS)
	    `endif
	);
	(* keep *)
	sg13cmos5l_IOPadIOVss iodvss_pad(
	    `ifdef USE_POWER_PINS
	    .iovdd  (IODVDD),
	    .iovss  (IODVSS),
	    .vdd    (DVDD),
	    .vss    (DVSS)
	    `endif
	);*/
	// Analog power domain
	for (genvar i = 0; i  < NUM_VDDA; i = i+1) begin: vdda 
	(* keep *)
	sg13cmos5l_IOPadVdd vdda_pad(
	    `ifdef USE_POWER_PINS
	    .iovdd  (IOVDDA),
	    .iovss  (IOVSSA),
	    .vdd    (VDDA),
	    .vss    (VSSA)
	    `endif
	);
	end
	for (genvar i = 0; i  < NUM_VSSA; i = i+1) begin: vssa 
	(* keep *)
	sg13cmos5l_IOPadVss vssa_pad(
	    `ifdef USE_POWER_PINS
	    .iovdd  (IOVDDA),
	    .iovss  (IOVSSA),
	    .vdd    (VDDA),
	    .vss    (VSSA)
	    `endif
	);
	end
	
	/* Digital power domain
	(* keep *)
	sg13cmos5l_IOPadVdd dvdd_pad(
	    `ifdef USE_POWER_PINS
	    .iovdd  (IODVDD),
	    .iovss  (IODVSS),
	    .vdd    (DVDD),
	    .vss    (DVSS)
	    `endif
	);
	(* keep *)
	sg13cmos5l_IOPadVss dvss_pad(
	    `ifdef USE_POWER_PINS
	    .iovdd  (IODVDD),
	    .iovss  (IODVSS),
	    .vdd    (DVDD),
	    .vss    (DVSS)
	    `endif
	);*/
	endgenerate // power


	// Signal IO pad instances
	(* keep *)
	sg13cmos5l_IOPadIn rst_n_pad(
	    `ifdef USE_POWER_PINS
	    .iovdd  (IOVDDA),
	    .iovss  (IOVSSA),
	    .vdd    (VDDA),
	    .vss    (VSSA),
	    `endif
	    .p2c    (rst_n_PAD2CORE),
	    .pad    (rst_n_PAD)
	);

	generate
	for (genvar i=0; i<NUM_INPUT_PADS; i++) begin : inputs
		(* keep *)
	    sg13cmos5l_IOPadIn input_pad (
	        `ifdef USE_POWER_PINS
	        .iovdd  (IOVDDA),
	        .iovss  (IOVSSA),
	        .vdd    (VDDA),
	        .vss    (VSSA),
	        `endif
	        .p2c    (input_PAD2CORE[i]),
	        .pad    (input_PAD[i])
	    );
	end
	endgenerate

	generate
	for (genvar i=0; i<NUM_OUTPUT_PADS; i++) begin : outputs
		(* keep *)
	    sg13cmos5l_IOPadOut30mA output_pad (
	        `ifdef USE_POWER_PINS
	        .iovdd  (IOVDDA),
	        .iovss  (IOVSSA),
	        .vdd    (VDDA),
	        .vss    (VSSA),
	        `endif
	        .c2p    (output_CORE2PAD[i]),
	        .pad    (output_PAD[i])
	    );
	end
	endgenerate

	generate
	for (genvar i=0; i<NUM_BIDIR_PADS; i++) begin : bidirs
		(* keep *)
	    sg13cmos5l_IOPadInOut30mA bidir_pad (
	        `ifdef USE_POWER_PINS
	        .iovdd  (IOVDDA),
	        .iovss  (IOVSSA),
	        .vdd    (VDDA),
	        .vss    (VSSA),
	        `endif
	        .c2p    (bidir_CORE2PAD[i]),
	        .c2p_en (bidir_CORE2PAD_OE[i]),
	        .p2c    (bidir_PAD2CORE[i]),
	        .pad    (bidir_PAD[i])
	    );
	end
	endgenerate
	
	generate
	for (genvar i=0; i<NUM_ANALOG_PADS; i++) begin : analogs
	    (* keep *)
	    sg13cmos5l_IOPadAnalog analog_pad (
	        `ifdef USE_POWER_PINS
	        .iovdd  (IOVDDA),
	        .iovss  (IOVSSA),
	        .vdd    (VDDA),
	        .vss    (VSSA),
	        `endif
	        .padres (analog_PADRES[i]),
	        .pad    (analog_PAD[i])
	    );
	end
	endgenerate

	// named analog pads
	wire clk_p, clk_n;
	wire tx_p, tx_n;
	wire rx_p, rx_n;
	(* keep *) sg13cmos5l_IOPadAnalog tx_p_pad (
	    `ifdef USE_POWER_PINS
	    .iovdd(IOVDDA), .iovss(IOVSSA), .vdd(VDDA), .vss(VSSA),
	    `endif
	    .padres (tx_p),
	    .pad    (tx_p_PAD)
	);

	(* keep *) sg13cmos5l_IOPadAnalog tx_n_pad (
	    `ifdef USE_POWER_PINS
	    .iovdd(IOVDDA), .iovss(IOVSSA), .vdd(VDDA), .vss(VSSA),
	    `endif
	    .padres (tx_n),
	    .pad    (tx_n_PAD)
	);
	(* keep *) sg13cmos5l_IOPadAnalog rx_p_pad (
	    `ifdef USE_POWER_PINS
	    .iovdd(IOVDDA), .iovss(IOVSSA), .vdd(VDDA), .vss(VSSA),
	    `endif
	    .padres (rx_p),
	    .pad    (rx_p_PAD)
	);

	(* keep *) sg13cmos5l_IOPadAnalog rx_n_pad (
	    `ifdef USE_POWER_PINS
	    .iovdd(IOVDDA), .iovss(IOVSSA), .vdd(VDDA), .vss(VSSA),
	    `endif
	    .padres (rx_n),
	    .pad    (rx_n_PAD)
	);   
	(* keep *) sg13cmos5l_IOPadAnalog clk_p_pad (
	    `ifdef USE_POWER_PINS
	    .iovdd(IOVDDA), .iovss(IOVSSA), .vdd(VDDA), .vss(VSSA),
	    `endif
	    .padres (clk_p),
	    .pad    (clk_p_PAD)
	);

	(* keep *) sg13cmos5l_IOPadAnalog clk_n_pad (
	    `ifdef USE_POWER_PINS
	    .iovdd(IOVDDA), .iovss(IOVSSA), .vdd(VDDA), .vss(VSSA),
	    `endif
	    .padres (clk_n),
	    .pad    (clk_n_PAD)
	);

	// Digital core design
	(* keep *) chip_core #(
	    .NUM_INPUT_PADS  (NUM_INPUT_PADS),
	    .NUM_OUTPUT_PADS (NUM_OUTPUT_PADS),
	    .NUM_BIDIR_PADS  (NUM_BIDIR_PADS)
	) i_chip_core (
	`ifdef USE_POWER_PINS
		.VDD(VDDA),
		.VSS(VSSA),
	`endif
	    .clk        (digital_clk),
	    .rst_n      (rst_n_PAD2CORE),
	    .input_in   (input_PAD2CORE),
	    .output_out (output_CORE2PAD),
	    .bidir_in   (bidir_PAD2CORE),
	    .bidir_out  (bidir_CORE2PAD),
	    .bidir_oe   (bidir_CORE2PAD_OE)
	);

	// Dummy analog design
	(* keep *) analog_dummy #(
		.NUM_ANALOG_PADS(NUM_ANALOG_PADS)
	) m_analog (
	`ifdef USE_POWER_PINS
		.VDD(VDDA),
		.VSS(VSSA),
	`endif
		.clk_p_io(clk_p),
		.clk_n_io(clk_n),
		
		.tx_p_io(tx_p),
		.tx_n_io(tx_n),
		.rx_p_io(rx_p),
		.rx_n_io(rx_n),

		.analog_io(analog_PADRES),
		.digital_clk_o(digital_clk)
	);

endmodule
