<stg><name>Self_attention_Pipeline_l_gemm_i6_l_j6</name>


<trans_list>

<trans id="264" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten25"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i10 0, i10 %indvar_flatten25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %j6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %l_S_k_0_k2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
l_S_k_0_k2.i:0 %indvar_flatten25_load = load i10 %indvar_flatten25

]]></Node>
<StgValue><ssdm name="indvar_flatten25_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_S_k_0_k2.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_S_k_0_k2.i:2 %icmp_ln136 = icmp_eq  i10 %indvar_flatten25_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_S_k_0_k2.i:3 %add_ln136_1 = add i10 %indvar_flatten25_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln136_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_S_k_0_k2.i:4 %br_ln136 = br i1 %icmp_ln136, void %for.inc45.i, void %for.inc123.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc45.i:0 %j6_load = load i7 %j6

]]></Node>
<StgValue><ssdm name="j6_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i:5 %icmp_ln137 = icmp_eq  i7 %j6_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc45.i:6 %select_ln136 = select i1 %icmp_ln137, i7 0, i7 %j6_load

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i:59 %j6_cast = zext i7 %select_ln136

]]></Node>
<StgValue><ssdm name="j6_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:63 %V_h_V_addr = getelementptr i24 %V_h_V, i64 0, i64 %j6_cast

]]></Node>
<StgValue><ssdm name="V_h_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc45.i:67 %tmp_53_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln136

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i:68 %zext_ln140_4 = zext i8 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="zext_ln140_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:69 %V_h_V_addr_2 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_4

]]></Node>
<StgValue><ssdm name="V_h_V_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
for.inc45.i:73 %tmp_54_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln136

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i:74 %zext_ln140_6 = zext i9 %tmp_54_cast

]]></Node>
<StgValue><ssdm name="zext_ln140_6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:75 %V_h_V_addr_4 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_6

]]></Node>
<StgValue><ssdm name="V_h_V_addr_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i:79 %sext_ln140 = sext i8 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i:80 %zext_ln140_8 = zext i9 %sext_ln140

]]></Node>
<StgValue><ssdm name="zext_ln140_8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:81 %V_h_V_addr_6 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_8

]]></Node>
<StgValue><ssdm name="V_h_V_addr_6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc45.i:85 %tmp_56_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %select_ln136

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i:86 %zext_ln140_10 = zext i10 %tmp_56_cast

]]></Node>
<StgValue><ssdm name="zext_ln140_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:87 %V_h_V_addr_8 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_10

]]></Node>
<StgValue><ssdm name="V_h_V_addr_8"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc45.i:91 %tmp_57_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %select_ln136

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i:92 %zext_ln140_12 = zext i10 %tmp_57_cast

]]></Node>
<StgValue><ssdm name="zext_ln140_12"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:93 %V_h_V_addr_10 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_12

]]></Node>
<StgValue><ssdm name="V_h_V_addr_10"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:102 %V_h_V_load = load i10 %V_h_V_addr

]]></Node>
<StgValue><ssdm name="V_h_V_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:112 %V_h_V_load_2 = load i10 %V_h_V_addr_2

]]></Node>
<StgValue><ssdm name="V_h_V_load_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:122 %V_h_V_load_4 = load i10 %V_h_V_addr_4

]]></Node>
<StgValue><ssdm name="V_h_V_load_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:132 %V_h_V_load_6 = load i10 %V_h_V_addr_6

]]></Node>
<StgValue><ssdm name="V_h_V_load_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:142 %V_h_V_load_8 = load i10 %V_h_V_addr_8

]]></Node>
<StgValue><ssdm name="V_h_V_load_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:152 %V_h_V_load_10 = load i10 %V_h_V_addr_10

]]></Node>
<StgValue><ssdm name="V_h_V_load_10"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i:175 %add_ln137 = add i7 %select_ln136, i7 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i:176 %store_ln137 = store i10 %add_ln136_1, i10 %indvar_flatten25

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i:178 %store_ln137 = store i7 %add_ln137, i7 %j6

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc45.i:1 %i6_load = load i4 %i6

]]></Node>
<StgValue><ssdm name="i6_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc45.i:2 %add_ln136 = add i4 %i6_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45.i:7 %select_ln136_1 = select i1 %icmp_ln137, i4 %add_ln136, i4 %i6_load

]]></Node>
<StgValue><ssdm name="select_ln136_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
for.inc45.i:9 %zext_ln136 = zext i4 %select_ln136_1

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:42 %v96_V_8_addr = getelementptr i24 %v96_V_8, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_8_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:43 %v96_V_8_load = load i4 %v96_V_8_addr

]]></Node>
<StgValue><ssdm name="v96_V_8_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:46 %v96_V_9_addr = getelementptr i24 %v96_V_9, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_9_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:47 %v96_V_9_load = load i4 %v96_V_9_addr

]]></Node>
<StgValue><ssdm name="v96_V_9_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:50 %v96_V_10_addr = getelementptr i24 %v96_V_10, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_10_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:51 %v96_V_10_load = load i4 %v96_V_10_addr

]]></Node>
<StgValue><ssdm name="v96_V_10_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:54 %v96_V_11_addr = getelementptr i24 %v96_V_11, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_11_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:55 %v96_V_11_load = load i4 %v96_V_11_addr

]]></Node>
<StgValue><ssdm name="v96_V_11_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="7">
<![CDATA[
for.inc45.i:60 %zext_ln140 = zext i7 %select_ln136

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="7">
<![CDATA[
for.inc45.i:61 %zext_ln140_1 = zext i7 %select_ln136

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="7">
<![CDATA[
for.inc45.i:62 %zext_ln140_2 = zext i7 %select_ln136

]]></Node>
<StgValue><ssdm name="zext_ln140_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i:64 %add_ln140 = add i8 %zext_ln140_2, i8 64

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i:65 %zext_ln140_3 = zext i8 %add_ln140

]]></Node>
<StgValue><ssdm name="zext_ln140_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:66 %V_h_V_addr_1 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_3

]]></Node>
<StgValue><ssdm name="V_h_V_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i:70 %add_ln140_1 = add i9 %zext_ln140_1, i9 192

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i:71 %zext_ln140_5 = zext i9 %add_ln140_1

]]></Node>
<StgValue><ssdm name="zext_ln140_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:72 %V_h_V_addr_3 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_5

]]></Node>
<StgValue><ssdm name="V_h_V_addr_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i:76 %add_ln140_2 = add i9 %zext_ln140_1, i9 320

]]></Node>
<StgValue><ssdm name="add_ln140_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i:77 %zext_ln140_7 = zext i9 %add_ln140_2

]]></Node>
<StgValue><ssdm name="zext_ln140_7"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:78 %V_h_V_addr_5 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_7

]]></Node>
<StgValue><ssdm name="V_h_V_addr_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i:82 %add_ln140_3 = add i10 %zext_ln140, i10 448

]]></Node>
<StgValue><ssdm name="add_ln140_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i:83 %zext_ln140_9 = zext i10 %add_ln140_3

]]></Node>
<StgValue><ssdm name="zext_ln140_9"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:84 %V_h_V_addr_7 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_9

]]></Node>
<StgValue><ssdm name="V_h_V_addr_7"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i:88 %add_ln140_4 = add i10 %zext_ln140, i10 576

]]></Node>
<StgValue><ssdm name="add_ln140_4"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i:89 %zext_ln140_11 = zext i10 %add_ln140_4

]]></Node>
<StgValue><ssdm name="zext_ln140_11"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:90 %V_h_V_addr_9 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_11

]]></Node>
<StgValue><ssdm name="V_h_V_addr_9"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i:94 %add_ln140_5 = add i10 %zext_ln140, i10 704

]]></Node>
<StgValue><ssdm name="add_ln140_5"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i:95 %zext_ln140_13 = zext i10 %add_ln140_5

]]></Node>
<StgValue><ssdm name="zext_ln140_13"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:96 %V_h_V_addr_11 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_13

]]></Node>
<StgValue><ssdm name="V_h_V_addr_11"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:102 %V_h_V_load = load i10 %V_h_V_addr

]]></Node>
<StgValue><ssdm name="V_h_V_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:107 %V_h_V_load_1 = load i10 %V_h_V_addr_1

]]></Node>
<StgValue><ssdm name="V_h_V_load_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:112 %V_h_V_load_2 = load i10 %V_h_V_addr_2

]]></Node>
<StgValue><ssdm name="V_h_V_load_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:117 %V_h_V_load_3 = load i10 %V_h_V_addr_3

]]></Node>
<StgValue><ssdm name="V_h_V_load_3"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:122 %V_h_V_load_4 = load i10 %V_h_V_addr_4

]]></Node>
<StgValue><ssdm name="V_h_V_load_4"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:127 %V_h_V_load_5 = load i10 %V_h_V_addr_5

]]></Node>
<StgValue><ssdm name="V_h_V_load_5"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:132 %V_h_V_load_6 = load i10 %V_h_V_addr_6

]]></Node>
<StgValue><ssdm name="V_h_V_load_6"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:137 %V_h_V_load_7 = load i10 %V_h_V_addr_7

]]></Node>
<StgValue><ssdm name="V_h_V_load_7"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:142 %V_h_V_load_8 = load i10 %V_h_V_addr_8

]]></Node>
<StgValue><ssdm name="V_h_V_load_8"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:147 %V_h_V_load_9 = load i10 %V_h_V_addr_9

]]></Node>
<StgValue><ssdm name="V_h_V_load_9"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:152 %V_h_V_load_10 = load i10 %V_h_V_addr_10

]]></Node>
<StgValue><ssdm name="V_h_V_load_10"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:157 %V_h_V_load_11 = load i10 %V_h_V_addr_11

]]></Node>
<StgValue><ssdm name="V_h_V_load_11"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i:177 %store_ln137 = store i4 %select_ln136_1, i4 %i6

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc45.i:8 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln136_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:10 %v96_V_0_addr = getelementptr i24 %v96_V_0, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_0_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:11 %v96_V_0_load = load i4 %v96_V_0_addr

]]></Node>
<StgValue><ssdm name="v96_V_0_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:14 %v96_V_1_addr = getelementptr i24 %v96_V_1, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_1_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:15 %v96_V_1_load = load i4 %v96_V_1_addr

]]></Node>
<StgValue><ssdm name="v96_V_1_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:18 %v96_V_2_addr = getelementptr i24 %v96_V_2, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_2_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:19 %v96_V_2_load = load i4 %v96_V_2_addr

]]></Node>
<StgValue><ssdm name="v96_V_2_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:22 %v96_V_3_addr = getelementptr i24 %v96_V_3, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_3_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:23 %v96_V_3_load = load i4 %v96_V_3_addr

]]></Node>
<StgValue><ssdm name="v96_V_3_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:26 %v96_V_4_addr = getelementptr i24 %v96_V_4, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_4_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:27 %v96_V_4_load = load i4 %v96_V_4_addr

]]></Node>
<StgValue><ssdm name="v96_V_4_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:30 %v96_V_5_addr = getelementptr i24 %v96_V_5, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_5_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:31 %v96_V_5_load = load i4 %v96_V_5_addr

]]></Node>
<StgValue><ssdm name="v96_V_5_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:34 %v96_V_6_addr = getelementptr i24 %v96_V_6, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_6_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:35 %v96_V_6_load = load i4 %v96_V_6_addr

]]></Node>
<StgValue><ssdm name="v96_V_6_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:38 %v96_V_7_addr = getelementptr i24 %v96_V_7, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="v96_V_7_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:39 %v96_V_7_load = load i4 %v96_V_7_addr

]]></Node>
<StgValue><ssdm name="v96_V_7_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:43 %v96_V_8_load = load i4 %v96_V_8_addr

]]></Node>
<StgValue><ssdm name="v96_V_8_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:47 %v96_V_9_load = load i4 %v96_V_9_addr

]]></Node>
<StgValue><ssdm name="v96_V_9_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:51 %v96_V_10_load = load i4 %v96_V_10_addr

]]></Node>
<StgValue><ssdm name="v96_V_10_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:55 %v96_V_11_load = load i4 %v96_V_11_addr

]]></Node>
<StgValue><ssdm name="v96_V_11_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i:97 %empty_405 = add i10 %tmp_s, i10 %zext_ln140

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:107 %V_h_V_load_1 = load i10 %V_h_V_addr_1

]]></Node>
<StgValue><ssdm name="V_h_V_load_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:117 %V_h_V_load_3 = load i10 %V_h_V_addr_3

]]></Node>
<StgValue><ssdm name="V_h_V_load_3"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:127 %V_h_V_load_5 = load i10 %V_h_V_addr_5

]]></Node>
<StgValue><ssdm name="V_h_V_load_5"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:137 %V_h_V_load_7 = load i10 %V_h_V_addr_7

]]></Node>
<StgValue><ssdm name="V_h_V_load_7"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:147 %V_h_V_load_9 = load i10 %V_h_V_addr_9

]]></Node>
<StgValue><ssdm name="V_h_V_load_9"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:157 %V_h_V_load_11 = load i10 %V_h_V_addr_11

]]></Node>
<StgValue><ssdm name="V_h_V_load_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="127" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:11 %v96_V_0_load = load i4 %v96_V_0_addr

]]></Node>
<StgValue><ssdm name="v96_V_0_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:15 %v96_V_1_load = load i4 %v96_V_1_addr

]]></Node>
<StgValue><ssdm name="v96_V_1_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:19 %v96_V_2_load = load i4 %v96_V_2_addr

]]></Node>
<StgValue><ssdm name="v96_V_2_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:23 %v96_V_3_load = load i4 %v96_V_3_addr

]]></Node>
<StgValue><ssdm name="v96_V_3_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:27 %v96_V_4_load = load i4 %v96_V_4_addr

]]></Node>
<StgValue><ssdm name="v96_V_4_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:31 %v96_V_5_load = load i4 %v96_V_5_addr

]]></Node>
<StgValue><ssdm name="v96_V_5_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:35 %v96_V_6_load = load i4 %v96_V_6_addr

]]></Node>
<StgValue><ssdm name="v96_V_6_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="4">
<![CDATA[
for.inc45.i:39 %v96_V_7_load = load i4 %v96_V_7_addr

]]></Node>
<StgValue><ssdm name="v96_V_7_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:44 %sext_ln139_8_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_8_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_8_mid2_v"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:45 %sext_ln136_8 = sext i40 %sext_ln139_8_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_8"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:48 %sext_ln139_9_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_9_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_9_mid2_v"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:49 %sext_ln136_9 = sext i40 %sext_ln139_9_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_9"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:52 %sext_ln139_10_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_10_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_10_mid2_v"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:53 %sext_ln136_10 = sext i40 %sext_ln139_10_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_10"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:56 %sext_ln137_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_11_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln137_mid2_v"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:57 %sext_ln136_11 = sext i40 %sext_ln137_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_11"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:143 %shl_ln884_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_8, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_6"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:144 %sext_ln1319_8 = sext i40 %shl_ln884_6

]]></Node>
<StgValue><ssdm name="sext_ln1319_8"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:145 %mul_ln1319_8 = mul i72 %sext_ln1319_8, i72 %sext_ln136_8

]]></Node>
<StgValue><ssdm name="mul_ln1319_8"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:148 %shl_ln884_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_9, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_8"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:149 %sext_ln1319_9 = sext i40 %shl_ln884_8

]]></Node>
<StgValue><ssdm name="sext_ln1319_9"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:150 %mul_ln1319_9 = mul i72 %sext_ln1319_9, i72 %sext_ln136_9

]]></Node>
<StgValue><ssdm name="mul_ln1319_9"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:153 %shl_ln884_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_10, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_10"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:154 %sext_ln1319_10 = sext i40 %shl_ln884_10

]]></Node>
<StgValue><ssdm name="sext_ln1319_10"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:155 %mul_ln1319_10 = mul i72 %sext_ln1319_10, i72 %sext_ln136_10

]]></Node>
<StgValue><ssdm name="mul_ln1319_10"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:158 %shl_ln884_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_11, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_11"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:159 %sext_ln1319_11 = sext i40 %shl_ln884_11

]]></Node>
<StgValue><ssdm name="sext_ln1319_11"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:160 %mul_ln1319_11 = mul i72 %sext_ln1319_11, i72 %sext_ln136_11

]]></Node>
<StgValue><ssdm name="mul_ln1319_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:12 %sext_ln139_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_0_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_mid2_v"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:13 %sext_ln136 = sext i40 %sext_ln139_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:16 %sext_ln139_1_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_1_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_1_mid2_v"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:17 %sext_ln136_1 = sext i40 %sext_ln139_1_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_1"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:20 %sext_ln139_2_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_2_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_2_mid2_v"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:21 %sext_ln136_2 = sext i40 %sext_ln139_2_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:24 %sext_ln139_3_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_3_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_3_mid2_v"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:25 %sext_ln136_3 = sext i40 %sext_ln139_3_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_3"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:28 %sext_ln139_4_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_4_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_4_mid2_v"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:29 %sext_ln136_4 = sext i40 %sext_ln139_4_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_4"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:32 %sext_ln139_5_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_5_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_5_mid2_v"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:33 %sext_ln136_5 = sext i40 %sext_ln139_5_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_5"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:36 %sext_ln139_6_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_6_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_6_mid2_v"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:37 %sext_ln136_6 = sext i40 %sext_ln139_6_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_6"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:40 %sext_ln139_7_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_7_load, i16 0

]]></Node>
<StgValue><ssdm name="sext_ln139_7_mid2_v"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:41 %sext_ln136_7 = sext i40 %sext_ln139_7_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln136_7"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i:98 %p_cast = zext i10 %empty_405

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i:99 %v97_V_addr = getelementptr i24 %v97_V, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="v97_V_addr"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:101 %v97_V_load = load i10 %v97_V_addr

]]></Node>
<StgValue><ssdm name="v97_V_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:103 %shl_ln884_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:104 %sext_ln1319 = sext i40 %shl_ln884_1

]]></Node>
<StgValue><ssdm name="sext_ln1319"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:105 %mul_ln1319 = mul i72 %sext_ln1319, i72 %sext_ln136

]]></Node>
<StgValue><ssdm name="mul_ln1319"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:108 %shl_ln884_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_1, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_3"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:109 %sext_ln1319_1 = sext i40 %shl_ln884_3

]]></Node>
<StgValue><ssdm name="sext_ln1319_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:110 %mul_ln1319_1 = mul i72 %sext_ln1319_1, i72 %sext_ln136_1

]]></Node>
<StgValue><ssdm name="mul_ln1319_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:113 %shl_ln884_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_2, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_5"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:114 %sext_ln1319_2 = sext i40 %shl_ln884_5

]]></Node>
<StgValue><ssdm name="sext_ln1319_2"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:115 %mul_ln1319_2 = mul i72 %sext_ln1319_2, i72 %sext_ln136_2

]]></Node>
<StgValue><ssdm name="mul_ln1319_2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:118 %shl_ln884_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_7"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:119 %sext_ln1319_3 = sext i40 %shl_ln884_7

]]></Node>
<StgValue><ssdm name="sext_ln1319_3"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:120 %mul_ln1319_3 = mul i72 %sext_ln1319_3, i72 %sext_ln136_3

]]></Node>
<StgValue><ssdm name="mul_ln1319_3"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:123 %shl_ln884_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_4, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_9"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:124 %sext_ln1319_4 = sext i40 %shl_ln884_9

]]></Node>
<StgValue><ssdm name="sext_ln1319_4"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:125 %mul_ln1319_4 = mul i72 %sext_ln1319_4, i72 %sext_ln136_4

]]></Node>
<StgValue><ssdm name="mul_ln1319_4"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:128 %shl_ln884_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_5, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_s"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:129 %sext_ln1319_5 = sext i40 %shl_ln884_s

]]></Node>
<StgValue><ssdm name="sext_ln1319_5"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:130 %mul_ln1319_5 = mul i72 %sext_ln1319_5, i72 %sext_ln136_5

]]></Node>
<StgValue><ssdm name="mul_ln1319_5"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:133 %shl_ln884_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_6, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_2"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:134 %sext_ln1319_6 = sext i40 %shl_ln884_2

]]></Node>
<StgValue><ssdm name="sext_ln1319_6"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:135 %mul_ln1319_6 = mul i72 %sext_ln1319_6, i72 %sext_ln136_6

]]></Node>
<StgValue><ssdm name="mul_ln1319_6"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.inc45.i:138 %shl_ln884_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_7, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln884_4"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="72" op_0_bw="40">
<![CDATA[
for.inc45.i:139 %sext_ln1319_7 = sext i40 %shl_ln884_4

]]></Node>
<StgValue><ssdm name="sext_ln1319_7"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:140 %mul_ln1319_7 = mul i72 %sext_ln1319_7, i72 %sext_ln136_7

]]></Node>
<StgValue><ssdm name="mul_ln1319_7"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:145 %mul_ln1319_8 = mul i72 %sext_ln1319_8, i72 %sext_ln136_8

]]></Node>
<StgValue><ssdm name="mul_ln1319_8"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:146 %trunc_ln864_8 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_8, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_8"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:150 %mul_ln1319_9 = mul i72 %sext_ln1319_9, i72 %sext_ln136_9

]]></Node>
<StgValue><ssdm name="mul_ln1319_9"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:151 %trunc_ln864_9 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_9, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_9"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:155 %mul_ln1319_10 = mul i72 %sext_ln1319_10, i72 %sext_ln136_10

]]></Node>
<StgValue><ssdm name="mul_ln1319_10"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:156 %trunc_ln864_s = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_10, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_s"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:160 %mul_ln1319_11 = mul i72 %sext_ln1319_11, i72 %sext_ln136_11

]]></Node>
<StgValue><ssdm name="mul_ln1319_11"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:161 %trunc_ln864_10 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_11, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="206" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="10">
<![CDATA[
for.inc45.i:101 %v97_V_load = load i10 %v97_V_addr

]]></Node>
<StgValue><ssdm name="v97_V_load"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:105 %mul_ln1319 = mul i72 %sext_ln1319, i72 %sext_ln136

]]></Node>
<StgValue><ssdm name="mul_ln1319"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:106 %trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:110 %mul_ln1319_1 = mul i72 %sext_ln1319_1, i72 %sext_ln136_1

]]></Node>
<StgValue><ssdm name="mul_ln1319_1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:111 %trunc_ln864_1 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_1, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_1"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:115 %mul_ln1319_2 = mul i72 %sext_ln1319_2, i72 %sext_ln136_2

]]></Node>
<StgValue><ssdm name="mul_ln1319_2"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:116 %trunc_ln864_2 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_2, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_2"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:120 %mul_ln1319_3 = mul i72 %sext_ln1319_3, i72 %sext_ln136_3

]]></Node>
<StgValue><ssdm name="mul_ln1319_3"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:121 %trunc_ln864_3 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_3, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_3"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:125 %mul_ln1319_4 = mul i72 %sext_ln1319_4, i72 %sext_ln136_4

]]></Node>
<StgValue><ssdm name="mul_ln1319_4"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:126 %trunc_ln864_4 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_4, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_4"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:130 %mul_ln1319_5 = mul i72 %sext_ln1319_5, i72 %sext_ln136_5

]]></Node>
<StgValue><ssdm name="mul_ln1319_5"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:131 %trunc_ln864_5 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_5, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_5"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:135 %mul_ln1319_6 = mul i72 %sext_ln1319_6, i72 %sext_ln136_6

]]></Node>
<StgValue><ssdm name="mul_ln1319_6"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:136 %trunc_ln864_6 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_6, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_6"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
for.inc45.i:140 %mul_ln1319_7 = mul i72 %sext_ln1319_7, i72 %sext_ln136_7

]]></Node>
<StgValue><ssdm name="mul_ln1319_7"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i:141 %trunc_ln864_7 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_7, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln864_7"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:169 %add_ln859_7 = add i24 %trunc_ln864_8, i24 %trunc_ln864_9

]]></Node>
<StgValue><ssdm name="add_ln859_7"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:170 %add_ln859_8 = add i24 %trunc_ln864_s, i24 %trunc_ln864_10

]]></Node>
<StgValue><ssdm name="add_ln859_8"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:171 %add_ln859_9 = add i24 %add_ln859_8, i24 %add_ln859_7

]]></Node>
<StgValue><ssdm name="add_ln859_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="226" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:162 %add_ln859 = add i24 %trunc_ln, i24 %trunc_ln864_1

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:163 %add_ln859_1 = add i24 %add_ln859, i24 %v97_V_load

]]></Node>
<StgValue><ssdm name="add_ln859_1"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:164 %add_ln859_2 = add i24 %trunc_ln864_3, i24 %trunc_ln864_4

]]></Node>
<StgValue><ssdm name="add_ln859_2"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:165 %add_ln859_3 = add i24 %add_ln859_2, i24 %trunc_ln864_2

]]></Node>
<StgValue><ssdm name="add_ln859_3"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:167 %add_ln859_5 = add i24 %trunc_ln864_6, i24 %trunc_ln864_7

]]></Node>
<StgValue><ssdm name="add_ln859_5"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:168 %add_ln859_6 = add i24 %add_ln859_5, i24 %trunc_ln864_5

]]></Node>
<StgValue><ssdm name="add_ln859_6"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:172 %add_ln859_10 = add i24 %add_ln859_9, i24 %add_ln859_6

]]></Node>
<StgValue><ssdm name="add_ln859_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="233" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:166 %add_ln859_4 = add i24 %add_ln859_3, i24 %add_ln859_1

]]></Node>
<StgValue><ssdm name="add_ln859_4"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i:173 %add_ln859_11 = add i24 %add_ln859_10, i24 %add_ln859_4

]]></Node>
<StgValue><ssdm name="add_ln859_11"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0">
<![CDATA[
for.inc123.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i6_l_j6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45.i:58 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.i:100 %specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc45.i:174 %store_ln144 = store i24 %add_ln859_11, i10 %v97_V_addr

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
for.inc45.i:179 %br_ln137 = br void %l_S_k_0_k2.i

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
