// Seed: 794781873
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5
);
  assign id_1 = !id_2;
  logic id_6 (
      1,
      1 - id_4
  );
  assign id_4 = 1'b0;
endmodule
