{
  "module_name": "Makefile",
  "hash_id": "115e4d1875884c28638658c66b4cd49dbb6899a365fa64b8821ac0ee5f9adb92",
  "original_prompt": "Ingested from linux-6.6.14/drivers/fpga/Makefile",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0\n#\n# Makefile for the fpga framework and fpga manager drivers.\n#\n\n# Core FPGA Manager Framework\nobj-$(CONFIG_FPGA)\t\t\t+= fpga-mgr.o\n\n# FPGA Manager Drivers\nobj-$(CONFIG_FPGA_MGR_ALTERA_CVP)\t+= altera-cvp.o\nobj-$(CONFIG_FPGA_MGR_ALTERA_PS_SPI)\t+= altera-ps-spi.o\nobj-$(CONFIG_FPGA_MGR_ICE40_SPI)\t+= ice40-spi.o\nobj-$(CONFIG_FPGA_MGR_MACHXO2_SPI)\t+= machxo2-spi.o\nobj-$(CONFIG_FPGA_MGR_SOCFPGA)\t\t+= socfpga.o\nobj-$(CONFIG_FPGA_MGR_SOCFPGA_A10)\t+= socfpga-a10.o\nobj-$(CONFIG_FPGA_MGR_STRATIX10_SOC)\t+= stratix10-soc.o\nobj-$(CONFIG_FPGA_MGR_TS73XX)\t\t+= ts73xx-fpga.o\nobj-$(CONFIG_FPGA_MGR_XILINX_SPI)\t+= xilinx-spi.o\nobj-$(CONFIG_FPGA_MGR_ZYNQ_FPGA)\t+= zynq-fpga.o\nobj-$(CONFIG_FPGA_MGR_ZYNQMP_FPGA)\t+= zynqmp-fpga.o\nobj-$(CONFIG_FPGA_MGR_VERSAL_FPGA)\t+= versal-fpga.o\nobj-$(CONFIG_FPGA_MGR_MICROCHIP_SPI)\t+= microchip-spi.o\nobj-$(CONFIG_FPGA_MGR_LATTICE_SYSCONFIG)\t+= lattice-sysconfig.o\nobj-$(CONFIG_FPGA_MGR_LATTICE_SYSCONFIG_SPI)\t+= lattice-sysconfig-spi.o\nobj-$(CONFIG_ALTERA_PR_IP_CORE)\t\t+= altera-pr-ip-core.o\nobj-$(CONFIG_ALTERA_PR_IP_CORE_PLAT)\t+= altera-pr-ip-core-plat.o\n\n# FPGA Secure Update Drivers\nobj-$(CONFIG_FPGA_M10_BMC_SEC_UPDATE)\t+= intel-m10-bmc-sec-update.o\n\n# FPGA Bridge Drivers\nobj-$(CONFIG_FPGA_BRIDGE)\t\t+= fpga-bridge.o\nobj-$(CONFIG_SOCFPGA_FPGA_BRIDGE)\t+= altera-hps2fpga.o altera-fpga2sdram.o\nobj-$(CONFIG_ALTERA_FREEZE_BRIDGE)\t+= altera-freeze-bridge.o\nobj-$(CONFIG_XILINX_PR_DECOUPLER)\t+= xilinx-pr-decoupler.o\n\n# High Level Interfaces\nobj-$(CONFIG_FPGA_REGION)\t\t+= fpga-region.o\nobj-$(CONFIG_OF_FPGA_REGION)\t\t+= of-fpga-region.o\n\n# FPGA Device Feature List Support\nobj-$(CONFIG_FPGA_DFL)\t\t\t+= dfl.o\nobj-$(CONFIG_FPGA_DFL_FME)\t\t+= dfl-fme.o\nobj-$(CONFIG_FPGA_DFL_FME_MGR)\t\t+= dfl-fme-mgr.o\nobj-$(CONFIG_FPGA_DFL_FME_BRIDGE)\t+= dfl-fme-br.o\nobj-$(CONFIG_FPGA_DFL_FME_REGION)\t+= dfl-fme-region.o\nobj-$(CONFIG_FPGA_DFL_AFU)\t\t+= dfl-afu.o\n\ndfl-fme-objs := dfl-fme-main.o dfl-fme-pr.o dfl-fme-error.o\ndfl-fme-objs += dfl-fme-perf.o\ndfl-afu-objs := dfl-afu-main.o dfl-afu-region.o dfl-afu-dma-region.o\ndfl-afu-objs += dfl-afu-error.o\n\nobj-$(CONFIG_FPGA_DFL_NIOS_INTEL_PAC_N3000)\t+= dfl-n3000-nios.o\n\n# Drivers for FPGAs which implement DFL\nobj-$(CONFIG_FPGA_DFL_PCI)\t\t+= dfl-pci.o\n\n# KUnit tests\nobj-$(CONFIG_FPGA_KUNIT_TESTS)\t\t+= tests/\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}