// Seed: 2437772468
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  wand  id_2
);
  assign id_0 = 1'b0;
  specify
    (id_4 => id_5) = (1  : 1'h0 : 1, id_2  : id_1  : 1);
  endspecify
endmodule
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    output supply0 id_4,
    input wand id_5,
    input wor id_6,
    input tri1 id_7,
    input wor id_8,
    input tri module_1,
    input tri0 id_10,
    input wor id_11,
    output tri id_12,
    output tri id_13,
    input uwire id_14,
    output tri1 id_15,
    output wor id_16
);
  wire id_18, id_19;
  module_0(
      id_15, id_11, id_5
  );
  wire id_20;
  assign id_15 = id_9;
endmodule
