
---------- Begin Simulation Statistics ----------
final_tick                               1039195566000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58373                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701620                       # Number of bytes of host memory used
host_op_rate                                    58565                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18944.50                       # Real time elapsed on the host
host_tick_rate                               54854739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105851690                       # Number of instructions simulated
sim_ops                                    1109477060                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.039196                       # Number of seconds simulated
sim_ticks                                1039195566000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.735309                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144993513                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           167167806                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14224520                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        228087179                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18419959                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18614398                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          194439                       # Number of indirect misses.
system.cpu0.branchPred.lookups              289287422                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863455                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811478                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9400523                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260687579                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29708376                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441395                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      101401527                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050768413                       # Number of instructions committed
system.cpu0.commit.committedOps            1052582407                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1911233596                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550735                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.309530                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1393426392     72.91%     72.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    316199541     16.54%     89.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71477262      3.74%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67722804      3.54%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19873495      1.04%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7337787      0.38%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2005566      0.10%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3482373      0.18%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29708376      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1911233596                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857547                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015958489                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326221805                       # Number of loads committed
system.cpu0.commit.membars                    3625347                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625353      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583921810     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328033275     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127160527     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052582407                       # Class of committed instruction
system.cpu0.commit.refs                     455193826                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050768413                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052582407                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.975299                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.975299                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            294291185                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4832920                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143169874                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1182495666                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               808338667                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                813079049                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9411851                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8132503                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4925016                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  289287422                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                207415184                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1115065258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5704476                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1211238384                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               28471696                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139377                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         800744502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163413472                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.583566                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1930045768                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.916157                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1076977222     55.80%     55.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               623697248     32.32%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               138292495      7.17%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                70160583      3.64%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9453571      0.49%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5614733      0.29%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2114934      0.11%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816454      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1918528      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1930045768                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      145535907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9506826                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270494745                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.532928                       # Inst execution rate
system.cpu0.iew.exec_refs                   483056430                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133790506                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              249223064                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            362401575                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4373535                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5154737                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           141381354                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1153949804                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349265924                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8622159                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1106135232                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2214298                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4429951                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9411851                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8308261                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       109732                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16014490                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        45957                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12833                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4279149                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36179770                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12409333                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12833                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1415721                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8091105                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                455925951                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1096252605                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883644                       # average fanout of values written-back
system.cpu0.iew.wb_producers                402876228                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.528166                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1096338180                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1353157835                       # number of integer regfile reads
system.cpu0.int_regfile_writes              700036080                       # number of integer regfile writes
system.cpu0.ipc                              0.506253                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506253                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626857      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            613617525     55.04%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034594      0.72%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811546      0.16%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354041774     31.76%     88.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133625037     11.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             21      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1114757392                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     61                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               106                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2170723                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001947                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 402642     18.55%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1617091     74.50%     93.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               150988      6.96%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1113301197                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4161858976                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1096252554                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1255329016                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1140856280                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1114757392                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           13093524                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      101367393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           127822                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7652129                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     58762399                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1930045768                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.577581                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802593                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1119174242     57.99%     57.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          565800250     29.32%     87.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201773958     10.45%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33261185      1.72%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6340136      0.33%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2458637      0.13%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             834876      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             257186      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             145298      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1930045768                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.537082                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         29922445                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5331307                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           362401575                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          141381354                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1507                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2075581675                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2810196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              265910373                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670624033                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7374085                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               820249599                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9187318                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36819                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1429464558                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1169525845                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          750608910                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                804424674                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12457588                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9411851                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29910647                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                79984869                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1429464518                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        138624                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4721                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17788920                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4714                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3035490031                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2326796037                       # The number of ROB writes
system.cpu0.timesIdled                       25786773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1474                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.262315                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9778568                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10264886                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1942080                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19053836                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            312225                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         459182                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          146957                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20714375                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4807                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1133994                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203686                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1220427                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434268                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22237471                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55083277                       # Number of instructions committed
system.cpu1.commit.committedOps              56894653                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    325591047                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174743                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.823293                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302109513     92.79%     92.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11610440      3.57%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3766523      1.16%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3698961      1.14%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1020414      0.31%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       315256      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1713659      0.53%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       135854      0.04%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1220427      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    325591047                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502676                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52980377                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16126912                       # Number of loads committed
system.cpu1.commit.membars                    3622525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622525      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32015655     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938110     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318222      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56894653                       # Class of committed instruction
system.cpu1.commit.refs                      21256344                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55083277                       # Number of Instructions Simulated
system.cpu1.committedOps                     56894653                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.978873                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.978873                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            282930024                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               814232                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8815274                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87141462                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12163891                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28291688                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1134530                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1161020                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4583017                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20714375                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12840259                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    313116348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               120392                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     100436212                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3885232                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062897                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14044163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10090793                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.304966                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329103150                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.317266                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.815221                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               270194497     82.10%     82.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31492573      9.57%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16604575      5.05%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5916989      1.80%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2964156      0.90%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1485397      0.45%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  441324      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     129      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3510      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329103150                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         232770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1200459                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14729093                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195709                       # Inst execution rate
system.cpu1.iew.exec_refs                    22509033                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5218828                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              244607786                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22541670                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712034                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1744742                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7094794                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79123027                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17290205                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           831083                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64454164                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1543192                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1667551                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1134530                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5315928                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19976                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          297697                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8861                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2909                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6414758                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1965362                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           571                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       203907                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        996552                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36729309                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64001341                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.848307                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31157730                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194335                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64016256                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80501961                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42533153                       # number of integer regfile writes
system.cpu1.ipc                              0.167256                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167256                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622626      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39009797     59.75%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19230590     29.46%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3422092      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65285247                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1905094                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029181                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 316111     16.59%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1433305     75.24%     91.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               155676      8.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63567701                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461692735                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64001329                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101351867                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70987888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65285247                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135139                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22228373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           114023                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700871                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14941848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329103150                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198373                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656372                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          288952065     87.80%     87.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26637112      8.09%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7105990      2.16%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2941200      0.89%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2494101      0.76%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             399770      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             414204      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             117587      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41121      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329103150                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198233                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16091240                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1929595                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22541670                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7094794                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       329335920                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1749045886                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              262179737                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37999665                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10728325                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14495101                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1458821                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                22486                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102544749                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83314273                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56179141                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28645875                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9162811                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1134530                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22618014                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18179476                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102544737                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29893                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               591                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22850033                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           589                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   403502536                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161781641                       # The number of ROB writes
system.cpu1.timesIdled                           2611                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2944995                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                12638                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3080521                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10222883                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6073201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12106000                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1928728                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        47255                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59158336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3968019                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118301192                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4015274                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3570815                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2805836                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3226824                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2501819                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2501817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3570815                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           117                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18178632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18178632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    568221952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               568221952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              525                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6073340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6073340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6073340                       # Request fanout histogram
system.membus.respLayer1.occupancy        31905770564                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25043363823                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       351275000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   488225333.224322                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       108000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1039371000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1037790466000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1405100000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    175819521                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       175819521                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    175819521                       # number of overall hits
system.cpu0.icache.overall_hits::total      175819521                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31595663                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31595663                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31595663                       # number of overall misses
system.cpu0.icache.overall_misses::total     31595663                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 416759426496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 416759426496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 416759426496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 416759426496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    207415184                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    207415184                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    207415184                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    207415184                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152331                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152331                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152331                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152331                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13190.399787                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13190.399787                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13190.399787                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13190.399787                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3631                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.516667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29805876                       # number of writebacks
system.cpu0.icache.writebacks::total         29805876                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1789754                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1789754                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1789754                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1789754                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29805909                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29805909                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29805909                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29805909                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 370199140998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 370199140998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 370199140998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 370199140998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143702                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143702                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143702                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143702                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12420.327157                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12420.327157                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12420.327157                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12420.327157                       # average overall mshr miss latency
system.cpu0.icache.replacements              29805876                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    175819521                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      175819521                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31595663                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31595663                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 416759426496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 416759426496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    207415184                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    207415184                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152331                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152331                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13190.399787                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13190.399787                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1789754                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1789754                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29805909                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29805909                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 370199140998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 370199140998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143702                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143702                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12420.327157                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12420.327157                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          205625172                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29805876                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.898813                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        444636276                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       444636276                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410994171                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410994171                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410994171                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410994171                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44695954                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44695954                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44695954                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44695954                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1063420394633                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1063420394633                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1063420394633                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1063420394633                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455690125                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455690125                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455690125                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455690125                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098084                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098084                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098084                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098084                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23792.318979                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23792.318979                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23792.318979                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23792.318979                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5880138                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       325782                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           127472                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4236                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.128860                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.907932                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27606238                       # number of writebacks
system.cpu0.dcache.writebacks::total         27606238                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17840966                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17840966                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17840966                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17840966                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26854988                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26854988                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26854988                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26854988                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 468788531372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 468788531372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 468788531372                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 468788531372                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058933                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058933                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058933                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058933                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17456.292714                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17456.292714                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17456.292714                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17456.292714                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27606238                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295516897                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295516897                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33015775                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33015775                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 670805199500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 670805199500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328532672                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328532672                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100495                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100495                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20317.717803                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20317.717803                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11146484                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11146484                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21869291                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21869291                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 335962272000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 335962272000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066567                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066567                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15362.284584                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15362.284584                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115477274                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115477274                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11680179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11680179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 392615195133                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 392615195133                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127157453                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127157453                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.091856                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091856                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33613.799509                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33613.799509                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6694482                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6694482                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4985697                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4985697                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 132826259372                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 132826259372                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039209                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039209                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26641.462442                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26641.462442                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1368                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1368                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8372500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8372500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.432774                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.432774                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6120.248538                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6120.248538                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1350                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1350                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       726500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       726500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005694                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005694                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 40361.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40361.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2945                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2945                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       608000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       608000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045071                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045071                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4374.100719                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4374.100719                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       470000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       470000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045071                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045071                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3381.294964                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3381.294964                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050686                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050686                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760792                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760792                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65541155500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65541155500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419984                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419984                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86148.586604                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86148.586604                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760791                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760791                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64780361000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64780361000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419984                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419984                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85148.695240                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85148.695240                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987685                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439665081                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27615553                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.920923                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987685                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999615                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999615                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942631281                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942631281                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29676985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25391342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 725                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              268774                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55337826                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29676985                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25391342                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                725                       # number of overall hits
system.l2.overall_hits::.cpu1.data             268774                       # number of overall hits
system.l2.overall_hits::total                55337826                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            128920                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2214263                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1962                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1457540                       # number of demand (read+write) misses
system.l2.demand_misses::total                3802685                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           128920                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2214263                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1962                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1457540                       # number of overall misses
system.l2.overall_misses::total               3802685                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10401807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 209378635976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    173777500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 146487725495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     366441945971                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10401807000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 209378635976                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    173777500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 146487725495                       # number of overall miss cycles
system.l2.overall_miss_latency::total    366441945971                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29805905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27605605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2687                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1726314                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59140511                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29805905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27605605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2687                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1726314                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59140511                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.080211                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.730182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.844308                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064299                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.080211                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.730182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.844308                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064299                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80684.199504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94559.063660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88571.610601                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100503.399903                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96364.002270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80684.199504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94559.063660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88571.610601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100503.399903                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96364.002270                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7703                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       175                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.017143                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1972039                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2805836                       # number of writebacks
system.l2.writebacks::total                   2805836                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          72335                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          34225                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              106569                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         72335                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         34225                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             106569                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       128914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2141928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1423315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3696116                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       128914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2141928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1423315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2397303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6093419                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9112129503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 182370845980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    153915501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 128888253495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 320525144479                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9112129503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 182370845980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    153915501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 128888253495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 195832297801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 516357442280                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.077590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.729066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.824482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.077590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.729066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.824482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.103033                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70683.785338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85143.312931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78568.402757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90554.974475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86719.449411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70683.785338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85143.312931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78568.402757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90554.974475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81688.588302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84740.183185                       # average overall mshr miss latency
system.l2.replacements                       10011808                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7424894                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7424894                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7424894                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7424894                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51598523                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51598523                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51598523                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51598523                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2397303                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2397303                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 195832297801                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 195832297801                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81688.588302                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81688.588302                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.880000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.678571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.773585                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4068.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1605.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2926.829268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       437500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       375500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       813000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.880000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.678571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.773585                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19886.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19763.157895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19829.268293                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       373500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       412500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20625                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4275610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           112063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4387673                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1474642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1108792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2583434                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 140086725988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111382688999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  251469414987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5750252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1220855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6971107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.256448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.908209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.370592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94997.108443                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100454.087871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97339.206261                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        54227                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        28986                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            83213                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1420415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1079806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2500221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 121193598490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97475079999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 218668678489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.247018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.884467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.358655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85322.668720                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90270.919035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87459.739955                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29676985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29677710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       128920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1962                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           130882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10401807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    173777500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10575584500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29805905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29808592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.730182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80684.199504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88571.610601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80802.436546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       128914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1959                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       130873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9112129503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    153915501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9266045004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.729066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004390                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70683.785338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78568.402757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70801.807890                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21115732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       156711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21272443                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       739621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       348748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1088369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  69291909988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  35105036496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 104396946484                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21855353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       505459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22360812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.689963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93685.698470                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100660.180119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95920.543937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        18108                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5239                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23347                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       721513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       343509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1065022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  61177247490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  31413173496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  92590420986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.679598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84790.222061                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91447.890728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86937.566535                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                25                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          160                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             170                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3318000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       490000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3808000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          183                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           195                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.874317                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.871795                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20737.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        49000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        22400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           46                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          114                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          117                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2228500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        58500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2287000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.622951                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19548.245614                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19547.008547                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999913                       # Cycle average of tags in use
system.l2.tags.total_refs                   120424278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10011886                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.028131                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.413691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.166123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.635814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.591983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.191256                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.553339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.033846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.119310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.284238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 955325534                       # Number of tag accesses
system.l2.tags.data_accesses                955325534                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8250432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     137146176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        125376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91132736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    151993728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          388648448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8250432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       125376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8375808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179573504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179573504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         128913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2142909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1423949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2374902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6072632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2805836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2805836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7939249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        131973404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           120647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87695463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    146260947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             373989710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7939249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       120647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8059896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172800491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172800491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172800491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7939249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       131973404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          120647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87695463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    146260947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            546790201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2721722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    128911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2043199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1401817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2371473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007081431750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167006                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167006                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13250823                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2560702                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6072632                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2805836                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6072632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2805836                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 125273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 84114                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            286775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            288864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            319458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            657180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            399194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            442665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            382648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            394492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            433882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            396440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           341208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           312621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           383265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           289119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           286946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           332602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            210078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            202041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            217972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            218966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146375                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 177746410858                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29736795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            289259392108                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29886.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48636.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3928607                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1610000                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6072632                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2805836                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2225623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1349648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  638693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  504846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  437706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  218106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  165189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  133435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   95719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   55451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  40928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  33282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  24726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  11520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 142705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 162892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 177374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 177811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 178396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 180698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 170333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 169507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3130441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.232925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.799118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.906071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1908432     60.96%     60.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       552382     17.65%     78.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       262479      8.38%     86.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       156299      4.99%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58206      1.86%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33438      1.07%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19065      0.61%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20227      0.65%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119913      3.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3130441                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.611433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.364954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    343.088133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167005    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167006                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.297031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.277257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.842309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           145744     87.27%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2268      1.36%     88.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12596      7.54%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4297      2.57%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1485      0.89%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              442      0.26%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              126      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167006                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              380630976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8017472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174188928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               388648448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179573504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       366.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    373.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1039195457000                       # Total gap between requests
system.mem_ctrls.avgGap                     117046.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8250304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    130764736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       125376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89716288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    151774272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174188928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7939125.483143178746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 125832653.908763885498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 120647.166040737313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86332439.182097122073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 146049768.653458625078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167619006.180401653051                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       128913                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2142909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1423949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2374902                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2805836                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3793624065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  94579109719                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     72093514                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69963853314                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 120850711496                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24784438257462                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29427.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44135.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36801.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49133.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50886.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8833174.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11229756300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5968730460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19821232620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7233975180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82032927600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     218654479500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     214921009440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       559862111100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.745670                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 556292665081                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34700900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 448202000919                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11121685260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5911293135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22642910640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6973309260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82032927600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     321141595560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     128616069600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       578439791055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.622651                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 330918720453                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34700900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 673575945547                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10284359176.470589                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47207693301.128647                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348913262500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165025036000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 874170530000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12837303                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12837303                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12837303                       # number of overall hits
system.cpu1.icache.overall_hits::total       12837303                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2956                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2956                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2956                       # number of overall misses
system.cpu1.icache.overall_misses::total         2956                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    200368999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    200368999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    200368999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    200368999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12840259                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12840259                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12840259                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12840259                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000230                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000230                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67783.829161                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67783.829161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67783.829161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67783.829161                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          127                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2655                       # number of writebacks
system.cpu1.icache.writebacks::total             2655                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          269                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          269                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2687                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2687                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2687                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2687                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    185981500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    185981500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    185981500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    185981500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000209                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000209                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000209                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000209                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69215.295869                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69215.295869                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69215.295869                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69215.295869                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2655                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12837303                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12837303                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2956                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2956                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    200368999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    200368999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12840259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12840259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67783.829161                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67783.829161                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          269                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2687                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2687                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    185981500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    185981500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69215.295869                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69215.295869                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.194141                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12739634                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2655                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4798.355556                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357220500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.194141                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974817                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974817                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25683205                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25683205                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16435687                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16435687                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16435687                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16435687                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3792984                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3792984                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3792984                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3792984                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 353620196152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 353620196152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 353620196152                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 353620196152                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20228671                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20228671                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20228671                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20228671                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187505                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187505                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187505                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187505                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93230.078522                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93230.078522                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93230.078522                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93230.078522                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1271158                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       215999                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20722                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2852                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.343403                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.735975                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1725933                       # number of writebacks
system.cpu1.dcache.writebacks::total          1725933                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2765372                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2765372                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2765372                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2765372                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1027612                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1027612                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1027612                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1027612                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91547537585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91547537585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91547537585                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91547537585                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050800                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050800                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050800                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050800                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89087.649410                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89087.649410                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89087.649410                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89087.649410                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1725933                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14612141                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14612141                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2298740                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2298740                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 180384212500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 180384212500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16910881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16910881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135933                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135933                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78470.906888                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78470.906888                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1793052                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1793052                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       505688                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       505688                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  37877653000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37877653000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029903                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029903                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74903.207116                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74903.207116                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1823546                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1823546                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1494244                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1494244                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 173235983652                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 173235983652                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317790                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317790                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.450373                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.450373                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115935.539077                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115935.539077                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       972320                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       972320                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       521924                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       521924                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53669884585                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53669884585                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157311                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157311                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102830.842393                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102830.842393                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6865500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6865500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.365427                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.365427                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41110.778443                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41110.778443                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3454500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3454500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096280                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096280                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 78511.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78511.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1026500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1026500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.270880                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.270880                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8554.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8554.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       906500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       906500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.270880                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.270880                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7554.166667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7554.166667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103057                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103057                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708141                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708141                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  61979048000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  61979048000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390979                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390979                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87523.597702                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87523.597702                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708141                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708141                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61270907000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61270907000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390979                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390979                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86523.597702                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86523.597702                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.827207                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19267893                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1735645                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.101287                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357232000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.827207                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45817210                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45817210                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1039195566000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52170171                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10230730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51715787                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7205972                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4082868                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             340                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            598                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6989485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6989485                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29808596                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22361576                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          195                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89417689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82827976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5188219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177441913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3815153920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3533557056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       341888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    220943424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7569996288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14114347                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180798976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         73255160                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.276959                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               67293611     91.86%     91.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5912930      8.07%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  47617      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1002      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           73255160                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118291307439                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41425453827                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44746664743                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2604158420                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4032995                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1632003449000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141332                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703208                       # Number of bytes of host memory used
host_op_rate                                   141692                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10087.93                       # Real time elapsed on the host
host_tick_rate                               58764100                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425747777                       # Number of instructions simulated
sim_ops                                    1429374574                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.592808                       # Number of seconds simulated
sim_ticks                                592807883000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.887939                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               94090729                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94196286                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3568733                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        103003679                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5488                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12619                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7131                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104498231                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1474                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           770                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3567120                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  60044417                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13761111                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2885                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      121749760                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262682865                       # Number of instructions committed
system.cpu0.commit.committedOps             262683511                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1162699412                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.225926                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.158392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1100168533     94.62%     94.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11975447      1.03%     95.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20374513      1.75%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2318736      0.20%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1114118      0.10%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1083339      0.09%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       284530      0.02%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11619085      1.00%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13761111      1.18%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1162699412                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10476                       # Number of function calls committed.
system.cpu0.commit.int_insts                261442466                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81082636                       # Number of loads committed
system.cpu0.commit.membars                       1010                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1061      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180327545     68.65%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81083350     30.87%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270201      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262683511                       # Class of committed instruction
system.cpu0.commit.refs                      82353645                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262682865                       # Number of Instructions Simulated
system.cpu0.committedOps                    262683511                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.501475                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.501475                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            967506865                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1689                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81255760                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             406315389                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49461998                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                140024611                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3567516                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3143                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20227594                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104498231                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 95244643                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1080356394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1027061                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     465336945                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7138258                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.088374                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96863018                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94096217                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.393533                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1180788584                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.394091                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.703510                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               836161312     70.81%     70.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               240013727     20.33%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96896507      8.21%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3361809      0.28%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2337647      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13146      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2002694      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     439      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1303      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1180788584                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1671799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3688630                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73166866                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.444834                       # Inst execution rate
system.cpu0.iew.exec_refs                   298077958                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1291055                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               99884126                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            119125417                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2062                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2076032                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1677732                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          380883418                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            296786903                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3120844                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            525998416                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                969167                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            606011903                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3567516                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            607258535                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19300379                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1241                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38042781                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       406723                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           189                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       651005                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3037625                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277595837                       # num instructions consuming a value
system.cpu0.iew.wb_count                    324663581                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743040                       # average fanout of values written-back
system.cpu0.iew.wb_producers                206264729                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.274566                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     325569367                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               635348944                       # number of integer regfile reads
system.cpu0.int_regfile_writes              251118061                       # number of integer regfile writes
system.cpu0.ipc                              0.222149                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.222149                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1337      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            228816517     43.24%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1310      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  252      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     43.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           298958844     56.50%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1340680      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             529119259                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   39731278                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.075089                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2241273      5.64%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              37489094     94.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  910      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             568848881                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2285279487                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    324663264                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        499083133                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 380880253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                529119259                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3165                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      118199910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6521744                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           280                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     75458173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1180788584                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.448107                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.184770                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          964953304     81.72%     81.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           94504094      8.00%     89.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           38746065      3.28%     93.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18324777      1.55%     94.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           34890136      2.95%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19336838      1.64%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5893056      0.50%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2576878      0.22%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1563436      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1180788584                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.447473                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2553924                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          524927                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           119125417                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1677732                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    599                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1182460383                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3155384                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              715409828                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201374081                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25838073                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                59931495                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             244841025                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               306119                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            525937754                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             392181853                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          302450487                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                146301412                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1170660                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3567516                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            255484022                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101076414                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       525937442                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         94311                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1243                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                121735560                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1232                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1533368244                       # The number of ROB reads
system.cpu0.rob.rob_writes                  786968394                       # The number of ROB writes
system.cpu0.timesIdled                          17194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  276                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.485270                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16377096                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16461830                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2193896                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28186271                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4541                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21641                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17100                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29908219                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          366                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           461                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2193646                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13127273                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3281691                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48541614                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57213222                       # Number of instructions committed
system.cpu1.commit.committedOps              57214003                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    188105040                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.304160                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.253915                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    169914545     90.33%     90.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7618628      4.05%     94.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4103196      2.18%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       885740      0.47%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       672618      0.36%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       764196      0.41%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        84199      0.04%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       780227      0.41%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3281691      1.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    188105040                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55974329                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13958797                       # Number of loads committed
system.cpu1.commit.membars                       1137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1137      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41876309     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13959258     24.40%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1377059      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57214003                       # Class of committed instruction
system.cpu1.commit.refs                      15336317                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57213222                       # Number of Instructions Simulated
system.cpu1.committedOps                     57214003                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.433043                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.433043                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            122071531                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  262                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13929062                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118327067                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15638262                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53385057                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2202654                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1084                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2856738                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29908219                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18038419                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    175289916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               614408                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     138950288                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4405808                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.152270                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18661422                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16381637                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.707431                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         196154242                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.708382                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.104525                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               112876772     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                50085117     25.53%     83.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22941164     11.70%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4033876      2.06%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3191372      1.63%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   39210      0.02%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2986159      1.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      49      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     523      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           196154242                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         261202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2340125                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18189915                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.448028                       # Inst execution rate
system.cpu1.iew.exec_refs                    25875798                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1538217                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               56531040                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26187319                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1598                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3421377                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2446980                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105336143                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24337581                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1861081                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87999554                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                368187                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             36340692                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2202654                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             36961200                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       650323                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          280593                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          854                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8861                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12228522                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1069460                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8861                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1255477                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1084648                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66246309                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81739207                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.730704                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48406442                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.416155                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82112997                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               113712301                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62388320                       # number of integer regfile writes
system.cpu1.ipc                              0.291287                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.291287                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1338      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63155674     70.28%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2923      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25077340     27.91%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1623200      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              89860635                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1020816                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011360                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 212199     20.79%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                808402     79.19%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  215      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90880113                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         377220551                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81739207                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153467109                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 105333239                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 89860635                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2904                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       48122140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           324223                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           304                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32415348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    196154242                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.458112                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.026544                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          148896607     75.91%     75.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24513432     12.50%     88.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12595347      6.42%     94.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4456411      2.27%     97.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3494155      1.78%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1132744      0.58%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             555562      0.28%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             266308      0.14%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             243676      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      196154242                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.457503                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5366340                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          933500                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26187319                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2446980                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu1.numCycles                       196415444                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   989081409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              100256547                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42711497                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3343759                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18261028                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18520174                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               247160                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            152375871                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113467862                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86352479                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52714882                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1171779                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2202654                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22658338                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43640982                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       152375871                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         60793                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1234                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11352244                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1229                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   290578433                       # The number of ROB reads
system.cpu1.rob.rob_writes                  219570946                       # The number of ROB writes
system.cpu1.timesIdled                           2433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         30305300                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               270622                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            31770702                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              56600782                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     46972294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      93753754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       380671                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       187660                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25325395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     22264742                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50650986                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       22452402                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           46926942                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       421853                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         46360023                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1656                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            466                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42813                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      46926942                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    140723509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              140723509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3033062976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3033062976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1358                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          46971877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                46971877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            46971877                       # Request fanout histogram
system.membus.respLayer1.occupancy       242066832743                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             40.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        106527539307                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   592807883000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   592807883000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    83036921.052632                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   36798623.903265                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    101240000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   591230181500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1577701500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95228002                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95228002                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95228002                       # number of overall hits
system.cpu0.icache.overall_hits::total       95228002                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16641                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16641                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16641                       # number of overall misses
system.cpu0.icache.overall_misses::total        16641                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1282660999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1282660999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1282660999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1282660999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     95244643                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     95244643                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     95244643                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     95244643                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000175                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000175                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77078.360615                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77078.360615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77078.360615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77078.360615                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          794                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.111111                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15315                       # number of writebacks
system.cpu0.icache.writebacks::total            15315                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1326                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1326                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1326                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1326                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15315                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15315                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15315                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15315                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1185106000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1185106000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1185106000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1185106000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77382.043748                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77382.043748                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77382.043748                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77382.043748                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15315                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95228002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95228002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16641                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16641                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1282660999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1282660999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     95244643                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     95244643                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77078.360615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77078.360615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1326                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1326                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15315                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15315                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1185106000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1185106000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77382.043748                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77382.043748                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           95243574                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15347                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6206.005995                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        190504601                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       190504601                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     65962722                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65962722                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     65962722                       # number of overall hits
system.cpu0.dcache.overall_hits::total       65962722                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37245476                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37245476                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37245476                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37245476                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2901949990165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2901949990165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2901949990165                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2901949990165                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    103208198                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    103208198                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    103208198                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    103208198                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.360877                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.360877                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.360877                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.360877                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77914.160371                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77914.160371                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77914.160371                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77914.160371                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    880379060                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       163038                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19540057                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3845                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.055092                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    42.402601                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23260079                       # number of writebacks
system.cpu0.dcache.writebacks::total         23260079                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13983511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13983511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13983511                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13983511                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23261965                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23261965                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23261965                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23261965                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2070825293883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2070825293883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2070825293883                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2070825293883                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.225389                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.225389                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.225389                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.225389                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89021.941778                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89021.941778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89021.941778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89021.941778                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23260078                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65121881                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65121881                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36816856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36816856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2871734014500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2871734014500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    101938737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    101938737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.361166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.361166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78000.522763                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78000.522763                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13599168                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13599168                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23217688                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23217688                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2067875131000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2067875131000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.227761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.227761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89064.644636                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89064.644636                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       840841                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        840841                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       428620                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       428620                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  30215975665                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30215975665                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269461                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269461                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.337639                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.337639                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70495.953677                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70495.953677                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       384343                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       384343                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44277                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44277                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2950162883                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2950162883                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034879                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034879                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66629.692233                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66629.692233                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          731                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          731                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          145                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6691000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6691000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.165525                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.165525                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46144.827586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46144.827586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          135                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       331500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       331500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011416                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011416                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        33150                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        33150                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          535                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          535                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1046000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1046000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.306995                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.306995                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4413.502110                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4413.502110                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       809000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       809000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.306995                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.306995                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3413.502110                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3413.502110                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          111                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          111                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       536000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       536000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          770                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          770                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.144156                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.144156                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4828.828829                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4828.828829                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          102                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          102                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       393500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       393500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.132468                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.132468                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3857.843137                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3857.843137                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999252                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89229093                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23260822                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.836025                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999252                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        229682022                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       229682022                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1089                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2768509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 193                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              275895                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3045686                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1089                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2768509                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                193                       # number of overall hits
system.l2.overall_hits::.cpu1.data             275895                       # number of overall hits
system.l2.overall_hits::total                 3045686                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20490259                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2363                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1768156                       # number of demand (read+write) misses
system.l2.demand_misses::total               22275004                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14226                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20490259                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2363                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1768156                       # number of overall misses
system.l2.overall_misses::total              22275004                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1148287500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1993461102834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    204249999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 188476389544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2183290029877                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1148287500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1993461102834                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    204249999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 188476389544                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2183290029877                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23258768                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2044051                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25320690                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23258768                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2044051                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25320690                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.928893                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.880969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.924491                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865025                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879716                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.928893                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.880969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.924491                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865025                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879716                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80717.524251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97288.233537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86436.732543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106594.887297                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98015.247489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80717.524251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97288.233537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86436.732543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106594.887297                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98015.247489                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             201961                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7419                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.222132                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  25158623                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              421850                       # number of writebacks
system.l2.writebacks::total                    421850                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1041174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22805                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1063997                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1041174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22805                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1063997                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     19449085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1745351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21211007                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     19449085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1745351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     25949772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         47160779                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1005921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1744551899371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    180033002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 169715118567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1915452971940                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1005921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1744551899371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    180033002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 169715118567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2005188963831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3920641935771                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.928567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.836204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.919405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.853869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.837695                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.928567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.836204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.919405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.853869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.862539                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70734.899093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89698.404803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76609.788085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97238.388477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90304.669266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70734.899093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89698.404803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76609.788085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97238.388477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77271.929936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83133.527879                       # average overall mshr miss latency
system.l2.replacements                       69019042                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       477458                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           477458                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       477461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       477461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24468357                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24468357                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24468358                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24468358                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     25949772                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       25949772                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2005188963831                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2005188963831                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77271.929936                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77271.929936                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              56                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   82                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           554                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           180                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                734                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3448000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       937500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4385500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          610                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          206                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              816                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.908197                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.873786                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.899510                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6223.826715                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5208.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5974.795640                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          549                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           723                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11098500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3506000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14604500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.844660                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.886029                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20215.846995                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20149.425287                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20199.861687                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        40000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1081.081081                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        69000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       676500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       745500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.972973                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        34500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19897.058824                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20708.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29045                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29374                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26918                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56292                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2710153000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2523286500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5233439500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.682989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.635923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.659644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92263.668550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93739.746638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92969.507212                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6786                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6700                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            13486                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        22588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2119348000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1962342500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4081690500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.525205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.477639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.501611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93826.279440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97059.179939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95353.233192                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1148287500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    204249999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1352537499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.928893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.924491                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.928264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80717.524251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86436.732543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81532.189945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16571                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1005921000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    180033002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1185954002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.928567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.919405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.927256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70734.899093                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76609.788085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71568.040673                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2754875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       260484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3015359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20460885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1741238                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22202123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1990750949834                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 185953103044                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2176704052878                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23215760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2001722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25217482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.881336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.869870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.880426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97295.446890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106793.616406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98040.356451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1034388                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16105                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1050493                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     19426497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1725133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21151630                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1742432551371                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 167752776067                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1910185327438                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.836781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.861824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.838769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89693.605150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97240.488743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90309.131137                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                    74971108                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  69019107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.086237                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.582913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.044588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.262397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    35.100580                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.399733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.047572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.548447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 471160795                       # Number of tag accesses
system.l2.tags.data_accesses                471160795                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        910144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1245799872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        150400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     111719552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1647484352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3006064320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       910144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       150400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1060544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26998592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26998592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       19465623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1745618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     25741943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            46969755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       421853                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             421853                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1535310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2101523795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           253708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        188458277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2779120183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5070891272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1535310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       253708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1789018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45543578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45543578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45543578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1535310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2101523795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          253708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       188458277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2779120183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5116434850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    393459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  19406977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1728350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  25730557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034749369250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24184                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24184                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            76807238                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370909                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    46969755                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     421854                       # Number of write requests accepted
system.mem_ctrls.readBursts                  46969755                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   421854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  87300                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28395                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            892637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            778772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            745460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            742684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4754128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7150879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7178931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5820220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5924878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5031523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2679749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1190219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1095430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1031183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           939916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           925846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22204                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1346542376461                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               234412275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2225588407711                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28721.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47471.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 38768025                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  331620                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              46969755                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               421854                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4596116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6203478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6320323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5869314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 5350811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4682178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3817728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2962923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2236650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1663970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1185191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 855716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 525253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 300958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 168375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  87220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  40322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8176259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    370.054031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.333700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.065354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2651499     32.43%     32.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1523249     18.63%     51.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1011803     12.37%     63.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       561987      6.87%     70.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       404594      4.95%     75.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       332812      4.07%     79.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       237997      2.91%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       213466      2.61%     84.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1238852     15.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8176259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1938.569922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    149.183352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  36495.599853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        24168     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.37626e+06-1.44179e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.268938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.881913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21527     89.01%     89.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              474      1.96%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1229      5.08%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              600      2.48%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              184      0.76%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               90      0.37%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.15%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24184                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3000477120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5587200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25180672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3006064320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26998656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5061.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5070.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  592807893500                       # Total gap between requests
system.mem_ctrls.avgGap                      12508.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       910144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1242046528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       150400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    110614400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1646755648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25180672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1535310.217863617698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2095192327.258576631546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 253707.827296216972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 186594009.918049633503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2777890941.102751731873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42476952.014485947788                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     19465623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1745618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     25741943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       421854                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    417764761                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 936732495541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     82441514                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97368474853                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1190987231042                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14691960612476                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29376.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48122.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35081.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55778.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46266.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34827121.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25117520400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13350290085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        134365832160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          974125080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46795616400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     264477237780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4920553440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       490001175345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        826.576686                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10243317393                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19795100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 562769465607                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          33260961720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17678612820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        200374896540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1079673480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46795616400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     267548549400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2334185760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       569072496120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        959.961081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3735712805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19795100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 569277070195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3053087910.493827                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6159048089.830829                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        41500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15659467000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    98207641500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 494600241500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18035750                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18035750                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18035750                       # number of overall hits
system.cpu1.icache.overall_hits::total       18035750                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2669                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2669                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2669                       # number of overall misses
system.cpu1.icache.overall_misses::total         2669                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    220171000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    220171000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    220171000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    220171000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18038419                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18038419                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18038419                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18038419                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000148                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000148                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000148                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000148                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 82491.944549                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 82491.944549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 82491.944549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 82491.944549                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2556                       # number of writebacks
system.cpu1.icache.writebacks::total             2556                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          113                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          113                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2556                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2556                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2556                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2556                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    210862000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    210862000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    210862000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    210862000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 82496.870110                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82496.870110                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 82496.870110                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82496.870110                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2556                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18035750                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18035750                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2669                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2669                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    220171000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    220171000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18038419                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18038419                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000148                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000148                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 82491.944549                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 82491.944549                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          113                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2556                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2556                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    210862000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    210862000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 82496.870110                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82496.870110                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18138662                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2588                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7008.756569                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36079394                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36079394                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15882020                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15882020                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15882020                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15882020                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5010342                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5010342                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5010342                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5010342                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 389821996256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 389821996256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 389821996256                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 389821996256                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20892362                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20892362                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20892362                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20892362                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.239817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.239817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.239817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.239817                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77803.470553                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77803.470553                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77803.470553                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77803.470553                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     42010021                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        32884                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           687773                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            467                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.081230                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.415418                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2044344                       # number of writebacks
system.cpu1.dcache.writebacks::total          2044344                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2964067                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2964067                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2964067                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2964067                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2046275                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2046275                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2046275                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2046275                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 195851021813                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 195851021813                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 195851021813                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 195851021813                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.097944                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.097944                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.097944                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.097944                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95710.997697                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95710.997697                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95710.997697                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95710.997697                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2044344                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14932394                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14932394                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4583710                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4583710                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 359880859000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 359880859000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19516104                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19516104                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.234868                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.234868                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78513.007804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78513.007804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2579987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2579987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2003723                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2003723                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 193070817500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 193070817500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96356.041978                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96356.041978                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       949626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        949626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       426632                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       426632                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29941137256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29941137256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1376258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1376258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.309994                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.309994                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70180.242588                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70180.242588                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       384080                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       384080                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42552                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42552                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2780204313                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2780204313                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030919                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030919                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65336.630781                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65336.630781                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          677                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          677                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13913500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13913500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.197867                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.197867                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 83314.371257                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 83314.371257                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           83                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           83                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7890000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7890000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099526                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099526                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 93928.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 93928.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          569                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          569                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          230                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          230                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1885500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1885500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.287860                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.287860                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8197.826087                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8197.826087                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          230                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          230                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1656500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1656500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.287860                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.287860                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7202.173913                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7202.173913                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          305                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            305                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       833000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       833000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          461                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          461                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.338395                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.338395                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5339.743590                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5339.743590                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       677000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       677000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.338395                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.338395                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4339.743590                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4339.743590                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.991493                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17937837                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2046099                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.766847                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.991493                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999734                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999734                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43835004                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43835004                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 592807883000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25239183                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       899311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24844833                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        68597193                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         44033510                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1745                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           466                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2211                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85549                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85549                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17871                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25221312                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69781776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6135395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75970784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1960320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2977206208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       327168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261657344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3241151040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       113057955                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27257216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        138380439                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.166370                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.376036                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              115545782     83.50%     83.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22646997     16.37%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 187660      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          138380439                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50648639791                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34894818255                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22977989                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3072085723                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3841485                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
