{"vcs1":{"timestamp_begin":1704294001.719931543, "rt":0.68, "ut":0.17, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704294001.242785642}
{"VCS_COMP_START_TIME": 1704294001.242785642}
{"VCS_COMP_END_TIME": 1704294002.479297613}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/./sim/h264_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/./src+/home/N26124939/VSD/VSD_Project/rtl/./src/H264+/home/N26124939/VSD/VSD_Project/rtl/./src/H264/cavlc+/home/N26124939/VSD/VSD_Project/rtl/./src/H264/dct_quant+/home/N26124939/VSD/VSD_Project/rtl/./src/H264/fetch+/home/N26124939/VSD/VSD_Project/rtl/./src/H264/intra+/home/N26124939/VSD/VSD_Project/rtl/./src/H264/packer+/home/N26124939/VSD/VSD_Project/rtl/./include"}
{"vcs1": {"peak_mem": 325980}}
