# MIPS-32-Processor
Designed a 5 stage pipelined MIPS-32 Processor using Verilog
