$date
  Mon Jun 26 15:27:56 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module syncresff_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 4 # d[3:0] $end
$var reg 4 $ q[3:0] $end
$scope module testobject $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 4 ' d[3:0] $end
$var reg 4 ( q[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
bUUUU #
b0000 $
0%
1&
bUUUU '
b0000 (
#10000000
1!
b0101 #
1%
b0101 '
#20000000
0!
b1011 #
0%
b1011 '
#30000000
1!
1%
#40000000
0!
0"
b0111 #
0%
0&
b0111 '
#50000000
1!
b0111 $
1%
b0111 (
#60000000
0!
0%
