
# India-RISC-V-Chip-Tapeout-Week1

## [Day 1 :](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%201)
### Lab 1 : Introduction to Lab
### Lab 2 : Introduction to iverilog gtkwave
### Lab 3 : Yosys 1 good mux

## [Day 2 :](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%202)
### Lab 4 : Introduction to dot Lib (.lib)
### Lab 5 : Hierarchical Synthesis vs Flat Synthesis
### Various Flops Coding Styles and Optimizations

## Day 3 :
