
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.45

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tx_ready$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_ready$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
     2    1.55    0.01    0.08    0.08 v tx_ready$_SDFFE_PN1P_/Q (DFF_X1)
                                         tx_ready (net)
                  0.01    0.00    0.08 v _333_/A (INV_X1)
     1    1.66    0.01    0.01    0.09 ^ _333_/ZN (INV_X1)
                                         _135_ (net)
                  0.01    0.00    0.09 ^ _334_/B1 (OAI21_X1)
     1    1.06    0.00    0.01    0.10 v _334_/ZN (OAI21_X1)
                                         _030_ (net)
                  0.00    0.00    0.10 v tx_ready$_SDFFE_PN1P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
     4    8.14    0.02    0.10    0.10 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[0] (net)
                  0.02    0.00    0.10 ^ _356_/A (HA_X1)
     1    3.40    0.01    0.04    0.14 ^ _356_/CO (HA_X1)
                                         _183_ (net)
                  0.01    0.00    0.14 ^ _205_/A (BUF_X4)
     5    9.84    0.01    0.02    0.16 ^ _205_/Z (BUF_X4)
                                         _040_ (net)
                  0.01    0.00    0.16 ^ _206_/A3 (NAND3_X1)
     4    9.69    0.03    0.04    0.21 v _206_/ZN (NAND3_X1)
                                         _189_ (net)
                  0.03    0.00    0.21 v _358_/B (HA_X1)
     3    3.85    0.02    0.07    0.27 v _358_/S (HA_X1)
                                         _191_ (net)
                  0.02    0.00    0.27 v _267_/A1 (NOR2_X1)
     1    0.92    0.01    0.02    0.30 ^ _267_/ZN (NOR2_X1)
                                         _082_ (net)
                  0.01    0.00    0.30 ^ _269_/A3 (AND4_X1)
     3    4.81    0.02    0.07    0.36 ^ _269_/ZN (AND4_X1)
                                         _084_ (net)
                  0.02    0.00    0.36 ^ _284_/A1 (NAND3_X1)
     4    8.85    0.03    0.04    0.41 v _284_/ZN (NAND3_X1)
                                         _098_ (net)
                  0.03    0.00    0.41 v _293_/A2 (NOR3_X2)
     1    1.92    0.02    0.05    0.45 ^ _293_/ZN (NOR3_X2)
                                         _106_ (net)
                  0.02    0.00    0.45 ^ _294_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.51 v _294_/Z (MUX2_X1)
                                         _019_ (net)
                  0.01    0.00    0.51 v rx_shift_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.51   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
     4    8.14    0.02    0.10    0.10 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[0] (net)
                  0.02    0.00    0.10 ^ _356_/A (HA_X1)
     1    3.40    0.01    0.04    0.14 ^ _356_/CO (HA_X1)
                                         _183_ (net)
                  0.01    0.00    0.14 ^ _205_/A (BUF_X4)
     5    9.84    0.01    0.02    0.16 ^ _205_/Z (BUF_X4)
                                         _040_ (net)
                  0.01    0.00    0.16 ^ _206_/A3 (NAND3_X1)
     4    9.69    0.03    0.04    0.21 v _206_/ZN (NAND3_X1)
                                         _189_ (net)
                  0.03    0.00    0.21 v _358_/B (HA_X1)
     3    3.85    0.02    0.07    0.27 v _358_/S (HA_X1)
                                         _191_ (net)
                  0.02    0.00    0.27 v _267_/A1 (NOR2_X1)
     1    0.92    0.01    0.02    0.30 ^ _267_/ZN (NOR2_X1)
                                         _082_ (net)
                  0.01    0.00    0.30 ^ _269_/A3 (AND4_X1)
     3    4.81    0.02    0.07    0.36 ^ _269_/ZN (AND4_X1)
                                         _084_ (net)
                  0.02    0.00    0.36 ^ _284_/A1 (NAND3_X1)
     4    8.85    0.03    0.04    0.41 v _284_/ZN (NAND3_X1)
                                         _098_ (net)
                  0.03    0.00    0.41 v _293_/A2 (NOR3_X2)
     1    1.92    0.02    0.05    0.45 ^ _293_/ZN (NOR3_X2)
                                         _106_ (net)
                  0.02    0.00    0.45 ^ _294_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.51 v _294_/Z (MUX2_X1)
                                         _019_ (net)
                  0.01    0.00    0.51 v rx_shift_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.51   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.47e-04   3.30e-06   2.76e-06   2.54e-04  82.6%
Combinational          2.73e-05   2.09e-05   5.04e-06   5.32e-05  17.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.75e-04   2.42e-05   7.80e-06   3.07e-04 100.0%
                          89.6%       7.9%       2.5%
