{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 16:10:37 2019 " "Info: Processing started: Fri Oct 18 16:10:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[8\] register soma\[56\] 133.58 MHz 7.486 ns Internal " "Info: Clock \"clk\" has Internal fmax of 133.58 MHz between source register \"counter\[8\]\" and destination register \"soma\[56\]\" (period= 7.486 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.310 ns + Longest register register " "Info: + Longest register to register delay is 7.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[8\] 1 REG LCFF_X29_Y12_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y12_N17; Fanout = 5; REG Node = 'counter\[8\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[8] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.154 ns) 0.964 ns LessThan0~2 2 COMB LCCOMB_X30_Y13_N26 2 " "Info: 2: + IC(0.810 ns) + CELL(0.154 ns) = 0.964 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 2; COMB Node = 'LessThan0~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.964 ns" { counter[8] LessThan0~2 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 1.475 ns LessThan0~5 3 COMB LCCOMB_X30_Y13_N16 5 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 1.475 ns; Loc. = LCCOMB_X30_Y13_N16; Fanout = 5; COMB Node = 'LessThan0~5'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.511 ns" { LessThan0~2 LessThan0~5 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.225 ns) 2.254 ns LessThan0~6 4 COMB LCCOMB_X30_Y12_N18 24 " "Info: 4: + IC(0.554 ns) + CELL(0.225 ns) = 2.254 ns; Loc. = LCCOMB_X30_Y12_N18; Fanout = 24; COMB Node = 'LessThan0~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.779 ns" { LessThan0~5 LessThan0~6 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.272 ns) 3.396 ns Equal2~1 5 COMB LCCOMB_X31_Y10_N14 2 " "Info: 5: + IC(0.870 ns) + CELL(0.272 ns) = 3.396 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 2; COMB Node = 'Equal2~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.142 ns" { LessThan0~6 Equal2~1 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.357 ns) 4.371 ns Equal2~14DUPLICATE 6 COMB LCCOMB_X30_Y12_N26 11 " "Info: 6: + IC(0.618 ns) + CELL(0.357 ns) = 4.371 ns; Loc. = LCCOMB_X30_Y12_N26; Fanout = 11; COMB Node = 'Equal2~14DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.975 ns" { Equal2~1 Equal2~14DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.053 ns) 4.761 ns counter~23 7 COMB LCCOMB_X31_Y12_N16 2 " "Info: 7: + IC(0.337 ns) + CELL(0.053 ns) = 4.761 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 2; COMB Node = 'counter~23'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.390 ns" { Equal2~14DUPLICATE counter~23 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.228 ns) 5.487 ns Equal3~2 8 COMB LCCOMB_X30_Y12_N0 2 " "Info: 8: + IC(0.498 ns) + CELL(0.228 ns) = 5.487 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 2; COMB Node = 'Equal3~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.726 ns" { counter~23 Equal3~2 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.357 ns) 6.097 ns Equal3~8DUPLICATE 9 COMB LCCOMB_X30_Y12_N30 46 " "Info: 9: + IC(0.253 ns) + CELL(0.357 ns) = 6.097 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 46; COMB Node = 'Equal3~8DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.610 ns" { Equal3~2 Equal3~8DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.397 ns) 7.310 ns soma\[56\] 10 REG LCFF_X33_Y10_N21 1 " "Info: 10: + IC(0.816 ns) + CELL(0.397 ns) = 7.310 ns; Loc. = LCFF_X33_Y10_N21; Fanout = 1; REG Node = 'soma\[56\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.213 ns" { Equal3~8DUPLICATE soma[56] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 31.67 % ) " "Info: Total cell delay = 2.315 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.995 ns ( 68.33 % ) " "Info: Total interconnect delay = 4.995 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.310 ns" { counter[8] LessThan0~2 LessThan0~5 LessThan0~6 Equal2~1 Equal2~14DUPLICATE counter~23 Equal3~2 Equal3~8DUPLICATE soma[56] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.310 ns" { counter[8] {} LessThan0~2 {} LessThan0~5 {} LessThan0~6 {} Equal2~1 {} Equal2~14DUPLICATE {} counter~23 {} Equal3~2 {} Equal3~8DUPLICATE {} soma[56] {} } { 0.000ns 0.810ns 0.239ns 0.554ns 0.870ns 0.618ns 0.337ns 0.498ns 0.253ns 0.816ns } { 0.000ns 0.154ns 0.272ns 0.225ns 0.272ns 0.357ns 0.053ns 0.228ns 0.357ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 193 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 193; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns soma\[56\] 3 REG LCFF_X33_Y10_N21 1 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X33_Y10_N21; Fanout = 1; REG Node = 'soma\[56\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl soma[56] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl soma[56] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} soma[56] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.480 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 193 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 193; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns counter\[8\] 3 REG LCFF_X29_Y12_N17 5 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X29_Y12_N17; Fanout = 5; REG Node = 'counter\[8\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl counter[8] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl counter[8] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} counter[8] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl soma[56] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} soma[56] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl counter[8] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} counter[8] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.310 ns" { counter[8] LessThan0~2 LessThan0~5 LessThan0~6 Equal2~1 Equal2~14DUPLICATE counter~23 Equal3~2 Equal3~8DUPLICATE soma[56] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.310 ns" { counter[8] {} LessThan0~2 {} LessThan0~5 {} LessThan0~6 {} Equal2~1 {} Equal2~14DUPLICATE {} counter~23 {} Equal3~2 {} Equal3~8DUPLICATE {} soma[56] {} } { 0.000ns 0.810ns 0.239ns 0.554ns 0.870ns 0.618ns 0.337ns 0.498ns 0.253ns 0.816ns } { 0.000ns 0.154ns 0.272ns 0.225ns 0.272ns 0.357ns 0.053ns 0.228ns 0.357ns 0.397ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl soma[56] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} soma[56] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl counter[8] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} counter[8] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "soma\[56\] multControl clk 10.549 ns register " "Info: tsu for register \"soma\[56\]\" (data pin = \"multControl\", clock pin = \"clk\") is 10.549 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.947 ns + Longest pin register " "Info: + Longest pin to register delay is 12.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns multControl 1 PIN PIN_G8 241 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G8; Fanout = 241; PIN Node = 'multControl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multControl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.535 ns) + CELL(0.545 ns) 6.887 ns Add3~2 2 COMB LCCOMB_X30_Y11_N0 2 " "Info: 2: + IC(5.535 ns) + CELL(0.545 ns) = 6.887 ns; Loc. = LCCOMB_X30_Y11_N0; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.080 ns" { multControl Add3~2 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.922 ns Add3~6 3 COMB LCCOMB_X30_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.922 ns; Loc. = LCCOMB_X30_Y11_N2; Fanout = 2; COMB Node = 'Add3~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~2 Add3~6 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.957 ns Add3~10 4 COMB LCCOMB_X30_Y11_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.957 ns; Loc. = LCCOMB_X30_Y11_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~6 Add3~10 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.992 ns Add3~14 5 COMB LCCOMB_X30_Y11_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.992 ns; Loc. = LCCOMB_X30_Y11_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.027 ns Add3~18 6 COMB LCCOMB_X30_Y11_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.027 ns; Loc. = LCCOMB_X30_Y11_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.062 ns Add3~22 7 COMB LCCOMB_X30_Y11_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.062 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.097 ns Add3~26 8 COMB LCCOMB_X30_Y11_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 7.097 ns; Loc. = LCCOMB_X30_Y11_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.193 ns Add3~30 9 COMB LCCOMB_X30_Y11_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.193 ns; Loc. = LCCOMB_X30_Y11_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.228 ns Add3~34 10 COMB LCCOMB_X30_Y11_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.228 ns; Loc. = LCCOMB_X30_Y11_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.263 ns Add3~38 11 COMB LCCOMB_X30_Y11_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 7.263 ns; Loc. = LCCOMB_X30_Y11_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.298 ns Add3~42 12 COMB LCCOMB_X30_Y11_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 7.298 ns; Loc. = LCCOMB_X30_Y11_N20; Fanout = 2; COMB Node = 'Add3~42'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~38 Add3~42 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.333 ns Add3~46 13 COMB LCCOMB_X30_Y11_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 7.333 ns; Loc. = LCCOMB_X30_Y11_N22; Fanout = 2; COMB Node = 'Add3~46'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~42 Add3~46 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.368 ns Add3~50 14 COMB LCCOMB_X30_Y11_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 7.368 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 2; COMB Node = 'Add3~50'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~46 Add3~50 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.403 ns Add3~54 15 COMB LCCOMB_X30_Y11_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 7.403 ns; Loc. = LCCOMB_X30_Y11_N26; Fanout = 2; COMB Node = 'Add3~54'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~50 Add3~54 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.438 ns Add3~58 16 COMB LCCOMB_X30_Y11_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 7.438 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 2; COMB Node = 'Add3~58'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~54 Add3~58 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 7.638 ns Add3~62 17 COMB LCCOMB_X30_Y11_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.200 ns) = 7.638 ns; Loc. = LCCOMB_X30_Y11_N30; Fanout = 2; COMB Node = 'Add3~62'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.200 ns" { Add3~58 Add3~62 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.673 ns Add3~66 18 COMB LCCOMB_X30_Y10_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 7.673 ns; Loc. = LCCOMB_X30_Y10_N0; Fanout = 2; COMB Node = 'Add3~66'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~62 Add3~66 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.708 ns Add3~70 19 COMB LCCOMB_X30_Y10_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 7.708 ns; Loc. = LCCOMB_X30_Y10_N2; Fanout = 2; COMB Node = 'Add3~70'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~66 Add3~70 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.743 ns Add3~74 20 COMB LCCOMB_X30_Y10_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 7.743 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 2; COMB Node = 'Add3~74'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~70 Add3~74 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.778 ns Add3~78 21 COMB LCCOMB_X30_Y10_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 7.778 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 2; COMB Node = 'Add3~78'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~74 Add3~78 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.813 ns Add3~82 22 COMB LCCOMB_X30_Y10_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 7.813 ns; Loc. = LCCOMB_X30_Y10_N8; Fanout = 2; COMB Node = 'Add3~82'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~78 Add3~82 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.848 ns Add3~86 23 COMB LCCOMB_X30_Y10_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 7.848 ns; Loc. = LCCOMB_X30_Y10_N10; Fanout = 2; COMB Node = 'Add3~86'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~82 Add3~86 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.883 ns Add3~90 24 COMB LCCOMB_X30_Y10_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 7.883 ns; Loc. = LCCOMB_X30_Y10_N12; Fanout = 2; COMB Node = 'Add3~90'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~86 Add3~90 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.979 ns Add3~94 25 COMB LCCOMB_X30_Y10_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 7.979 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 2; COMB Node = 'Add3~94'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { Add3~90 Add3~94 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.014 ns Add3~98 26 COMB LCCOMB_X30_Y10_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 8.014 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 2; COMB Node = 'Add3~98'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~94 Add3~98 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.049 ns Add3~102 27 COMB LCCOMB_X30_Y10_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 8.049 ns; Loc. = LCCOMB_X30_Y10_N18; Fanout = 2; COMB Node = 'Add3~102'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~98 Add3~102 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.084 ns Add3~106 28 COMB LCCOMB_X30_Y10_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 8.084 ns; Loc. = LCCOMB_X30_Y10_N20; Fanout = 2; COMB Node = 'Add3~106'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~102 Add3~106 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.119 ns Add3~110 29 COMB LCCOMB_X30_Y10_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 8.119 ns; Loc. = LCCOMB_X30_Y10_N22; Fanout = 2; COMB Node = 'Add3~110'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~106 Add3~110 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.154 ns Add3~114 30 COMB LCCOMB_X30_Y10_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 8.154 ns; Loc. = LCCOMB_X30_Y10_N24; Fanout = 2; COMB Node = 'Add3~114'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~110 Add3~114 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.189 ns Add3~118 31 COMB LCCOMB_X30_Y10_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 8.189 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 2; COMB Node = 'Add3~118'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~114 Add3~118 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.224 ns Add3~122 32 COMB LCCOMB_X30_Y10_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 8.224 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 1; COMB Node = 'Add3~122'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~118 Add3~122 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.349 ns Add3~125 33 COMB LCCOMB_X30_Y10_N30 2 " "Info: 33: + IC(0.000 ns) + CELL(0.125 ns) = 8.349 ns; Loc. = LCCOMB_X30_Y10_N30; Fanout = 2; COMB Node = 'Add3~125'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~122 Add3~125 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.154 ns) 9.164 ns Equal2~2 34 COMB LCCOMB_X30_Y13_N12 2 " "Info: 34: + IC(0.661 ns) + CELL(0.154 ns) = 9.164 ns; Loc. = LCCOMB_X30_Y13_N12; Fanout = 2; COMB Node = 'Equal2~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { Add3~125 Equal2~2 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.272 ns) 10.008 ns Equal2~14DUPLICATE 35 COMB LCCOMB_X30_Y12_N26 11 " "Info: 35: + IC(0.572 ns) + CELL(0.272 ns) = 10.008 ns; Loc. = LCCOMB_X30_Y12_N26; Fanout = 11; COMB Node = 'Equal2~14DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.844 ns" { Equal2~2 Equal2~14DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.053 ns) 10.398 ns counter~23 36 COMB LCCOMB_X31_Y12_N16 2 " "Info: 36: + IC(0.337 ns) + CELL(0.053 ns) = 10.398 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 2; COMB Node = 'counter~23'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.390 ns" { Equal2~14DUPLICATE counter~23 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.228 ns) 11.124 ns Equal3~2 37 COMB LCCOMB_X30_Y12_N0 2 " "Info: 37: + IC(0.498 ns) + CELL(0.228 ns) = 11.124 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 2; COMB Node = 'Equal3~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.726 ns" { counter~23 Equal3~2 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.357 ns) 11.734 ns Equal3~8DUPLICATE 38 COMB LCCOMB_X30_Y12_N30 46 " "Info: 38: + IC(0.253 ns) + CELL(0.357 ns) = 11.734 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 46; COMB Node = 'Equal3~8DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.610 ns" { Equal3~2 Equal3~8DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.397 ns) 12.947 ns soma\[56\] 39 REG LCFF_X33_Y10_N21 1 " "Info: 39: + IC(0.816 ns) + CELL(0.397 ns) = 12.947 ns; Loc. = LCFF_X33_Y10_N21; Fanout = 1; REG Node = 'soma\[56\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.213 ns" { Equal3~8DUPLICATE soma[56] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.275 ns ( 33.02 % ) " "Info: Total cell delay = 4.275 ns ( 33.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.672 ns ( 66.98 % ) " "Info: Total interconnect delay = 8.672 ns ( 66.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.947 ns" { multControl Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~42 Add3~46 Add3~50 Add3~54 Add3~58 Add3~62 Add3~66 Add3~70 Add3~74 Add3~78 Add3~82 Add3~86 Add3~90 Add3~94 Add3~98 Add3~102 Add3~106 Add3~110 Add3~114 Add3~118 Add3~122 Add3~125 Equal2~2 Equal2~14DUPLICATE counter~23 Equal3~2 Equal3~8DUPLICATE soma[56] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.947 ns" { multControl {} multControl~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~42 {} Add3~46 {} Add3~50 {} Add3~54 {} Add3~58 {} Add3~62 {} Add3~66 {} Add3~70 {} Add3~74 {} Add3~78 {} Add3~82 {} Add3~86 {} Add3~90 {} Add3~94 {} Add3~98 {} Add3~102 {} Add3~106 {} Add3~110 {} Add3~114 {} Add3~118 {} Add3~122 {} Add3~125 {} Equal2~2 {} Equal2~14DUPLICATE {} counter~23 {} Equal3~2 {} Equal3~8DUPLICATE {} soma[56] {} } { 0.000ns 0.000ns 5.535ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.661ns 0.572ns 0.337ns 0.498ns 0.253ns 0.816ns } { 0.000ns 0.807ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.154ns 0.272ns 0.053ns 0.228ns 0.357ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 193 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 193; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns soma\[56\] 3 REG LCFF_X33_Y10_N21 1 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X33_Y10_N21; Fanout = 1; REG Node = 'soma\[56\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl soma[56] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl soma[56] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} soma[56] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.947 ns" { multControl Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~42 Add3~46 Add3~50 Add3~54 Add3~58 Add3~62 Add3~66 Add3~70 Add3~74 Add3~78 Add3~82 Add3~86 Add3~90 Add3~94 Add3~98 Add3~102 Add3~106 Add3~110 Add3~114 Add3~118 Add3~122 Add3~125 Equal2~2 Equal2~14DUPLICATE counter~23 Equal3~2 Equal3~8DUPLICATE soma[56] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.947 ns" { multControl {} multControl~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~42 {} Add3~46 {} Add3~50 {} Add3~54 {} Add3~58 {} Add3~62 {} Add3~66 {} Add3~70 {} Add3~74 {} Add3~78 {} Add3~82 {} Add3~86 {} Add3~90 {} Add3~94 {} Add3~98 {} Add3~102 {} Add3~106 {} Add3~110 {} Add3~114 {} Add3~118 {} Add3~122 {} Add3~125 {} Equal2~2 {} Equal2~14DUPLICATE {} counter~23 {} Equal3~2 {} Equal3~8DUPLICATE {} soma[56] {} } { 0.000ns 0.000ns 5.535ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.661ns 0.572ns 0.337ns 0.498ns 0.253ns 0.816ns } { 0.000ns 0.807ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.154ns 0.272ns 0.053ns 0.228ns 0.357ns 0.397ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl soma[56] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} soma[56] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lo\[18\] lo\[18\]~reg0 6.795 ns register " "Info: tco from clock \"clk\" to destination pin \"lo\[18\]\" through register \"lo\[18\]~reg0\" is 6.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 193 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 193; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lo\[18\]~reg0 3 REG LCFF_X29_Y14_N5 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y14_N5; Fanout = 1; REG Node = 'lo\[18\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl lo[18]~reg0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lo[18]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lo[18]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.223 ns + Longest register pin " "Info: + Longest register to pin delay is 4.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lo\[18\]~reg0 1 REG LCFF_X29_Y14_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N5; Fanout = 1; REG Node = 'lo\[18\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lo[18]~reg0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(2.144 ns) 4.223 ns lo\[18\] 2 PIN PIN_K22 0 " "Info: 2: + IC(2.079 ns) + CELL(2.144 ns) = 4.223 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'lo\[18\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.223 ns" { lo[18]~reg0 lo[18] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 50.77 % ) " "Info: Total cell delay = 2.144 ns ( 50.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 49.23 % ) " "Info: Total interconnect delay = 2.079 ns ( 49.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.223 ns" { lo[18]~reg0 lo[18] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.223 ns" { lo[18]~reg0 {} lo[18] {} } { 0.000ns 2.079ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lo[18]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lo[18]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.223 ns" { lo[18]~reg0 lo[18] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.223 ns" { lo[18]~reg0 {} lo[18] {} } { 0.000ns 2.079ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "soma\[52\] a\[19\] clk -2.252 ns register " "Info: th for register \"soma\[52\]\" (data pin = \"a\[19\]\", clock pin = \"clk\") is -2.252 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 193 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 193; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns soma\[52\] 3 REG LCFF_X31_Y8_N5 1 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X31_Y8_N5; Fanout = 1; REG Node = 'soma\[52\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl soma[52] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl soma[52] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} soma[52] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.875 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns a\[19\] 1 PIN PIN_P6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 3; PIN Node = 'a\[19\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[19] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.867 ns) + CELL(0.053 ns) 4.720 ns soma~18 2 COMB LCCOMB_X31_Y8_N4 3 " "Info: 2: + IC(3.867 ns) + CELL(0.053 ns) = 4.720 ns; Loc. = LCCOMB_X31_Y8_N4; Fanout = 3; COMB Node = 'soma~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.920 ns" { a[19] soma~18 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.875 ns soma\[52\] 3 REG LCFF_X31_Y8_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.875 ns; Loc. = LCFF_X31_Y8_N5; Fanout = 1; REG Node = 'soma\[52\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { soma~18 soma[52] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.008 ns ( 20.68 % ) " "Info: Total cell delay = 1.008 ns ( 20.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.867 ns ( 79.32 % ) " "Info: Total interconnect delay = 3.867 ns ( 79.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.875 ns" { a[19] soma~18 soma[52] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.875 ns" { a[19] {} a[19]~combout {} soma~18 {} soma[52] {} } { 0.000ns 0.000ns 3.867ns 0.000ns } { 0.000ns 0.800ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl soma[52] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} soma[52] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.875 ns" { a[19] soma~18 soma[52] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.875 ns" { a[19] {} a[19]~combout {} soma~18 {} soma[52] {} } { 0.000ns 0.000ns 3.867ns 0.000ns } { 0.000ns 0.800ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4372 " "Info: Peak virtual memory: 4372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 16:10:38 2019 " "Info: Processing ended: Fri Oct 18 16:10:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
