git clone --depth 1 --no-tags https://github.com/suqianwang/Microprocessor-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/349267804
git clone --depth 1 --no-tags https://github.com/derekbarbosa/EC413.git f:/verilog_sva_gh_scraper/data/full_repos/342699625
git clone --depth 1 --no-tags https://github.com/JesusMaba95/Martin_Barroso_T4.git f:/verilog_sva_gh_scraper/data/full_repos/342974492
git clone --depth 1 --no-tags https://github.com/dclab02/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/344790199
git clone --depth 1 --no-tags https://github.com/wojtekowski/reverse-polish-notation-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/343915012
git clone --depth 1 --no-tags https://github.com/ivancheprasov/cicruitDesignLab1.git f:/verilog_sva_gh_scraper/data/full_repos/344414134
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo12.git f:/verilog_sva_gh_scraper/data/full_repos/349066279
git clone --depth 1 --no-tags https://github.com/SokolovVadim/TCD.git f:/verilog_sva_gh_scraper/data/full_repos/349092914
git clone --depth 1 --no-tags https://github.com/nezly2/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/350825809
git clone --depth 1 --no-tags https://github.com/adwranovsky/timer.git f:/verilog_sva_gh_scraper/data/full_repos/347717062
git clone --depth 1 --no-tags https://github.com/allama-prabhu/verilog_practice_codes.git f:/verilog_sva_gh_scraper/data/full_repos/348418404
git clone --depth 1 --no-tags https://github.com/fuxkingmen/Vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/349659045
git clone --depth 1 --no-tags https://github.com/crlarsen/sigmul_10-1.git f:/verilog_sva_gh_scraper/data/full_repos/349802667
git clone --depth 1 --no-tags https://github.com/Moein-Karami/Digital-Logic-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/351223751
git clone --depth 1 --no-tags https://github.com/zaferaltay/CSE-331-503-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/349467750
git clone --depth 1 --no-tags https://github.com/VictorDuart/processador-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/350393868
git clone --depth 1 --no-tags https://github.com/cel8473/CMPE260-Spring-2019.git f:/verilog_sva_gh_scraper/data/full_repos/344313130
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-jcaipap.git f:/verilog_sva_gh_scraper/data/full_repos/346418290
git clone --depth 1 --no-tags https://github.com/zzhang681/arduino_fpga_mar06.git f:/verilog_sva_gh_scraper/data/full_repos/345296427
git clone --depth 1 --no-tags https://github.com/YazanHussnain/Implementation-of-Reduced-RISCV-Instruction-Set.git f:/verilog_sva_gh_scraper/data/full_repos/345293290
git clone --depth 1 --no-tags https://github.com/Liuian/1092_COMPUTER_ORGANIZATION.git f:/verilog_sva_gh_scraper/data/full_repos/345037884
git clone --depth 1 --no-tags https://github.com/GokselOnal/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/344927210
git clone --depth 1 --no-tags https://github.com/salvoronis/FFBD_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/348880864
git clone --depth 1 --no-tags https://github.com/twliCS/CAD.git f:/verilog_sva_gh_scraper/data/full_repos/352088720
git clone --depth 1 --no-tags https://github.com/JesusMaba95/Martin_Barroso_P1.git f:/verilog_sva_gh_scraper/data/full_repos/352137486
git clone --depth 1 --no-tags https://github.com/JFraire1/341VerilogLabs.git f:/verilog_sva_gh_scraper/data/full_repos/351867962
git clone --depth 1 --no-tags https://github.com/ze-ayush/CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/346975708
git clone --depth 1 --no-tags https://github.com/aqweszxcd/LHJcpu.git f:/verilog_sva_gh_scraper/data/full_repos/344131836
git clone --depth 1 --no-tags https://github.com/ResedentSleeper/S-tech.git f:/verilog_sva_gh_scraper/data/full_repos/345465383
git clone --depth 1 --no-tags https://github.com/rondayvoo/EE2026_Project.git f:/verilog_sva_gh_scraper/data/full_repos/345689443
git clone --depth 1 --no-tags https://github.com/mfkiwl/RV_Undergraduate.git f:/verilog_sva_gh_scraper/data/full_repos/341813271
git clone --depth 1 --no-tags https://github.com/chris861014/HDL-8bit_adder.git f:/verilog_sva_gh_scraper/data/full_repos/343291190
git clone --depth 1 --no-tags https://github.com/Saeed-Akbar0020/DSD.git f:/verilog_sva_gh_scraper/data/full_repos/342236881
git clone --depth 1 --no-tags https://github.com/shrikant-stu/simple-verilog-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/342497642
git clone --depth 1 --no-tags https://github.com/HighCheems/ReponayKphaiChuyende.git f:/verilog_sva_gh_scraper/data/full_repos/343693948
git clone --depth 1 --no-tags https://github.com/timothypmurphy/Computer-Architecutre.git f:/verilog_sva_gh_scraper/data/full_repos/343178900
git clone --depth 1 --no-tags https://github.com/NguyenKimQuoc/KTMT-UIT.git f:/verilog_sva_gh_scraper/data/full_repos/342501536
git clone --depth 1 --no-tags https://github.com/Gokula-kannan/VLSI-projects.git f:/verilog_sva_gh_scraper/data/full_repos/341587045
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/348204576
git clone --depth 1 --no-tags https://github.com/HaiHardware/Exercise.git f:/verilog_sva_gh_scraper/data/full_repos/349376489
git clone --depth 1 --no-tags https://github.com/tompainadath/Single_Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/343235355
git clone --depth 1 --no-tags https://github.com/matthiaskonrath/md4-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/343713536
git clone --depth 1 --no-tags https://github.com/shixu312349410/vscode_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/343766788
git clone --depth 1 --no-tags https://github.com/iftimeadrian31/Simulare-AM2940.git f:/verilog_sva_gh_scraper/data/full_repos/344960489
git clone --depth 1 --no-tags https://github.com/highpreef/HDL_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/344998604
git clone --depth 1 --no-tags https://github.com/Kratlis/FunctionalCircuitry_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/344412969
git clone --depth 1 --no-tags https://github.com/Raitis3000/seven_segmen_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/347122424
git clone --depth 1 --no-tags https://github.com/mikexue7/mult_div.git f:/verilog_sva_gh_scraper/data/full_repos/345786751
git clone --depth 1 --no-tags https://github.com/Filippo39/Benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/345744778
git clone --depth 1 --no-tags https://github.com/grant890613/Mips-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/345733404
git clone --depth 1 --no-tags https://github.com/FrancoGP1/Digital-Clock-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/346462754
git clone --depth 1 --no-tags https://github.com/alpaslanhamzaoglu/cs303-term-project.git f:/verilog_sva_gh_scraper/data/full_repos/345907025
git clone --depth 1 --no-tags https://github.com/Joyonclear/digital_clock.git f:/verilog_sva_gh_scraper/data/full_repos/346332236
git clone --depth 1 --no-tags https://github.com/chuongsecvay/CE434.L21-Group-12.git f:/verilog_sva_gh_scraper/data/full_repos/351812250
git clone --depth 1 --no-tags https://github.com/ajaynair123/floating-point-addsub.git f:/verilog_sva_gh_scraper/data/full_repos/352323883
git clone --depth 1 --no-tags https://github.com/ajaynair123/restoring-division.git f:/verilog_sva_gh_scraper/data/full_repos/352322452
git clone --depth 1 --no-tags https://github.com/jiotich/verilogSamples.git f:/verilog_sva_gh_scraper/data/full_repos/350112955
git clone --depth 1 --no-tags https://github.com/NoelCav/PipelinedMips.git f:/verilog_sva_gh_scraper/data/full_repos/351244049
git clone --depth 1 --no-tags https://github.com/noasulli/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/352786900
git clone --depth 1 --no-tags https://github.com/luistrejohi/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/350548508
git clone --depth 1 --no-tags https://github.com/mirceapioan/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/346074395
git clone --depth 1 --no-tags https://github.com/adwranovsky/pmod_ad1_example.git f:/verilog_sva_gh_scraper/data/full_repos/347717605
git clone --depth 1 --no-tags https://github.com/Syormon/BreadboardComputer.git f:/verilog_sva_gh_scraper/data/full_repos/347778408
git clone --depth 1 --no-tags https://github.com/LINGyue-dot/Snake_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/342889792
git clone --depth 1 --no-tags https://github.com/malikturkoglu/Design-Single-Cycle-MIMPS-with-Logisim.git f:/verilog_sva_gh_scraper/data/full_repos/346833472
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-nicolasv30.git f:/verilog_sva_gh_scraper/data/full_repos/346416755
git clone --depth 1 --no-tags https://github.com/erivera5/adler32.git f:/verilog_sva_gh_scraper/data/full_repos/346586579
git clone --depth 1 --no-tags https://github.com/kartikeyrai-me/Booth-Multiplier-with-BIST-Feature.git f:/verilog_sva_gh_scraper/data/full_repos/347259784
git clone --depth 1 --no-tags https://github.com/OgunG/FBU-CPU-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/350715886
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-SebastianAriasGonzalez.git f:/verilog_sva_gh_scraper/data/full_repos/346391227
git clone --depth 1 --no-tags https://github.com/anmelus/RSA-Encryption-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/346508997
git clone --depth 1 --no-tags https://github.com/luan12689/IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/350942079
git clone --depth 1 --no-tags https://github.com/ferris-lucas/embedded-devices.git f:/verilog_sva_gh_scraper/data/full_repos/350180290
git clone --depth 1 --no-tags https://github.com/amisaraaah/ASICDesign.git f:/verilog_sva_gh_scraper/data/full_repos/350778121
git clone --depth 1 --no-tags https://github.com/Sandyyadav3003/MyFirstProject.git f:/verilog_sva_gh_scraper/data/full_repos/350779078
git clone --depth 1 --no-tags https://github.com/liaukovv/multi_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/352364575
git clone --depth 1 --no-tags https://github.com/ForestLiu1998/ULSoC.git f:/verilog_sva_gh_scraper/data/full_repos/352494442
git clone --depth 1 --no-tags https://github.com/AmnesiacGarden/SingleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/352500538
git clone --depth 1 --no-tags https://github.com/sober235/FPGA-based-MPI-system.git f:/verilog_sva_gh_scraper/data/full_repos/341894534
git clone --depth 1 --no-tags https://github.com/AfvanMoopen/tiny-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/341854952
git clone --depth 1 --no-tags https://github.com/Arenngor/ECE-2700-ClockDivider.git f:/verilog_sva_gh_scraper/data/full_repos/343656097
git clone --depth 1 --no-tags https://github.com/RuslanSinyavsky/Coen413.git f:/verilog_sva_gh_scraper/data/full_repos/343854037
git clone --depth 1 --no-tags https://github.com/hzonuz/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/341623237
git clone --depth 1 --no-tags https://github.com/harshreddyP/Electronic_city-Smart-TLC.git f:/verilog_sva_gh_scraper/data/full_repos/343471643
git clone --depth 1 --no-tags https://github.com/carelmen/vt_pattern_debug.git f:/verilog_sva_gh_scraper/data/full_repos/344090321
git clone --depth 1 --no-tags https://github.com/ahmadsalimi/DigitalSystemsDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/345399375
git clone --depth 1 --no-tags https://github.com/dilaramustecep/A-Simple-Automated-Teller-Machine-ATM-on-BASYS2.git f:/verilog_sva_gh_scraper/data/full_repos/344452800
git clone --depth 1 --no-tags https://github.com/tunakang/verilog_test.git f:/verilog_sva_gh_scraper/data/full_repos/342078791
git clone --depth 1 --no-tags https://github.com/sergiutoader/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/342478407
git clone --depth 1 --no-tags https://github.com/mccubbrj/JMUCSPowerResearch.git f:/verilog_sva_gh_scraper/data/full_repos/342302743
git clone --depth 1 --no-tags https://github.com/AayushSo/hdlbits.01xz.net.git f:/verilog_sva_gh_scraper/data/full_repos/342912305
git clone --depth 1 --no-tags https://github.com/void-spark/updosoc.git f:/verilog_sva_gh_scraper/data/full_repos/351915063
git clone --depth 1 --no-tags https://github.com/ajaynair123/booth-multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/351994819
git clone --depth 1 --no-tags https://github.com/pin-chen/Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/352037231
git clone --depth 1 --no-tags https://github.com/dineshkumar51/MIPS_Proccessor.git f:/verilog_sva_gh_scraper/data/full_repos/351850713
git clone --depth 1 --no-tags https://github.com/diana-cristea/Decryption-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/347313058
git clone --depth 1 --no-tags https://github.com/RutwikPandit/AES_SBox_GF-2-4-2_composite_field.git f:/verilog_sva_gh_scraper/data/full_repos/347561443
git clone --depth 1 --no-tags https://github.com/omariosman/SPM.git f:/verilog_sva_gh_scraper/data/full_repos/347500905
git clone --depth 1 --no-tags https://github.com/kartikeyrai-me/FIFO-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/347585118
git clone --depth 1 --no-tags https://github.com/bibou42/jt_gng.git f:/verilog_sva_gh_scraper/data/full_repos/349596314
