{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707682923629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707682923630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 22:22:03 2024 " "Processing started: Sun Feb 11 22:22:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707682923630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707682923630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q2-3 -c Q2-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q2-3 -c Q2-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707682923630 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1707682923928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_add.v 1 1 " "Found 1 design units, including 1 entities, in source file half_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_add " "Found entity 1: half_add" {  } { { "half_add.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/half_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707682923965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707682923965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file half_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_sub " "Found entity 1: half_sub" {  } { { "half_sub.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/half_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707682923967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707682923967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707682923969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707682923969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_or_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file add_or_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_or_sub " "Found entity 1: add_or_sub" {  } { { "add_or_sub.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/add_or_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707682923971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707682923971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_or_sub " "Elaborating entity \"add_or_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707682923994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_add half_add:add " "Elaborating entity \"half_add\" for hierarchy \"half_add:add\"" {  } { { "add_or_sub.v" "add" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/add_or_sub.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707682924003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_sub half_sub:sub " "Elaborating entity \"half_sub\" for hierarchy \"half_sub:sub\"" {  } { { "add_or_sub.v" "sub" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/add_or_sub.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707682924005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:mux_sum " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:mux_sum\"" {  } { { "add_or_sub.v" "mux_sum" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/add_or_sub.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707682924007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1707682924373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1707682924551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707682924551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1707682924575 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1707682924575 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1707682924575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1707682924575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707682924591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 22:22:04 2024 " "Processing ended: Sun Feb 11 22:22:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707682924591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707682924591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707682924591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707682924591 ""}
