<stg><name>linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config15></name>


<trans_list>

<trans id="1220" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:128 %in_data_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_0

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:129 %in_data_V_316 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_1

]]></Node>
<StgValue><ssdm name="in_data_V_316"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:130 %in_data_V_317 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_2

]]></Node>
<StgValue><ssdm name="in_data_V_317"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:131 %in_data_V_318 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_3

]]></Node>
<StgValue><ssdm name="in_data_V_318"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:132 %in_data_V_319 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_4

]]></Node>
<StgValue><ssdm name="in_data_V_319"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:133 %in_data_V_320 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_5

]]></Node>
<StgValue><ssdm name="in_data_V_320"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:134 %in_data_V_321 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_6

]]></Node>
<StgValue><ssdm name="in_data_V_321"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:135 %in_data_V_322 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_7

]]></Node>
<StgValue><ssdm name="in_data_V_322"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:136 %in_data_V_323 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_8

]]></Node>
<StgValue><ssdm name="in_data_V_323"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:137 %in_data_V_324 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_9

]]></Node>
<StgValue><ssdm name="in_data_V_324"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:138 %in_data_V_325 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_10

]]></Node>
<StgValue><ssdm name="in_data_V_325"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:139 %in_data_V_326 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_11

]]></Node>
<StgValue><ssdm name="in_data_V_326"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:140 %in_data_V_327 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_12

]]></Node>
<StgValue><ssdm name="in_data_V_327"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:141 %in_data_V_328 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_13

]]></Node>
<StgValue><ssdm name="in_data_V_328"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:142 %in_data_V_329 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_14

]]></Node>
<StgValue><ssdm name="in_data_V_329"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:143 %in_data_V_330 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_15

]]></Node>
<StgValue><ssdm name="in_data_V_330"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:144 %in_data_V_331 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_16

]]></Node>
<StgValue><ssdm name="in_data_V_331"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:145 %in_data_V_332 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_17

]]></Node>
<StgValue><ssdm name="in_data_V_332"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:146 %in_data_V_333 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_18

]]></Node>
<StgValue><ssdm name="in_data_V_333"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:147 %in_data_V_334 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_19

]]></Node>
<StgValue><ssdm name="in_data_V_334"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:148 %in_data_V_335 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_20

]]></Node>
<StgValue><ssdm name="in_data_V_335"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:149 %in_data_V_336 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_21

]]></Node>
<StgValue><ssdm name="in_data_V_336"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:150 %in_data_V_337 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_22

]]></Node>
<StgValue><ssdm name="in_data_V_337"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:151 %in_data_V_338 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_23

]]></Node>
<StgValue><ssdm name="in_data_V_338"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:152 %in_data_V_339 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_24

]]></Node>
<StgValue><ssdm name="in_data_V_339"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:153 %in_data_V_340 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_25

]]></Node>
<StgValue><ssdm name="in_data_V_340"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:154 %in_data_V_341 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_26

]]></Node>
<StgValue><ssdm name="in_data_V_341"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:155 %in_data_V_342 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_27

]]></Node>
<StgValue><ssdm name="in_data_V_342"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:156 %in_data_V_343 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_28

]]></Node>
<StgValue><ssdm name="in_data_V_343"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:157 %in_data_V_344 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_29

]]></Node>
<StgValue><ssdm name="in_data_V_344"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:158 %in_data_V_345 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_30

]]></Node>
<StgValue><ssdm name="in_data_V_345"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:159 %in_data_V_346 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_31

]]></Node>
<StgValue><ssdm name="in_data_V_346"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:160 %in_data_V_347 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_32

]]></Node>
<StgValue><ssdm name="in_data_V_347"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:161 %in_data_V_348 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_33

]]></Node>
<StgValue><ssdm name="in_data_V_348"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:162 %in_data_V_349 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_34

]]></Node>
<StgValue><ssdm name="in_data_V_349"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:163 %in_data_V_350 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_35

]]></Node>
<StgValue><ssdm name="in_data_V_350"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:164 %in_data_V_351 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_36

]]></Node>
<StgValue><ssdm name="in_data_V_351"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:165 %in_data_V_352 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_37

]]></Node>
<StgValue><ssdm name="in_data_V_352"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:166 %in_data_V_353 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_38

]]></Node>
<StgValue><ssdm name="in_data_V_353"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:167 %in_data_V_354 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_39

]]></Node>
<StgValue><ssdm name="in_data_V_354"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:168 %in_data_V_355 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_40

]]></Node>
<StgValue><ssdm name="in_data_V_355"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:169 %in_data_V_356 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_41

]]></Node>
<StgValue><ssdm name="in_data_V_356"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:170 %in_data_V_357 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_42

]]></Node>
<StgValue><ssdm name="in_data_V_357"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:171 %in_data_V_358 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_43

]]></Node>
<StgValue><ssdm name="in_data_V_358"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:172 %in_data_V_359 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_44

]]></Node>
<StgValue><ssdm name="in_data_V_359"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:173 %in_data_V_360 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_45

]]></Node>
<StgValue><ssdm name="in_data_V_360"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:174 %in_data_V_361 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_46

]]></Node>
<StgValue><ssdm name="in_data_V_361"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:175 %in_data_V_362 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_47

]]></Node>
<StgValue><ssdm name="in_data_V_362"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:176 %in_data_V_363 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_48

]]></Node>
<StgValue><ssdm name="in_data_V_363"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:177 %in_data_V_364 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_49

]]></Node>
<StgValue><ssdm name="in_data_V_364"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:178 %in_data_V_365 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_50

]]></Node>
<StgValue><ssdm name="in_data_V_365"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:179 %in_data_V_366 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_51

]]></Node>
<StgValue><ssdm name="in_data_V_366"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:180 %in_data_V_367 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_52

]]></Node>
<StgValue><ssdm name="in_data_V_367"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:181 %in_data_V_368 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_53

]]></Node>
<StgValue><ssdm name="in_data_V_368"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:182 %in_data_V_369 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_54

]]></Node>
<StgValue><ssdm name="in_data_V_369"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:183 %in_data_V_370 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_55

]]></Node>
<StgValue><ssdm name="in_data_V_370"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:184 %in_data_V_371 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_56

]]></Node>
<StgValue><ssdm name="in_data_V_371"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:185 %in_data_V_372 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_57

]]></Node>
<StgValue><ssdm name="in_data_V_372"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:186 %in_data_V_373 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_58

]]></Node>
<StgValue><ssdm name="in_data_V_373"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:187 %in_data_V_374 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_59

]]></Node>
<StgValue><ssdm name="in_data_V_374"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:188 %in_data_V_375 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_60

]]></Node>
<StgValue><ssdm name="in_data_V_375"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:189 %in_data_V_376 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_61

]]></Node>
<StgValue><ssdm name="in_data_V_376"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:190 %in_data_V_377 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_62

]]></Node>
<StgValue><ssdm name="in_data_V_377"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:191 %in_data_V_378 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer14_out_63

]]></Node>
<StgValue><ssdm name="in_data_V_378"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:192 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:193 %out_data_V_1854 = shl i16 %in_data_V, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1854"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:194 %p_Result_2554 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2554"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:195 %tmp194 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:196 %icmp_ln878 = icmp_ne  i3 %tmp194, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:197 %or_ln895 = or i1 %p_Result_2554, i1 %icmp_ln878

]]></Node>
<StgValue><ssdm name="or_ln895"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:198 %xor_ln895 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:199 %overflow = and i1 %or_ln895, i1 %xor_ln895

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:200 %xor_ln896 = xor i1 %p_Result_2554, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:201 %icmp_ln896 = icmp_ne  i3 %tmp194, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:202 %or_ln896 = or i1 %icmp_ln896, i1 %xor_ln896

]]></Node>
<StgValue><ssdm name="or_ln896"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:203 %underflow = and i1 %or_ln896, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:204 %select_ln346_510 = select i1 %overflow, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_510"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:205 %or_ln346 = or i1 %overflow, i1 %underflow

]]></Node>
<StgValue><ssdm name="or_ln346"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:206 %out_data_V = select i1 %or_ln346, i16 %select_ln346_510, i16 %out_data_V_1854

]]></Node>
<StgValue><ssdm name="out_data_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:208 %p_Result_2555 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_316, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2555"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:209 %out_data_V_1855 = shl i16 %in_data_V_316, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1855"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:210 %p_Result_2556 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_316, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2556"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:211 %tmp_204 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_316, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:212 %icmp_ln878_130 = icmp_ne  i3 %tmp_204, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_130"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:213 %or_ln895_383 = or i1 %p_Result_2556, i1 %icmp_ln878_130

]]></Node>
<StgValue><ssdm name="or_ln895_383"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:214 %xor_ln895_447 = xor i1 %p_Result_2555, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_447"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:215 %overflow_383 = and i1 %or_ln895_383, i1 %xor_ln895_447

]]></Node>
<StgValue><ssdm name="overflow_383"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:216 %xor_ln896_639 = xor i1 %p_Result_2556, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_639"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:217 %icmp_ln896_130 = icmp_ne  i3 %tmp_204, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_130"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:218 %or_ln896_383 = or i1 %icmp_ln896_130, i1 %xor_ln896_639

]]></Node>
<StgValue><ssdm name="or_ln896_383"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:219 %underflow_383 = and i1 %or_ln896_383, i1 %p_Result_2555

]]></Node>
<StgValue><ssdm name="underflow_383"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:220 %select_ln346 = select i1 %overflow_383, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:221 %or_ln346_383 = or i1 %overflow_383, i1 %underflow_383

]]></Node>
<StgValue><ssdm name="or_ln346_383"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:222 %out_data_V_1729 = select i1 %or_ln346_383, i16 %select_ln346, i16 %out_data_V_1855

]]></Node>
<StgValue><ssdm name="out_data_V_1729"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:224 %p_Result_2557 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_317, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2557"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:225 %out_data_V_1856 = shl i16 %in_data_V_317, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1856"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:226 %p_Result_2558 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_317, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2558"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:227 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_317, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:228 %icmp_ln878_131 = icmp_ne  i3 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_131"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:229 %or_ln895_384 = or i1 %p_Result_2558, i1 %icmp_ln878_131

]]></Node>
<StgValue><ssdm name="or_ln895_384"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:230 %xor_ln895_448 = xor i1 %p_Result_2557, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_448"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:231 %overflow_384 = and i1 %or_ln895_384, i1 %xor_ln895_448

]]></Node>
<StgValue><ssdm name="overflow_384"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:232 %xor_ln896_640 = xor i1 %p_Result_2558, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_640"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:233 %icmp_ln896_131 = icmp_ne  i3 %tmp_s, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_131"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:234 %or_ln896_384 = or i1 %icmp_ln896_131, i1 %xor_ln896_640

]]></Node>
<StgValue><ssdm name="or_ln896_384"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:235 %underflow_384 = and i1 %or_ln896_384, i1 %p_Result_2557

]]></Node>
<StgValue><ssdm name="underflow_384"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:236 %select_ln346_511 = select i1 %overflow_384, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_511"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:237 %or_ln346_384 = or i1 %overflow_384, i1 %underflow_384

]]></Node>
<StgValue><ssdm name="or_ln346_384"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:238 %out_data_V_1731 = select i1 %or_ln346_384, i16 %select_ln346_511, i16 %out_data_V_1856

]]></Node>
<StgValue><ssdm name="out_data_V_1731"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:240 %p_Result_2559 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_318, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2559"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:241 %out_data_V_1857 = shl i16 %in_data_V_318, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1857"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:242 %p_Result_2560 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_318, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2560"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:243 %tmp_253 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_318, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:244 %icmp_ln878_132 = icmp_ne  i3 %tmp_253, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_132"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:245 %or_ln895_385 = or i1 %p_Result_2560, i1 %icmp_ln878_132

]]></Node>
<StgValue><ssdm name="or_ln895_385"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:246 %xor_ln895_449 = xor i1 %p_Result_2559, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_449"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:247 %overflow_385 = and i1 %or_ln895_385, i1 %xor_ln895_449

]]></Node>
<StgValue><ssdm name="overflow_385"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:248 %xor_ln896_641 = xor i1 %p_Result_2560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_641"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:249 %icmp_ln896_132 = icmp_ne  i3 %tmp_253, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_132"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:250 %or_ln896_385 = or i1 %icmp_ln896_132, i1 %xor_ln896_641

]]></Node>
<StgValue><ssdm name="or_ln896_385"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:251 %underflow_385 = and i1 %or_ln896_385, i1 %p_Result_2559

]]></Node>
<StgValue><ssdm name="underflow_385"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:252 %select_ln346_512 = select i1 %overflow_385, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_512"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:253 %or_ln346_385 = or i1 %overflow_385, i1 %underflow_385

]]></Node>
<StgValue><ssdm name="or_ln346_385"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:254 %out_data_V_1733 = select i1 %or_ln346_385, i16 %select_ln346_512, i16 %out_data_V_1857

]]></Node>
<StgValue><ssdm name="out_data_V_1733"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:256 %p_Result_2561 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_319, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2561"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:257 %out_data_V_1858 = shl i16 %in_data_V_319, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1858"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:258 %p_Result_2562 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_319, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2562"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:259 %tmp_254 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_319, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:260 %icmp_ln878_133 = icmp_ne  i3 %tmp_254, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_133"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:261 %or_ln895_386 = or i1 %p_Result_2562, i1 %icmp_ln878_133

]]></Node>
<StgValue><ssdm name="or_ln895_386"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:262 %xor_ln895_450 = xor i1 %p_Result_2561, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_450"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:263 %overflow_386 = and i1 %or_ln895_386, i1 %xor_ln895_450

]]></Node>
<StgValue><ssdm name="overflow_386"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:264 %xor_ln896_642 = xor i1 %p_Result_2562, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_642"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:265 %icmp_ln896_133 = icmp_ne  i3 %tmp_254, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_133"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:266 %or_ln896_386 = or i1 %icmp_ln896_133, i1 %xor_ln896_642

]]></Node>
<StgValue><ssdm name="or_ln896_386"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:267 %underflow_386 = and i1 %or_ln896_386, i1 %p_Result_2561

]]></Node>
<StgValue><ssdm name="underflow_386"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:268 %select_ln346_513 = select i1 %overflow_386, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_513"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:269 %or_ln346_386 = or i1 %overflow_386, i1 %underflow_386

]]></Node>
<StgValue><ssdm name="or_ln346_386"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:270 %out_data_V_1735 = select i1 %or_ln346_386, i16 %select_ln346_513, i16 %out_data_V_1858

]]></Node>
<StgValue><ssdm name="out_data_V_1735"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:272 %p_Result_2563 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_320, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2563"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:273 %out_data_V_1859 = shl i16 %in_data_V_320, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1859"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:274 %p_Result_2564 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_320, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2564"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:275 %tmp_255 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_320, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:276 %icmp_ln878_134 = icmp_ne  i3 %tmp_255, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_134"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:277 %or_ln895_387 = or i1 %p_Result_2564, i1 %icmp_ln878_134

]]></Node>
<StgValue><ssdm name="or_ln895_387"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:278 %xor_ln895_451 = xor i1 %p_Result_2563, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_451"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:279 %overflow_387 = and i1 %or_ln895_387, i1 %xor_ln895_451

]]></Node>
<StgValue><ssdm name="overflow_387"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:280 %xor_ln896_643 = xor i1 %p_Result_2564, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_643"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:281 %icmp_ln896_134 = icmp_ne  i3 %tmp_255, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_134"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:282 %or_ln896_387 = or i1 %icmp_ln896_134, i1 %xor_ln896_643

]]></Node>
<StgValue><ssdm name="or_ln896_387"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:283 %underflow_387 = and i1 %or_ln896_387, i1 %p_Result_2563

]]></Node>
<StgValue><ssdm name="underflow_387"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:284 %select_ln346_514 = select i1 %overflow_387, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_514"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:285 %or_ln346_387 = or i1 %overflow_387, i1 %underflow_387

]]></Node>
<StgValue><ssdm name="or_ln346_387"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:286 %out_data_V_1737 = select i1 %or_ln346_387, i16 %select_ln346_514, i16 %out_data_V_1859

]]></Node>
<StgValue><ssdm name="out_data_V_1737"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:288 %p_Result_2565 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_321, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2565"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:289 %out_data_V_1860 = shl i16 %in_data_V_321, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1860"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:290 %p_Result_2566 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_321, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2566"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:291 %tmp_256 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_321, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:292 %icmp_ln878_135 = icmp_ne  i3 %tmp_256, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_135"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:293 %or_ln895_388 = or i1 %p_Result_2566, i1 %icmp_ln878_135

]]></Node>
<StgValue><ssdm name="or_ln895_388"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:294 %xor_ln895_452 = xor i1 %p_Result_2565, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_452"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:295 %overflow_388 = and i1 %or_ln895_388, i1 %xor_ln895_452

]]></Node>
<StgValue><ssdm name="overflow_388"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:296 %xor_ln896_644 = xor i1 %p_Result_2566, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_644"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:297 %icmp_ln896_135 = icmp_ne  i3 %tmp_256, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_135"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:298 %or_ln896_388 = or i1 %icmp_ln896_135, i1 %xor_ln896_644

]]></Node>
<StgValue><ssdm name="or_ln896_388"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:299 %underflow_388 = and i1 %or_ln896_388, i1 %p_Result_2565

]]></Node>
<StgValue><ssdm name="underflow_388"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:300 %select_ln346_515 = select i1 %overflow_388, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_515"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:301 %or_ln346_388 = or i1 %overflow_388, i1 %underflow_388

]]></Node>
<StgValue><ssdm name="or_ln346_388"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:302 %out_data_V_1739 = select i1 %or_ln346_388, i16 %select_ln346_515, i16 %out_data_V_1860

]]></Node>
<StgValue><ssdm name="out_data_V_1739"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:304 %p_Result_2567 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_322, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2567"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:305 %out_data_V_1861 = shl i16 %in_data_V_322, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1861"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:306 %p_Result_2568 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_322, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2568"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:307 %tmp_257 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_322, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:308 %icmp_ln878_136 = icmp_ne  i3 %tmp_257, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_136"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:309 %or_ln895_389 = or i1 %p_Result_2568, i1 %icmp_ln878_136

]]></Node>
<StgValue><ssdm name="or_ln895_389"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:310 %xor_ln895_453 = xor i1 %p_Result_2567, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_453"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:311 %overflow_389 = and i1 %or_ln895_389, i1 %xor_ln895_453

]]></Node>
<StgValue><ssdm name="overflow_389"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:312 %xor_ln896_645 = xor i1 %p_Result_2568, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_645"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:313 %icmp_ln896_136 = icmp_ne  i3 %tmp_257, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_136"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:314 %or_ln896_389 = or i1 %icmp_ln896_136, i1 %xor_ln896_645

]]></Node>
<StgValue><ssdm name="or_ln896_389"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:315 %underflow_389 = and i1 %or_ln896_389, i1 %p_Result_2567

]]></Node>
<StgValue><ssdm name="underflow_389"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:316 %select_ln346_516 = select i1 %overflow_389, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_516"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:317 %or_ln346_389 = or i1 %overflow_389, i1 %underflow_389

]]></Node>
<StgValue><ssdm name="or_ln346_389"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:318 %out_data_V_1741 = select i1 %or_ln346_389, i16 %select_ln346_516, i16 %out_data_V_1861

]]></Node>
<StgValue><ssdm name="out_data_V_1741"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:320 %p_Result_2569 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_323, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2569"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:321 %out_data_V_1862 = shl i16 %in_data_V_323, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1862"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:322 %p_Result_2570 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_323, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2570"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:323 %tmp_258 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_323, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:324 %icmp_ln878_137 = icmp_ne  i3 %tmp_258, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_137"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:325 %or_ln895_390 = or i1 %p_Result_2570, i1 %icmp_ln878_137

]]></Node>
<StgValue><ssdm name="or_ln895_390"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:326 %xor_ln895_454 = xor i1 %p_Result_2569, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_454"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:327 %overflow_390 = and i1 %or_ln895_390, i1 %xor_ln895_454

]]></Node>
<StgValue><ssdm name="overflow_390"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:328 %xor_ln896_646 = xor i1 %p_Result_2570, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_646"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:329 %icmp_ln896_137 = icmp_ne  i3 %tmp_258, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_137"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:330 %or_ln896_390 = or i1 %icmp_ln896_137, i1 %xor_ln896_646

]]></Node>
<StgValue><ssdm name="or_ln896_390"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:331 %underflow_390 = and i1 %or_ln896_390, i1 %p_Result_2569

]]></Node>
<StgValue><ssdm name="underflow_390"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:332 %select_ln346_517 = select i1 %overflow_390, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_517"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:333 %or_ln346_390 = or i1 %overflow_390, i1 %underflow_390

]]></Node>
<StgValue><ssdm name="or_ln346_390"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:334 %out_data_V_1743 = select i1 %or_ln346_390, i16 %select_ln346_517, i16 %out_data_V_1862

]]></Node>
<StgValue><ssdm name="out_data_V_1743"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:336 %p_Result_2571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_324, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2571"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:337 %out_data_V_1863 = shl i16 %in_data_V_324, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1863"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:338 %p_Result_2572 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_324, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2572"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:339 %tmp_259 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_324, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:340 %icmp_ln878_138 = icmp_ne  i3 %tmp_259, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_138"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:341 %or_ln895_391 = or i1 %p_Result_2572, i1 %icmp_ln878_138

]]></Node>
<StgValue><ssdm name="or_ln895_391"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:342 %xor_ln895_455 = xor i1 %p_Result_2571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_455"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:343 %overflow_391 = and i1 %or_ln895_391, i1 %xor_ln895_455

]]></Node>
<StgValue><ssdm name="overflow_391"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:344 %xor_ln896_647 = xor i1 %p_Result_2572, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_647"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:345 %icmp_ln896_138 = icmp_ne  i3 %tmp_259, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_138"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:346 %or_ln896_391 = or i1 %icmp_ln896_138, i1 %xor_ln896_647

]]></Node>
<StgValue><ssdm name="or_ln896_391"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:347 %underflow_391 = and i1 %or_ln896_391, i1 %p_Result_2571

]]></Node>
<StgValue><ssdm name="underflow_391"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:348 %select_ln346_518 = select i1 %overflow_391, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_518"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:349 %or_ln346_391 = or i1 %overflow_391, i1 %underflow_391

]]></Node>
<StgValue><ssdm name="or_ln346_391"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:350 %out_data_V_1745 = select i1 %or_ln346_391, i16 %select_ln346_518, i16 %out_data_V_1863

]]></Node>
<StgValue><ssdm name="out_data_V_1745"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:352 %p_Result_2573 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_325, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2573"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:353 %out_data_V_1864 = shl i16 %in_data_V_325, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1864"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:354 %p_Result_2574 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_325, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2574"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:355 %tmp_260 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_325, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:356 %icmp_ln878_139 = icmp_ne  i3 %tmp_260, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_139"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:357 %or_ln895_392 = or i1 %p_Result_2574, i1 %icmp_ln878_139

]]></Node>
<StgValue><ssdm name="or_ln895_392"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:358 %xor_ln895_456 = xor i1 %p_Result_2573, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_456"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:359 %overflow_392 = and i1 %or_ln895_392, i1 %xor_ln895_456

]]></Node>
<StgValue><ssdm name="overflow_392"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:360 %xor_ln896_648 = xor i1 %p_Result_2574, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_648"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:361 %icmp_ln896_139 = icmp_ne  i3 %tmp_260, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_139"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:362 %or_ln896_392 = or i1 %icmp_ln896_139, i1 %xor_ln896_648

]]></Node>
<StgValue><ssdm name="or_ln896_392"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:363 %underflow_392 = and i1 %or_ln896_392, i1 %p_Result_2573

]]></Node>
<StgValue><ssdm name="underflow_392"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:364 %select_ln346_519 = select i1 %overflow_392, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_519"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:365 %or_ln346_392 = or i1 %overflow_392, i1 %underflow_392

]]></Node>
<StgValue><ssdm name="or_ln346_392"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:366 %out_data_V_1747 = select i1 %or_ln346_392, i16 %select_ln346_519, i16 %out_data_V_1864

]]></Node>
<StgValue><ssdm name="out_data_V_1747"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:368 %p_Result_2575 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_326, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2575"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:369 %out_data_V_1865 = shl i16 %in_data_V_326, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1865"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:370 %p_Result_2576 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_326, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2576"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:371 %tmp_261 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_326, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:372 %icmp_ln878_140 = icmp_ne  i3 %tmp_261, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_140"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:373 %or_ln895_393 = or i1 %p_Result_2576, i1 %icmp_ln878_140

]]></Node>
<StgValue><ssdm name="or_ln895_393"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:374 %xor_ln895_457 = xor i1 %p_Result_2575, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_457"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:375 %overflow_393 = and i1 %or_ln895_393, i1 %xor_ln895_457

]]></Node>
<StgValue><ssdm name="overflow_393"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:376 %xor_ln896_649 = xor i1 %p_Result_2576, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_649"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:377 %icmp_ln896_140 = icmp_ne  i3 %tmp_261, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_140"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:378 %or_ln896_393 = or i1 %icmp_ln896_140, i1 %xor_ln896_649

]]></Node>
<StgValue><ssdm name="or_ln896_393"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:379 %underflow_393 = and i1 %or_ln896_393, i1 %p_Result_2575

]]></Node>
<StgValue><ssdm name="underflow_393"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:380 %select_ln346_520 = select i1 %overflow_393, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_520"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:381 %or_ln346_393 = or i1 %overflow_393, i1 %underflow_393

]]></Node>
<StgValue><ssdm name="or_ln346_393"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:382 %out_data_V_1749 = select i1 %or_ln346_393, i16 %select_ln346_520, i16 %out_data_V_1865

]]></Node>
<StgValue><ssdm name="out_data_V_1749"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:384 %p_Result_2577 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_327, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2577"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:385 %out_data_V_1866 = shl i16 %in_data_V_327, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1866"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:386 %p_Result_2578 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_327, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2578"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:387 %tmp_262 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_327, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:388 %icmp_ln878_141 = icmp_ne  i3 %tmp_262, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_141"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:389 %or_ln895_394 = or i1 %p_Result_2578, i1 %icmp_ln878_141

]]></Node>
<StgValue><ssdm name="or_ln895_394"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:390 %xor_ln895_458 = xor i1 %p_Result_2577, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_458"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:391 %overflow_394 = and i1 %or_ln895_394, i1 %xor_ln895_458

]]></Node>
<StgValue><ssdm name="overflow_394"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:392 %xor_ln896_650 = xor i1 %p_Result_2578, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_650"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:393 %icmp_ln896_141 = icmp_ne  i3 %tmp_262, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_141"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:394 %or_ln896_394 = or i1 %icmp_ln896_141, i1 %xor_ln896_650

]]></Node>
<StgValue><ssdm name="or_ln896_394"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:395 %underflow_394 = and i1 %or_ln896_394, i1 %p_Result_2577

]]></Node>
<StgValue><ssdm name="underflow_394"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:396 %select_ln346_521 = select i1 %overflow_394, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_521"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:397 %or_ln346_394 = or i1 %overflow_394, i1 %underflow_394

]]></Node>
<StgValue><ssdm name="or_ln346_394"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:398 %out_data_V_1751 = select i1 %or_ln346_394, i16 %select_ln346_521, i16 %out_data_V_1866

]]></Node>
<StgValue><ssdm name="out_data_V_1751"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:400 %p_Result_2579 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_328, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2579"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:401 %out_data_V_1867 = shl i16 %in_data_V_328, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1867"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:402 %p_Result_2580 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_328, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2580"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:403 %tmp_263 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_328, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:404 %icmp_ln878_142 = icmp_ne  i3 %tmp_263, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_142"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:405 %or_ln895_395 = or i1 %p_Result_2580, i1 %icmp_ln878_142

]]></Node>
<StgValue><ssdm name="or_ln895_395"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:406 %xor_ln895_459 = xor i1 %p_Result_2579, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_459"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:407 %overflow_395 = and i1 %or_ln895_395, i1 %xor_ln895_459

]]></Node>
<StgValue><ssdm name="overflow_395"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:408 %xor_ln896_651 = xor i1 %p_Result_2580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_651"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:409 %icmp_ln896_142 = icmp_ne  i3 %tmp_263, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_142"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:410 %or_ln896_395 = or i1 %icmp_ln896_142, i1 %xor_ln896_651

]]></Node>
<StgValue><ssdm name="or_ln896_395"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:411 %underflow_395 = and i1 %or_ln896_395, i1 %p_Result_2579

]]></Node>
<StgValue><ssdm name="underflow_395"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:412 %select_ln346_522 = select i1 %overflow_395, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_522"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:413 %or_ln346_395 = or i1 %overflow_395, i1 %underflow_395

]]></Node>
<StgValue><ssdm name="or_ln346_395"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:414 %out_data_V_1753 = select i1 %or_ln346_395, i16 %select_ln346_522, i16 %out_data_V_1867

]]></Node>
<StgValue><ssdm name="out_data_V_1753"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:416 %p_Result_2581 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_329, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2581"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:417 %out_data_V_1868 = shl i16 %in_data_V_329, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1868"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:418 %p_Result_2582 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_329, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2582"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:419 %tmp_264 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_329, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:420 %icmp_ln878_143 = icmp_ne  i3 %tmp_264, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_143"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:421 %or_ln895_396 = or i1 %p_Result_2582, i1 %icmp_ln878_143

]]></Node>
<StgValue><ssdm name="or_ln895_396"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:422 %xor_ln895_460 = xor i1 %p_Result_2581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_460"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:423 %overflow_396 = and i1 %or_ln895_396, i1 %xor_ln895_460

]]></Node>
<StgValue><ssdm name="overflow_396"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:424 %xor_ln896_652 = xor i1 %p_Result_2582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_652"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:425 %icmp_ln896_143 = icmp_ne  i3 %tmp_264, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_143"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:426 %or_ln896_396 = or i1 %icmp_ln896_143, i1 %xor_ln896_652

]]></Node>
<StgValue><ssdm name="or_ln896_396"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:427 %underflow_396 = and i1 %or_ln896_396, i1 %p_Result_2581

]]></Node>
<StgValue><ssdm name="underflow_396"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:428 %select_ln346_523 = select i1 %overflow_396, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_523"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:429 %or_ln346_396 = or i1 %overflow_396, i1 %underflow_396

]]></Node>
<StgValue><ssdm name="or_ln346_396"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:430 %out_data_V_1755 = select i1 %or_ln346_396, i16 %select_ln346_523, i16 %out_data_V_1868

]]></Node>
<StgValue><ssdm name="out_data_V_1755"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:432 %p_Result_2583 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_330, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2583"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:433 %out_data_V_1869 = shl i16 %in_data_V_330, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1869"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:434 %p_Result_2584 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_330, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2584"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:435 %tmp_265 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_330, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:436 %icmp_ln878_144 = icmp_ne  i3 %tmp_265, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_144"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:437 %or_ln895_397 = or i1 %p_Result_2584, i1 %icmp_ln878_144

]]></Node>
<StgValue><ssdm name="or_ln895_397"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:438 %xor_ln895_461 = xor i1 %p_Result_2583, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_461"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:439 %overflow_397 = and i1 %or_ln895_397, i1 %xor_ln895_461

]]></Node>
<StgValue><ssdm name="overflow_397"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:440 %xor_ln896_653 = xor i1 %p_Result_2584, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_653"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:441 %icmp_ln896_144 = icmp_ne  i3 %tmp_265, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_144"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:442 %or_ln896_397 = or i1 %icmp_ln896_144, i1 %xor_ln896_653

]]></Node>
<StgValue><ssdm name="or_ln896_397"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:443 %underflow_397 = and i1 %or_ln896_397, i1 %p_Result_2583

]]></Node>
<StgValue><ssdm name="underflow_397"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:444 %select_ln346_524 = select i1 %overflow_397, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_524"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:445 %or_ln346_397 = or i1 %overflow_397, i1 %underflow_397

]]></Node>
<StgValue><ssdm name="or_ln346_397"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:446 %out_data_V_1757 = select i1 %or_ln346_397, i16 %select_ln346_524, i16 %out_data_V_1869

]]></Node>
<StgValue><ssdm name="out_data_V_1757"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:448 %p_Result_2585 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_331, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2585"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:449 %out_data_V_1870 = shl i16 %in_data_V_331, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1870"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:450 %p_Result_2586 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_331, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2586"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:451 %tmp_266 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_331, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:452 %icmp_ln878_145 = icmp_ne  i3 %tmp_266, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_145"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:453 %or_ln895_398 = or i1 %p_Result_2586, i1 %icmp_ln878_145

]]></Node>
<StgValue><ssdm name="or_ln895_398"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:454 %xor_ln895_462 = xor i1 %p_Result_2585, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_462"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:455 %overflow_398 = and i1 %or_ln895_398, i1 %xor_ln895_462

]]></Node>
<StgValue><ssdm name="overflow_398"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:456 %xor_ln896_654 = xor i1 %p_Result_2586, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_654"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:457 %icmp_ln896_145 = icmp_ne  i3 %tmp_266, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_145"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:458 %or_ln896_398 = or i1 %icmp_ln896_145, i1 %xor_ln896_654

]]></Node>
<StgValue><ssdm name="or_ln896_398"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:459 %underflow_398 = and i1 %or_ln896_398, i1 %p_Result_2585

]]></Node>
<StgValue><ssdm name="underflow_398"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:460 %select_ln346_525 = select i1 %overflow_398, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_525"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:461 %or_ln346_398 = or i1 %overflow_398, i1 %underflow_398

]]></Node>
<StgValue><ssdm name="or_ln346_398"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:462 %out_data_V_1759 = select i1 %or_ln346_398, i16 %select_ln346_525, i16 %out_data_V_1870

]]></Node>
<StgValue><ssdm name="out_data_V_1759"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:464 %p_Result_2587 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_332, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2587"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:465 %out_data_V_1871 = shl i16 %in_data_V_332, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1871"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:466 %p_Result_2588 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_332, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2588"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:467 %tmp_267 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_332, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:468 %icmp_ln878_146 = icmp_ne  i3 %tmp_267, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_146"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:469 %or_ln895_399 = or i1 %p_Result_2588, i1 %icmp_ln878_146

]]></Node>
<StgValue><ssdm name="or_ln895_399"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:470 %xor_ln895_463 = xor i1 %p_Result_2587, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_463"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:471 %overflow_399 = and i1 %or_ln895_399, i1 %xor_ln895_463

]]></Node>
<StgValue><ssdm name="overflow_399"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:472 %xor_ln896_655 = xor i1 %p_Result_2588, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_655"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:473 %icmp_ln896_146 = icmp_ne  i3 %tmp_267, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_146"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:474 %or_ln896_399 = or i1 %icmp_ln896_146, i1 %xor_ln896_655

]]></Node>
<StgValue><ssdm name="or_ln896_399"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:475 %underflow_399 = and i1 %or_ln896_399, i1 %p_Result_2587

]]></Node>
<StgValue><ssdm name="underflow_399"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:476 %select_ln346_526 = select i1 %overflow_399, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_526"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:477 %or_ln346_399 = or i1 %overflow_399, i1 %underflow_399

]]></Node>
<StgValue><ssdm name="or_ln346_399"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:478 %out_data_V_1761 = select i1 %or_ln346_399, i16 %select_ln346_526, i16 %out_data_V_1871

]]></Node>
<StgValue><ssdm name="out_data_V_1761"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:480 %p_Result_2589 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_333, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2589"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:481 %out_data_V_1872 = shl i16 %in_data_V_333, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1872"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:482 %p_Result_2590 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_333, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2590"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:483 %tmp_268 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_333, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:484 %icmp_ln878_147 = icmp_ne  i3 %tmp_268, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_147"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:485 %or_ln895_400 = or i1 %p_Result_2590, i1 %icmp_ln878_147

]]></Node>
<StgValue><ssdm name="or_ln895_400"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:486 %xor_ln895_464 = xor i1 %p_Result_2589, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_464"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:487 %overflow_400 = and i1 %or_ln895_400, i1 %xor_ln895_464

]]></Node>
<StgValue><ssdm name="overflow_400"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:488 %xor_ln896_656 = xor i1 %p_Result_2590, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_656"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:489 %icmp_ln896_147 = icmp_ne  i3 %tmp_268, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_147"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:490 %or_ln896_400 = or i1 %icmp_ln896_147, i1 %xor_ln896_656

]]></Node>
<StgValue><ssdm name="or_ln896_400"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:491 %underflow_400 = and i1 %or_ln896_400, i1 %p_Result_2589

]]></Node>
<StgValue><ssdm name="underflow_400"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:492 %select_ln346_527 = select i1 %overflow_400, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_527"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:493 %or_ln346_400 = or i1 %overflow_400, i1 %underflow_400

]]></Node>
<StgValue><ssdm name="or_ln346_400"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:494 %out_data_V_1763 = select i1 %or_ln346_400, i16 %select_ln346_527, i16 %out_data_V_1872

]]></Node>
<StgValue><ssdm name="out_data_V_1763"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:496 %p_Result_2591 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_334, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2591"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:497 %out_data_V_1873 = shl i16 %in_data_V_334, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1873"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:498 %p_Result_2592 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_334, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2592"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:499 %tmp_269 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_334, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:500 %icmp_ln878_148 = icmp_ne  i3 %tmp_269, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_148"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:501 %or_ln895_401 = or i1 %p_Result_2592, i1 %icmp_ln878_148

]]></Node>
<StgValue><ssdm name="or_ln895_401"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:502 %xor_ln895_465 = xor i1 %p_Result_2591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_465"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:503 %overflow_401 = and i1 %or_ln895_401, i1 %xor_ln895_465

]]></Node>
<StgValue><ssdm name="overflow_401"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:504 %xor_ln896_657 = xor i1 %p_Result_2592, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_657"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:505 %icmp_ln896_148 = icmp_ne  i3 %tmp_269, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_148"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:506 %or_ln896_401 = or i1 %icmp_ln896_148, i1 %xor_ln896_657

]]></Node>
<StgValue><ssdm name="or_ln896_401"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:507 %underflow_401 = and i1 %or_ln896_401, i1 %p_Result_2591

]]></Node>
<StgValue><ssdm name="underflow_401"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:508 %select_ln346_528 = select i1 %overflow_401, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_528"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:509 %or_ln346_401 = or i1 %overflow_401, i1 %underflow_401

]]></Node>
<StgValue><ssdm name="or_ln346_401"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:510 %out_data_V_1765 = select i1 %or_ln346_401, i16 %select_ln346_528, i16 %out_data_V_1873

]]></Node>
<StgValue><ssdm name="out_data_V_1765"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:512 %p_Result_2593 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_335, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2593"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:513 %out_data_V_1874 = shl i16 %in_data_V_335, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1874"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:514 %p_Result_2594 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_335, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2594"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:515 %tmp_270 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_335, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:516 %icmp_ln878_149 = icmp_ne  i3 %tmp_270, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_149"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:517 %or_ln895_402 = or i1 %p_Result_2594, i1 %icmp_ln878_149

]]></Node>
<StgValue><ssdm name="or_ln895_402"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:518 %xor_ln895_466 = xor i1 %p_Result_2593, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_466"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:519 %overflow_402 = and i1 %or_ln895_402, i1 %xor_ln895_466

]]></Node>
<StgValue><ssdm name="overflow_402"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:520 %xor_ln896_658 = xor i1 %p_Result_2594, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_658"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:521 %icmp_ln896_149 = icmp_ne  i3 %tmp_270, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_149"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:522 %or_ln896_402 = or i1 %icmp_ln896_149, i1 %xor_ln896_658

]]></Node>
<StgValue><ssdm name="or_ln896_402"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:523 %underflow_402 = and i1 %or_ln896_402, i1 %p_Result_2593

]]></Node>
<StgValue><ssdm name="underflow_402"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:524 %select_ln346_529 = select i1 %overflow_402, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_529"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:525 %or_ln346_402 = or i1 %overflow_402, i1 %underflow_402

]]></Node>
<StgValue><ssdm name="or_ln346_402"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:526 %out_data_V_1767 = select i1 %or_ln346_402, i16 %select_ln346_529, i16 %out_data_V_1874

]]></Node>
<StgValue><ssdm name="out_data_V_1767"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:528 %p_Result_2595 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_336, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2595"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:529 %out_data_V_1875 = shl i16 %in_data_V_336, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1875"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:530 %p_Result_2596 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_336, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2596"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:531 %tmp_271 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_336, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:532 %icmp_ln878_150 = icmp_ne  i3 %tmp_271, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_150"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:533 %or_ln895_403 = or i1 %p_Result_2596, i1 %icmp_ln878_150

]]></Node>
<StgValue><ssdm name="or_ln895_403"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:534 %xor_ln895_467 = xor i1 %p_Result_2595, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_467"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:535 %overflow_403 = and i1 %or_ln895_403, i1 %xor_ln895_467

]]></Node>
<StgValue><ssdm name="overflow_403"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:536 %xor_ln896_659 = xor i1 %p_Result_2596, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_659"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:537 %icmp_ln896_150 = icmp_ne  i3 %tmp_271, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_150"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:538 %or_ln896_403 = or i1 %icmp_ln896_150, i1 %xor_ln896_659

]]></Node>
<StgValue><ssdm name="or_ln896_403"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:539 %underflow_403 = and i1 %or_ln896_403, i1 %p_Result_2595

]]></Node>
<StgValue><ssdm name="underflow_403"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:540 %select_ln346_530 = select i1 %overflow_403, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_530"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:541 %or_ln346_403 = or i1 %overflow_403, i1 %underflow_403

]]></Node>
<StgValue><ssdm name="or_ln346_403"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:542 %out_data_V_1769 = select i1 %or_ln346_403, i16 %select_ln346_530, i16 %out_data_V_1875

]]></Node>
<StgValue><ssdm name="out_data_V_1769"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:544 %p_Result_2597 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_337, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2597"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:545 %out_data_V_1876 = shl i16 %in_data_V_337, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1876"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:546 %p_Result_2598 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_337, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2598"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:547 %tmp_272 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_337, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:548 %icmp_ln878_151 = icmp_ne  i3 %tmp_272, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_151"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:549 %or_ln895_404 = or i1 %p_Result_2598, i1 %icmp_ln878_151

]]></Node>
<StgValue><ssdm name="or_ln895_404"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:550 %xor_ln895_468 = xor i1 %p_Result_2597, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_468"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:551 %overflow_404 = and i1 %or_ln895_404, i1 %xor_ln895_468

]]></Node>
<StgValue><ssdm name="overflow_404"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:552 %xor_ln896_660 = xor i1 %p_Result_2598, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_660"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:553 %icmp_ln896_151 = icmp_ne  i3 %tmp_272, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_151"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:554 %or_ln896_404 = or i1 %icmp_ln896_151, i1 %xor_ln896_660

]]></Node>
<StgValue><ssdm name="or_ln896_404"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:555 %underflow_404 = and i1 %or_ln896_404, i1 %p_Result_2597

]]></Node>
<StgValue><ssdm name="underflow_404"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:556 %select_ln346_531 = select i1 %overflow_404, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_531"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:557 %or_ln346_404 = or i1 %overflow_404, i1 %underflow_404

]]></Node>
<StgValue><ssdm name="or_ln346_404"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:558 %out_data_V_1771 = select i1 %or_ln346_404, i16 %select_ln346_531, i16 %out_data_V_1876

]]></Node>
<StgValue><ssdm name="out_data_V_1771"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:560 %p_Result_2599 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_338, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2599"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:561 %out_data_V_1877 = shl i16 %in_data_V_338, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1877"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:562 %p_Result_2600 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_338, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2600"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:563 %tmp_273 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_338, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:564 %icmp_ln878_152 = icmp_ne  i3 %tmp_273, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_152"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:565 %or_ln895_405 = or i1 %p_Result_2600, i1 %icmp_ln878_152

]]></Node>
<StgValue><ssdm name="or_ln895_405"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:566 %xor_ln895_469 = xor i1 %p_Result_2599, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_469"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:567 %overflow_405 = and i1 %or_ln895_405, i1 %xor_ln895_469

]]></Node>
<StgValue><ssdm name="overflow_405"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:568 %xor_ln896_661 = xor i1 %p_Result_2600, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_661"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:569 %icmp_ln896_152 = icmp_ne  i3 %tmp_273, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_152"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:570 %or_ln896_405 = or i1 %icmp_ln896_152, i1 %xor_ln896_661

]]></Node>
<StgValue><ssdm name="or_ln896_405"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:571 %underflow_405 = and i1 %or_ln896_405, i1 %p_Result_2599

]]></Node>
<StgValue><ssdm name="underflow_405"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:572 %select_ln346_532 = select i1 %overflow_405, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_532"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:573 %or_ln346_405 = or i1 %overflow_405, i1 %underflow_405

]]></Node>
<StgValue><ssdm name="or_ln346_405"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:574 %out_data_V_1773 = select i1 %or_ln346_405, i16 %select_ln346_532, i16 %out_data_V_1877

]]></Node>
<StgValue><ssdm name="out_data_V_1773"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:576 %p_Result_2601 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_339, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2601"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:577 %out_data_V_1878 = shl i16 %in_data_V_339, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1878"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:578 %p_Result_2602 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_339, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2602"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:579 %tmp_274 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_339, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:580 %icmp_ln878_153 = icmp_ne  i3 %tmp_274, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_153"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:581 %or_ln895_406 = or i1 %p_Result_2602, i1 %icmp_ln878_153

]]></Node>
<StgValue><ssdm name="or_ln895_406"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:582 %xor_ln895_470 = xor i1 %p_Result_2601, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_470"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:583 %overflow_406 = and i1 %or_ln895_406, i1 %xor_ln895_470

]]></Node>
<StgValue><ssdm name="overflow_406"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:584 %xor_ln896_662 = xor i1 %p_Result_2602, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_662"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:585 %icmp_ln896_153 = icmp_ne  i3 %tmp_274, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_153"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:586 %or_ln896_406 = or i1 %icmp_ln896_153, i1 %xor_ln896_662

]]></Node>
<StgValue><ssdm name="or_ln896_406"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:587 %underflow_406 = and i1 %or_ln896_406, i1 %p_Result_2601

]]></Node>
<StgValue><ssdm name="underflow_406"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:588 %select_ln346_533 = select i1 %overflow_406, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_533"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:589 %or_ln346_406 = or i1 %overflow_406, i1 %underflow_406

]]></Node>
<StgValue><ssdm name="or_ln346_406"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:590 %out_data_V_1775 = select i1 %or_ln346_406, i16 %select_ln346_533, i16 %out_data_V_1878

]]></Node>
<StgValue><ssdm name="out_data_V_1775"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:592 %p_Result_2603 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_340, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2603"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:593 %out_data_V_1879 = shl i16 %in_data_V_340, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1879"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:594 %p_Result_2604 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_340, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2604"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:595 %tmp_275 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_340, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:596 %icmp_ln878_154 = icmp_ne  i3 %tmp_275, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_154"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:597 %or_ln895_407 = or i1 %p_Result_2604, i1 %icmp_ln878_154

]]></Node>
<StgValue><ssdm name="or_ln895_407"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:598 %xor_ln895_471 = xor i1 %p_Result_2603, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_471"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:599 %overflow_407 = and i1 %or_ln895_407, i1 %xor_ln895_471

]]></Node>
<StgValue><ssdm name="overflow_407"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:600 %xor_ln896_663 = xor i1 %p_Result_2604, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_663"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:601 %icmp_ln896_154 = icmp_ne  i3 %tmp_275, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_154"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:602 %or_ln896_407 = or i1 %icmp_ln896_154, i1 %xor_ln896_663

]]></Node>
<StgValue><ssdm name="or_ln896_407"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:603 %underflow_407 = and i1 %or_ln896_407, i1 %p_Result_2603

]]></Node>
<StgValue><ssdm name="underflow_407"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:604 %select_ln346_534 = select i1 %overflow_407, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_534"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:605 %or_ln346_407 = or i1 %overflow_407, i1 %underflow_407

]]></Node>
<StgValue><ssdm name="or_ln346_407"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:606 %out_data_V_1777 = select i1 %or_ln346_407, i16 %select_ln346_534, i16 %out_data_V_1879

]]></Node>
<StgValue><ssdm name="out_data_V_1777"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:608 %p_Result_2605 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_341, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2605"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:609 %out_data_V_1880 = shl i16 %in_data_V_341, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1880"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:610 %p_Result_2606 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_341, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2606"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:611 %tmp_276 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_341, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:612 %icmp_ln878_155 = icmp_ne  i3 %tmp_276, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_155"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:613 %or_ln895_408 = or i1 %p_Result_2606, i1 %icmp_ln878_155

]]></Node>
<StgValue><ssdm name="or_ln895_408"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:614 %xor_ln895_472 = xor i1 %p_Result_2605, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_472"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:615 %overflow_408 = and i1 %or_ln895_408, i1 %xor_ln895_472

]]></Node>
<StgValue><ssdm name="overflow_408"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:616 %xor_ln896_664 = xor i1 %p_Result_2606, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_664"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:617 %icmp_ln896_155 = icmp_ne  i3 %tmp_276, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_155"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:618 %or_ln896_408 = or i1 %icmp_ln896_155, i1 %xor_ln896_664

]]></Node>
<StgValue><ssdm name="or_ln896_408"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:619 %underflow_408 = and i1 %or_ln896_408, i1 %p_Result_2605

]]></Node>
<StgValue><ssdm name="underflow_408"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:620 %select_ln346_535 = select i1 %overflow_408, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_535"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:621 %or_ln346_408 = or i1 %overflow_408, i1 %underflow_408

]]></Node>
<StgValue><ssdm name="or_ln346_408"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:622 %out_data_V_1779 = select i1 %or_ln346_408, i16 %select_ln346_535, i16 %out_data_V_1880

]]></Node>
<StgValue><ssdm name="out_data_V_1779"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:624 %p_Result_2607 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_342, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2607"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:625 %out_data_V_1881 = shl i16 %in_data_V_342, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1881"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:626 %p_Result_2608 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_342, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2608"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:627 %tmp_277 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_342, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:628 %icmp_ln878_156 = icmp_ne  i3 %tmp_277, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_156"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:629 %or_ln895_409 = or i1 %p_Result_2608, i1 %icmp_ln878_156

]]></Node>
<StgValue><ssdm name="or_ln895_409"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:630 %xor_ln895_473 = xor i1 %p_Result_2607, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_473"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:631 %overflow_409 = and i1 %or_ln895_409, i1 %xor_ln895_473

]]></Node>
<StgValue><ssdm name="overflow_409"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:632 %xor_ln896_665 = xor i1 %p_Result_2608, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_665"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:633 %icmp_ln896_156 = icmp_ne  i3 %tmp_277, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_156"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:634 %or_ln896_409 = or i1 %icmp_ln896_156, i1 %xor_ln896_665

]]></Node>
<StgValue><ssdm name="or_ln896_409"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:635 %underflow_409 = and i1 %or_ln896_409, i1 %p_Result_2607

]]></Node>
<StgValue><ssdm name="underflow_409"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:636 %select_ln346_536 = select i1 %overflow_409, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_536"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:637 %or_ln346_409 = or i1 %overflow_409, i1 %underflow_409

]]></Node>
<StgValue><ssdm name="or_ln346_409"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:638 %out_data_V_1781 = select i1 %or_ln346_409, i16 %select_ln346_536, i16 %out_data_V_1881

]]></Node>
<StgValue><ssdm name="out_data_V_1781"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:640 %p_Result_2609 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_343, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2609"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:641 %out_data_V_1882 = shl i16 %in_data_V_343, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1882"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:642 %p_Result_2610 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_343, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2610"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:643 %tmp_278 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_343, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:644 %icmp_ln878_157 = icmp_ne  i3 %tmp_278, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_157"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:645 %or_ln895_410 = or i1 %p_Result_2610, i1 %icmp_ln878_157

]]></Node>
<StgValue><ssdm name="or_ln895_410"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:646 %xor_ln895_474 = xor i1 %p_Result_2609, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_474"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:647 %overflow_410 = and i1 %or_ln895_410, i1 %xor_ln895_474

]]></Node>
<StgValue><ssdm name="overflow_410"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:648 %xor_ln896_666 = xor i1 %p_Result_2610, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_666"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:649 %icmp_ln896_157 = icmp_ne  i3 %tmp_278, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_157"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:650 %or_ln896_410 = or i1 %icmp_ln896_157, i1 %xor_ln896_666

]]></Node>
<StgValue><ssdm name="or_ln896_410"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:651 %underflow_410 = and i1 %or_ln896_410, i1 %p_Result_2609

]]></Node>
<StgValue><ssdm name="underflow_410"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:652 %select_ln346_537 = select i1 %overflow_410, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_537"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:653 %or_ln346_410 = or i1 %overflow_410, i1 %underflow_410

]]></Node>
<StgValue><ssdm name="or_ln346_410"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:654 %out_data_V_1783 = select i1 %or_ln346_410, i16 %select_ln346_537, i16 %out_data_V_1882

]]></Node>
<StgValue><ssdm name="out_data_V_1783"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:656 %p_Result_2611 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_344, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2611"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:657 %out_data_V_1883 = shl i16 %in_data_V_344, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1883"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:658 %p_Result_2612 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_344, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2612"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:659 %tmp_279 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_344, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:660 %icmp_ln878_158 = icmp_ne  i3 %tmp_279, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_158"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:661 %or_ln895_411 = or i1 %p_Result_2612, i1 %icmp_ln878_158

]]></Node>
<StgValue><ssdm name="or_ln895_411"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:662 %xor_ln895_475 = xor i1 %p_Result_2611, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_475"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:663 %overflow_411 = and i1 %or_ln895_411, i1 %xor_ln895_475

]]></Node>
<StgValue><ssdm name="overflow_411"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:664 %xor_ln896_667 = xor i1 %p_Result_2612, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_667"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:665 %icmp_ln896_158 = icmp_ne  i3 %tmp_279, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_158"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:666 %or_ln896_411 = or i1 %icmp_ln896_158, i1 %xor_ln896_667

]]></Node>
<StgValue><ssdm name="or_ln896_411"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:667 %underflow_411 = and i1 %or_ln896_411, i1 %p_Result_2611

]]></Node>
<StgValue><ssdm name="underflow_411"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:668 %select_ln346_538 = select i1 %overflow_411, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_538"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:669 %or_ln346_411 = or i1 %overflow_411, i1 %underflow_411

]]></Node>
<StgValue><ssdm name="or_ln346_411"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:670 %out_data_V_1785 = select i1 %or_ln346_411, i16 %select_ln346_538, i16 %out_data_V_1883

]]></Node>
<StgValue><ssdm name="out_data_V_1785"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:672 %p_Result_2613 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_345, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2613"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:673 %out_data_V_1884 = shl i16 %in_data_V_345, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1884"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:674 %p_Result_2614 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_345, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2614"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:675 %tmp_280 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_345, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:676 %icmp_ln878_159 = icmp_ne  i3 %tmp_280, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_159"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:677 %or_ln895_412 = or i1 %p_Result_2614, i1 %icmp_ln878_159

]]></Node>
<StgValue><ssdm name="or_ln895_412"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:678 %xor_ln895_476 = xor i1 %p_Result_2613, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_476"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:679 %overflow_412 = and i1 %or_ln895_412, i1 %xor_ln895_476

]]></Node>
<StgValue><ssdm name="overflow_412"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:680 %xor_ln896_668 = xor i1 %p_Result_2614, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_668"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:681 %icmp_ln896_159 = icmp_ne  i3 %tmp_280, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_159"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:682 %or_ln896_412 = or i1 %icmp_ln896_159, i1 %xor_ln896_668

]]></Node>
<StgValue><ssdm name="or_ln896_412"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:683 %underflow_412 = and i1 %or_ln896_412, i1 %p_Result_2613

]]></Node>
<StgValue><ssdm name="underflow_412"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:684 %select_ln346_539 = select i1 %overflow_412, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_539"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:685 %or_ln346_412 = or i1 %overflow_412, i1 %underflow_412

]]></Node>
<StgValue><ssdm name="or_ln346_412"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:686 %out_data_V_1787 = select i1 %or_ln346_412, i16 %select_ln346_539, i16 %out_data_V_1884

]]></Node>
<StgValue><ssdm name="out_data_V_1787"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:688 %p_Result_2615 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_346, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2615"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:689 %out_data_V_1885 = shl i16 %in_data_V_346, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1885"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:690 %p_Result_2616 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_346, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2616"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:691 %tmp_281 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_346, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:692 %icmp_ln878_160 = icmp_ne  i3 %tmp_281, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_160"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:693 %or_ln895_413 = or i1 %p_Result_2616, i1 %icmp_ln878_160

]]></Node>
<StgValue><ssdm name="or_ln895_413"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:694 %xor_ln895_477 = xor i1 %p_Result_2615, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_477"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:695 %overflow_413 = and i1 %or_ln895_413, i1 %xor_ln895_477

]]></Node>
<StgValue><ssdm name="overflow_413"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:696 %xor_ln896_669 = xor i1 %p_Result_2616, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_669"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:697 %icmp_ln896_160 = icmp_ne  i3 %tmp_281, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_160"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:698 %or_ln896_413 = or i1 %icmp_ln896_160, i1 %xor_ln896_669

]]></Node>
<StgValue><ssdm name="or_ln896_413"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:699 %underflow_413 = and i1 %or_ln896_413, i1 %p_Result_2615

]]></Node>
<StgValue><ssdm name="underflow_413"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:700 %select_ln346_540 = select i1 %overflow_413, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_540"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:701 %or_ln346_413 = or i1 %overflow_413, i1 %underflow_413

]]></Node>
<StgValue><ssdm name="or_ln346_413"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:702 %out_data_V_1789 = select i1 %or_ln346_413, i16 %select_ln346_540, i16 %out_data_V_1885

]]></Node>
<StgValue><ssdm name="out_data_V_1789"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:704 %p_Result_2617 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_347, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2617"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:705 %out_data_V_1886 = shl i16 %in_data_V_347, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1886"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:706 %p_Result_2618 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_347, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2618"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:707 %tmp_282 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_347, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:708 %icmp_ln878_161 = icmp_ne  i3 %tmp_282, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_161"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:709 %or_ln895_414 = or i1 %p_Result_2618, i1 %icmp_ln878_161

]]></Node>
<StgValue><ssdm name="or_ln895_414"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:710 %xor_ln895_478 = xor i1 %p_Result_2617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_478"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:711 %overflow_414 = and i1 %or_ln895_414, i1 %xor_ln895_478

]]></Node>
<StgValue><ssdm name="overflow_414"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:712 %xor_ln896_670 = xor i1 %p_Result_2618, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_670"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:713 %icmp_ln896_161 = icmp_ne  i3 %tmp_282, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_161"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:714 %or_ln896_414 = or i1 %icmp_ln896_161, i1 %xor_ln896_670

]]></Node>
<StgValue><ssdm name="or_ln896_414"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:715 %underflow_414 = and i1 %or_ln896_414, i1 %p_Result_2617

]]></Node>
<StgValue><ssdm name="underflow_414"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:716 %select_ln346_541 = select i1 %overflow_414, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_541"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:717 %or_ln346_414 = or i1 %overflow_414, i1 %underflow_414

]]></Node>
<StgValue><ssdm name="or_ln346_414"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:718 %out_data_V_1791 = select i1 %or_ln346_414, i16 %select_ln346_541, i16 %out_data_V_1886

]]></Node>
<StgValue><ssdm name="out_data_V_1791"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:720 %p_Result_2619 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_348, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2619"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:721 %out_data_V_1887 = shl i16 %in_data_V_348, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1887"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:722 %p_Result_2620 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_348, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2620"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:723 %tmp_283 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_348, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:724 %icmp_ln878_162 = icmp_ne  i3 %tmp_283, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_162"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:725 %or_ln895_415 = or i1 %p_Result_2620, i1 %icmp_ln878_162

]]></Node>
<StgValue><ssdm name="or_ln895_415"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:726 %xor_ln895_479 = xor i1 %p_Result_2619, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_479"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:727 %overflow_415 = and i1 %or_ln895_415, i1 %xor_ln895_479

]]></Node>
<StgValue><ssdm name="overflow_415"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:728 %xor_ln896_671 = xor i1 %p_Result_2620, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_671"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:729 %icmp_ln896_162 = icmp_ne  i3 %tmp_283, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_162"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:730 %or_ln896_415 = or i1 %icmp_ln896_162, i1 %xor_ln896_671

]]></Node>
<StgValue><ssdm name="or_ln896_415"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:731 %underflow_415 = and i1 %or_ln896_415, i1 %p_Result_2619

]]></Node>
<StgValue><ssdm name="underflow_415"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:732 %select_ln346_542 = select i1 %overflow_415, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_542"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:733 %or_ln346_415 = or i1 %overflow_415, i1 %underflow_415

]]></Node>
<StgValue><ssdm name="or_ln346_415"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:734 %out_data_V_1793 = select i1 %or_ln346_415, i16 %select_ln346_542, i16 %out_data_V_1887

]]></Node>
<StgValue><ssdm name="out_data_V_1793"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:736 %p_Result_2621 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_349, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2621"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:737 %out_data_V_1888 = shl i16 %in_data_V_349, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1888"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:738 %p_Result_2622 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_349, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2622"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:739 %tmp_284 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_349, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:740 %icmp_ln878_163 = icmp_ne  i3 %tmp_284, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_163"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:741 %or_ln895_416 = or i1 %p_Result_2622, i1 %icmp_ln878_163

]]></Node>
<StgValue><ssdm name="or_ln895_416"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:742 %xor_ln895_480 = xor i1 %p_Result_2621, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_480"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:743 %overflow_416 = and i1 %or_ln895_416, i1 %xor_ln895_480

]]></Node>
<StgValue><ssdm name="overflow_416"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:744 %xor_ln896_672 = xor i1 %p_Result_2622, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_672"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:745 %icmp_ln896_163 = icmp_ne  i3 %tmp_284, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_163"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:746 %or_ln896_416 = or i1 %icmp_ln896_163, i1 %xor_ln896_672

]]></Node>
<StgValue><ssdm name="or_ln896_416"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:747 %underflow_416 = and i1 %or_ln896_416, i1 %p_Result_2621

]]></Node>
<StgValue><ssdm name="underflow_416"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:748 %select_ln346_543 = select i1 %overflow_416, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_543"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:749 %or_ln346_416 = or i1 %overflow_416, i1 %underflow_416

]]></Node>
<StgValue><ssdm name="or_ln346_416"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:750 %out_data_V_1795 = select i1 %or_ln346_416, i16 %select_ln346_543, i16 %out_data_V_1888

]]></Node>
<StgValue><ssdm name="out_data_V_1795"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:752 %p_Result_2623 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_350, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2623"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:753 %out_data_V_1889 = shl i16 %in_data_V_350, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1889"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:754 %p_Result_2624 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_350, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2624"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:755 %tmp_285 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_350, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:756 %icmp_ln878_164 = icmp_ne  i3 %tmp_285, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_164"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:757 %or_ln895_417 = or i1 %p_Result_2624, i1 %icmp_ln878_164

]]></Node>
<StgValue><ssdm name="or_ln895_417"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:758 %xor_ln895_481 = xor i1 %p_Result_2623, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_481"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:759 %overflow_417 = and i1 %or_ln895_417, i1 %xor_ln895_481

]]></Node>
<StgValue><ssdm name="overflow_417"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:760 %xor_ln896_673 = xor i1 %p_Result_2624, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_673"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:761 %icmp_ln896_164 = icmp_ne  i3 %tmp_285, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_164"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:762 %or_ln896_417 = or i1 %icmp_ln896_164, i1 %xor_ln896_673

]]></Node>
<StgValue><ssdm name="or_ln896_417"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:763 %underflow_417 = and i1 %or_ln896_417, i1 %p_Result_2623

]]></Node>
<StgValue><ssdm name="underflow_417"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:764 %select_ln346_544 = select i1 %overflow_417, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_544"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:765 %or_ln346_417 = or i1 %overflow_417, i1 %underflow_417

]]></Node>
<StgValue><ssdm name="or_ln346_417"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:766 %out_data_V_1797 = select i1 %or_ln346_417, i16 %select_ln346_544, i16 %out_data_V_1889

]]></Node>
<StgValue><ssdm name="out_data_V_1797"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:768 %p_Result_2625 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_351, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2625"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:769 %out_data_V_1890 = shl i16 %in_data_V_351, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1890"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:770 %p_Result_2626 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_351, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2626"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:771 %tmp_286 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_351, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:772 %icmp_ln878_165 = icmp_ne  i3 %tmp_286, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_165"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:773 %or_ln895_418 = or i1 %p_Result_2626, i1 %icmp_ln878_165

]]></Node>
<StgValue><ssdm name="or_ln895_418"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:774 %xor_ln895_482 = xor i1 %p_Result_2625, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_482"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:775 %overflow_418 = and i1 %or_ln895_418, i1 %xor_ln895_482

]]></Node>
<StgValue><ssdm name="overflow_418"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:776 %xor_ln896_674 = xor i1 %p_Result_2626, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_674"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:777 %icmp_ln896_165 = icmp_ne  i3 %tmp_286, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_165"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:778 %or_ln896_418 = or i1 %icmp_ln896_165, i1 %xor_ln896_674

]]></Node>
<StgValue><ssdm name="or_ln896_418"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:779 %underflow_418 = and i1 %or_ln896_418, i1 %p_Result_2625

]]></Node>
<StgValue><ssdm name="underflow_418"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:780 %select_ln346_545 = select i1 %overflow_418, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_545"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:781 %or_ln346_418 = or i1 %overflow_418, i1 %underflow_418

]]></Node>
<StgValue><ssdm name="or_ln346_418"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:782 %out_data_V_1799 = select i1 %or_ln346_418, i16 %select_ln346_545, i16 %out_data_V_1890

]]></Node>
<StgValue><ssdm name="out_data_V_1799"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:784 %p_Result_2627 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_352, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2627"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:785 %out_data_V_1891 = shl i16 %in_data_V_352, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1891"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:786 %p_Result_2628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_352, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2628"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:787 %tmp_287 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_352, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:788 %icmp_ln878_166 = icmp_ne  i3 %tmp_287, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_166"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:789 %or_ln895_419 = or i1 %p_Result_2628, i1 %icmp_ln878_166

]]></Node>
<StgValue><ssdm name="or_ln895_419"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:790 %xor_ln895_483 = xor i1 %p_Result_2627, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_483"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:791 %overflow_419 = and i1 %or_ln895_419, i1 %xor_ln895_483

]]></Node>
<StgValue><ssdm name="overflow_419"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:792 %xor_ln896_675 = xor i1 %p_Result_2628, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_675"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:793 %icmp_ln896_166 = icmp_ne  i3 %tmp_287, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_166"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:794 %or_ln896_419 = or i1 %icmp_ln896_166, i1 %xor_ln896_675

]]></Node>
<StgValue><ssdm name="or_ln896_419"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:795 %underflow_419 = and i1 %or_ln896_419, i1 %p_Result_2627

]]></Node>
<StgValue><ssdm name="underflow_419"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:796 %select_ln346_546 = select i1 %overflow_419, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_546"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:797 %or_ln346_419 = or i1 %overflow_419, i1 %underflow_419

]]></Node>
<StgValue><ssdm name="or_ln346_419"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:798 %out_data_V_1801 = select i1 %or_ln346_419, i16 %select_ln346_546, i16 %out_data_V_1891

]]></Node>
<StgValue><ssdm name="out_data_V_1801"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:800 %p_Result_2629 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_353, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2629"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:801 %out_data_V_1892 = shl i16 %in_data_V_353, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1892"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:802 %p_Result_2630 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_353, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2630"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:803 %tmp_288 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_353, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:804 %icmp_ln878_167 = icmp_ne  i3 %tmp_288, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_167"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:805 %or_ln895_420 = or i1 %p_Result_2630, i1 %icmp_ln878_167

]]></Node>
<StgValue><ssdm name="or_ln895_420"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:806 %xor_ln895_484 = xor i1 %p_Result_2629, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_484"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:807 %overflow_420 = and i1 %or_ln895_420, i1 %xor_ln895_484

]]></Node>
<StgValue><ssdm name="overflow_420"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:808 %xor_ln896_676 = xor i1 %p_Result_2630, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_676"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:809 %icmp_ln896_167 = icmp_ne  i3 %tmp_288, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_167"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:810 %or_ln896_420 = or i1 %icmp_ln896_167, i1 %xor_ln896_676

]]></Node>
<StgValue><ssdm name="or_ln896_420"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:811 %underflow_420 = and i1 %or_ln896_420, i1 %p_Result_2629

]]></Node>
<StgValue><ssdm name="underflow_420"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:812 %select_ln346_547 = select i1 %overflow_420, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_547"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:813 %or_ln346_420 = or i1 %overflow_420, i1 %underflow_420

]]></Node>
<StgValue><ssdm name="or_ln346_420"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:814 %out_data_V_1803 = select i1 %or_ln346_420, i16 %select_ln346_547, i16 %out_data_V_1892

]]></Node>
<StgValue><ssdm name="out_data_V_1803"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:816 %p_Result_2631 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_354, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2631"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:817 %out_data_V_1893 = shl i16 %in_data_V_354, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1893"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:818 %p_Result_2632 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_354, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2632"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:819 %tmp_289 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_354, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:820 %icmp_ln878_168 = icmp_ne  i3 %tmp_289, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_168"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:821 %or_ln895_421 = or i1 %p_Result_2632, i1 %icmp_ln878_168

]]></Node>
<StgValue><ssdm name="or_ln895_421"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:822 %xor_ln895_485 = xor i1 %p_Result_2631, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_485"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:823 %overflow_421 = and i1 %or_ln895_421, i1 %xor_ln895_485

]]></Node>
<StgValue><ssdm name="overflow_421"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:824 %xor_ln896_677 = xor i1 %p_Result_2632, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_677"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:825 %icmp_ln896_168 = icmp_ne  i3 %tmp_289, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_168"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:826 %or_ln896_421 = or i1 %icmp_ln896_168, i1 %xor_ln896_677

]]></Node>
<StgValue><ssdm name="or_ln896_421"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:827 %underflow_421 = and i1 %or_ln896_421, i1 %p_Result_2631

]]></Node>
<StgValue><ssdm name="underflow_421"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:828 %select_ln346_548 = select i1 %overflow_421, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_548"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:829 %or_ln346_421 = or i1 %overflow_421, i1 %underflow_421

]]></Node>
<StgValue><ssdm name="or_ln346_421"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:830 %out_data_V_1805 = select i1 %or_ln346_421, i16 %select_ln346_548, i16 %out_data_V_1893

]]></Node>
<StgValue><ssdm name="out_data_V_1805"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:832 %p_Result_2633 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_355, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2633"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:833 %out_data_V_1894 = shl i16 %in_data_V_355, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1894"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:834 %p_Result_2634 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_355, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2634"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:835 %tmp_290 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_355, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:836 %icmp_ln878_169 = icmp_ne  i3 %tmp_290, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_169"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:837 %or_ln895_422 = or i1 %p_Result_2634, i1 %icmp_ln878_169

]]></Node>
<StgValue><ssdm name="or_ln895_422"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:838 %xor_ln895_486 = xor i1 %p_Result_2633, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_486"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:839 %overflow_422 = and i1 %or_ln895_422, i1 %xor_ln895_486

]]></Node>
<StgValue><ssdm name="overflow_422"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:840 %xor_ln896_678 = xor i1 %p_Result_2634, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_678"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:841 %icmp_ln896_169 = icmp_ne  i3 %tmp_290, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_169"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:842 %or_ln896_422 = or i1 %icmp_ln896_169, i1 %xor_ln896_678

]]></Node>
<StgValue><ssdm name="or_ln896_422"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:843 %underflow_422 = and i1 %or_ln896_422, i1 %p_Result_2633

]]></Node>
<StgValue><ssdm name="underflow_422"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:844 %select_ln346_549 = select i1 %overflow_422, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_549"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:845 %or_ln346_422 = or i1 %overflow_422, i1 %underflow_422

]]></Node>
<StgValue><ssdm name="or_ln346_422"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:846 %out_data_V_1807 = select i1 %or_ln346_422, i16 %select_ln346_549, i16 %out_data_V_1894

]]></Node>
<StgValue><ssdm name="out_data_V_1807"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:848 %p_Result_2635 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_356, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2635"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:849 %out_data_V_1895 = shl i16 %in_data_V_356, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1895"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:850 %p_Result_2636 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_356, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2636"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:851 %tmp_291 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_356, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:852 %icmp_ln878_170 = icmp_ne  i3 %tmp_291, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_170"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:853 %or_ln895_423 = or i1 %p_Result_2636, i1 %icmp_ln878_170

]]></Node>
<StgValue><ssdm name="or_ln895_423"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:854 %xor_ln895_487 = xor i1 %p_Result_2635, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_487"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:855 %overflow_423 = and i1 %or_ln895_423, i1 %xor_ln895_487

]]></Node>
<StgValue><ssdm name="overflow_423"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:856 %xor_ln896_679 = xor i1 %p_Result_2636, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_679"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:857 %icmp_ln896_170 = icmp_ne  i3 %tmp_291, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_170"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:858 %or_ln896_423 = or i1 %icmp_ln896_170, i1 %xor_ln896_679

]]></Node>
<StgValue><ssdm name="or_ln896_423"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:859 %underflow_423 = and i1 %or_ln896_423, i1 %p_Result_2635

]]></Node>
<StgValue><ssdm name="underflow_423"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:860 %select_ln346_550 = select i1 %overflow_423, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_550"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:861 %or_ln346_423 = or i1 %overflow_423, i1 %underflow_423

]]></Node>
<StgValue><ssdm name="or_ln346_423"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:862 %out_data_V_1809 = select i1 %or_ln346_423, i16 %select_ln346_550, i16 %out_data_V_1895

]]></Node>
<StgValue><ssdm name="out_data_V_1809"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:864 %p_Result_2637 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_357, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2637"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:865 %out_data_V_1896 = shl i16 %in_data_V_357, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1896"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:866 %p_Result_2638 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_357, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2638"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:867 %tmp_292 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_357, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:868 %icmp_ln878_171 = icmp_ne  i3 %tmp_292, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_171"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:869 %or_ln895_424 = or i1 %p_Result_2638, i1 %icmp_ln878_171

]]></Node>
<StgValue><ssdm name="or_ln895_424"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:870 %xor_ln895_488 = xor i1 %p_Result_2637, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_488"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:871 %overflow_424 = and i1 %or_ln895_424, i1 %xor_ln895_488

]]></Node>
<StgValue><ssdm name="overflow_424"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:872 %xor_ln896_680 = xor i1 %p_Result_2638, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_680"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:873 %icmp_ln896_171 = icmp_ne  i3 %tmp_292, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_171"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:874 %or_ln896_424 = or i1 %icmp_ln896_171, i1 %xor_ln896_680

]]></Node>
<StgValue><ssdm name="or_ln896_424"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:875 %underflow_424 = and i1 %or_ln896_424, i1 %p_Result_2637

]]></Node>
<StgValue><ssdm name="underflow_424"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:876 %select_ln346_551 = select i1 %overflow_424, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_551"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:877 %or_ln346_424 = or i1 %overflow_424, i1 %underflow_424

]]></Node>
<StgValue><ssdm name="or_ln346_424"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:878 %out_data_V_1811 = select i1 %or_ln346_424, i16 %select_ln346_551, i16 %out_data_V_1896

]]></Node>
<StgValue><ssdm name="out_data_V_1811"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:880 %p_Result_2639 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_358, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2639"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:881 %out_data_V_1897 = shl i16 %in_data_V_358, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1897"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:882 %p_Result_2640 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_358, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2640"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:883 %tmp_293 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_358, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:884 %icmp_ln878_172 = icmp_ne  i3 %tmp_293, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_172"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:885 %or_ln895_425 = or i1 %p_Result_2640, i1 %icmp_ln878_172

]]></Node>
<StgValue><ssdm name="or_ln895_425"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:886 %xor_ln895_489 = xor i1 %p_Result_2639, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_489"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:887 %overflow_425 = and i1 %or_ln895_425, i1 %xor_ln895_489

]]></Node>
<StgValue><ssdm name="overflow_425"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:888 %xor_ln896_681 = xor i1 %p_Result_2640, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_681"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:889 %icmp_ln896_172 = icmp_ne  i3 %tmp_293, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_172"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:890 %or_ln896_425 = or i1 %icmp_ln896_172, i1 %xor_ln896_681

]]></Node>
<StgValue><ssdm name="or_ln896_425"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:891 %underflow_425 = and i1 %or_ln896_425, i1 %p_Result_2639

]]></Node>
<StgValue><ssdm name="underflow_425"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:892 %select_ln346_552 = select i1 %overflow_425, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_552"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:893 %or_ln346_425 = or i1 %overflow_425, i1 %underflow_425

]]></Node>
<StgValue><ssdm name="or_ln346_425"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:894 %out_data_V_1813 = select i1 %or_ln346_425, i16 %select_ln346_552, i16 %out_data_V_1897

]]></Node>
<StgValue><ssdm name="out_data_V_1813"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:896 %p_Result_2641 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_359, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2641"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:897 %out_data_V_1898 = shl i16 %in_data_V_359, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1898"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:898 %p_Result_2642 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_359, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2642"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:899 %tmp_294 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_359, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:900 %icmp_ln878_173 = icmp_ne  i3 %tmp_294, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_173"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:901 %or_ln895_426 = or i1 %p_Result_2642, i1 %icmp_ln878_173

]]></Node>
<StgValue><ssdm name="or_ln895_426"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:902 %xor_ln895_490 = xor i1 %p_Result_2641, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_490"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:903 %overflow_426 = and i1 %or_ln895_426, i1 %xor_ln895_490

]]></Node>
<StgValue><ssdm name="overflow_426"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:904 %xor_ln896_682 = xor i1 %p_Result_2642, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_682"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:905 %icmp_ln896_173 = icmp_ne  i3 %tmp_294, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_173"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:906 %or_ln896_426 = or i1 %icmp_ln896_173, i1 %xor_ln896_682

]]></Node>
<StgValue><ssdm name="or_ln896_426"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:907 %underflow_426 = and i1 %or_ln896_426, i1 %p_Result_2641

]]></Node>
<StgValue><ssdm name="underflow_426"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:908 %select_ln346_553 = select i1 %overflow_426, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_553"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:909 %or_ln346_426 = or i1 %overflow_426, i1 %underflow_426

]]></Node>
<StgValue><ssdm name="or_ln346_426"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:910 %out_data_V_1815 = select i1 %or_ln346_426, i16 %select_ln346_553, i16 %out_data_V_1898

]]></Node>
<StgValue><ssdm name="out_data_V_1815"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:912 %p_Result_2643 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_360, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2643"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:913 %out_data_V_1899 = shl i16 %in_data_V_360, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1899"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:914 %p_Result_2644 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_360, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2644"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:915 %tmp_295 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_360, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:916 %icmp_ln878_174 = icmp_ne  i3 %tmp_295, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_174"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:917 %or_ln895_427 = or i1 %p_Result_2644, i1 %icmp_ln878_174

]]></Node>
<StgValue><ssdm name="or_ln895_427"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:918 %xor_ln895_491 = xor i1 %p_Result_2643, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_491"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:919 %overflow_427 = and i1 %or_ln895_427, i1 %xor_ln895_491

]]></Node>
<StgValue><ssdm name="overflow_427"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:920 %xor_ln896_683 = xor i1 %p_Result_2644, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_683"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:921 %icmp_ln896_174 = icmp_ne  i3 %tmp_295, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_174"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:922 %or_ln896_427 = or i1 %icmp_ln896_174, i1 %xor_ln896_683

]]></Node>
<StgValue><ssdm name="or_ln896_427"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:923 %underflow_427 = and i1 %or_ln896_427, i1 %p_Result_2643

]]></Node>
<StgValue><ssdm name="underflow_427"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:924 %select_ln346_554 = select i1 %overflow_427, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_554"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:925 %or_ln346_427 = or i1 %overflow_427, i1 %underflow_427

]]></Node>
<StgValue><ssdm name="or_ln346_427"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:926 %out_data_V_1817 = select i1 %or_ln346_427, i16 %select_ln346_554, i16 %out_data_V_1899

]]></Node>
<StgValue><ssdm name="out_data_V_1817"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:928 %p_Result_2645 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_361, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2645"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:929 %out_data_V_1900 = shl i16 %in_data_V_361, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1900"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:930 %p_Result_2646 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_361, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2646"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:931 %tmp_296 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_361, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:932 %icmp_ln878_175 = icmp_ne  i3 %tmp_296, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_175"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:933 %or_ln895_428 = or i1 %p_Result_2646, i1 %icmp_ln878_175

]]></Node>
<StgValue><ssdm name="or_ln895_428"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:934 %xor_ln895_492 = xor i1 %p_Result_2645, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_492"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:935 %overflow_428 = and i1 %or_ln895_428, i1 %xor_ln895_492

]]></Node>
<StgValue><ssdm name="overflow_428"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:936 %xor_ln896_684 = xor i1 %p_Result_2646, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_684"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:937 %icmp_ln896_175 = icmp_ne  i3 %tmp_296, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_175"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:938 %or_ln896_428 = or i1 %icmp_ln896_175, i1 %xor_ln896_684

]]></Node>
<StgValue><ssdm name="or_ln896_428"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:939 %underflow_428 = and i1 %or_ln896_428, i1 %p_Result_2645

]]></Node>
<StgValue><ssdm name="underflow_428"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:940 %select_ln346_555 = select i1 %overflow_428, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_555"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:941 %or_ln346_428 = or i1 %overflow_428, i1 %underflow_428

]]></Node>
<StgValue><ssdm name="or_ln346_428"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:942 %out_data_V_1819 = select i1 %or_ln346_428, i16 %select_ln346_555, i16 %out_data_V_1900

]]></Node>
<StgValue><ssdm name="out_data_V_1819"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:944 %p_Result_2647 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_362, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2647"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:945 %out_data_V_1901 = shl i16 %in_data_V_362, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1901"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:946 %p_Result_2648 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_362, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2648"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:947 %tmp_297 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_362, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:948 %icmp_ln878_176 = icmp_ne  i3 %tmp_297, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_176"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:949 %or_ln895_429 = or i1 %p_Result_2648, i1 %icmp_ln878_176

]]></Node>
<StgValue><ssdm name="or_ln895_429"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:950 %xor_ln895_493 = xor i1 %p_Result_2647, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_493"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:951 %overflow_429 = and i1 %or_ln895_429, i1 %xor_ln895_493

]]></Node>
<StgValue><ssdm name="overflow_429"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:952 %xor_ln896_685 = xor i1 %p_Result_2648, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_685"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:953 %icmp_ln896_176 = icmp_ne  i3 %tmp_297, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_176"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:954 %or_ln896_429 = or i1 %icmp_ln896_176, i1 %xor_ln896_685

]]></Node>
<StgValue><ssdm name="or_ln896_429"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:955 %underflow_429 = and i1 %or_ln896_429, i1 %p_Result_2647

]]></Node>
<StgValue><ssdm name="underflow_429"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:956 %select_ln346_556 = select i1 %overflow_429, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_556"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:957 %or_ln346_429 = or i1 %overflow_429, i1 %underflow_429

]]></Node>
<StgValue><ssdm name="or_ln346_429"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:958 %out_data_V_1821 = select i1 %or_ln346_429, i16 %select_ln346_556, i16 %out_data_V_1901

]]></Node>
<StgValue><ssdm name="out_data_V_1821"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:960 %p_Result_2649 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_363, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2649"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:961 %out_data_V_1902 = shl i16 %in_data_V_363, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1902"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:962 %p_Result_2650 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_363, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2650"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:963 %tmp_298 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_363, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:964 %icmp_ln878_177 = icmp_ne  i3 %tmp_298, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_177"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:965 %or_ln895_430 = or i1 %p_Result_2650, i1 %icmp_ln878_177

]]></Node>
<StgValue><ssdm name="or_ln895_430"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:966 %xor_ln895_494 = xor i1 %p_Result_2649, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_494"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:967 %overflow_430 = and i1 %or_ln895_430, i1 %xor_ln895_494

]]></Node>
<StgValue><ssdm name="overflow_430"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:968 %xor_ln896_686 = xor i1 %p_Result_2650, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_686"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:969 %icmp_ln896_177 = icmp_ne  i3 %tmp_298, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_177"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:970 %or_ln896_430 = or i1 %icmp_ln896_177, i1 %xor_ln896_686

]]></Node>
<StgValue><ssdm name="or_ln896_430"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:971 %underflow_430 = and i1 %or_ln896_430, i1 %p_Result_2649

]]></Node>
<StgValue><ssdm name="underflow_430"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:972 %select_ln346_557 = select i1 %overflow_430, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_557"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:973 %or_ln346_430 = or i1 %overflow_430, i1 %underflow_430

]]></Node>
<StgValue><ssdm name="or_ln346_430"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:974 %out_data_V_1823 = select i1 %or_ln346_430, i16 %select_ln346_557, i16 %out_data_V_1902

]]></Node>
<StgValue><ssdm name="out_data_V_1823"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:976 %p_Result_2651 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_364, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2651"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:977 %out_data_V_1903 = shl i16 %in_data_V_364, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1903"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:978 %p_Result_2652 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_364, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2652"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:979 %tmp_299 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_364, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:980 %icmp_ln878_178 = icmp_ne  i3 %tmp_299, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_178"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:981 %or_ln895_431 = or i1 %p_Result_2652, i1 %icmp_ln878_178

]]></Node>
<StgValue><ssdm name="or_ln895_431"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:982 %xor_ln895_495 = xor i1 %p_Result_2651, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_495"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:983 %overflow_431 = and i1 %or_ln895_431, i1 %xor_ln895_495

]]></Node>
<StgValue><ssdm name="overflow_431"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:984 %xor_ln896_687 = xor i1 %p_Result_2652, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_687"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:985 %icmp_ln896_178 = icmp_ne  i3 %tmp_299, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_178"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:986 %or_ln896_431 = or i1 %icmp_ln896_178, i1 %xor_ln896_687

]]></Node>
<StgValue><ssdm name="or_ln896_431"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:987 %underflow_431 = and i1 %or_ln896_431, i1 %p_Result_2651

]]></Node>
<StgValue><ssdm name="underflow_431"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:988 %select_ln346_558 = select i1 %overflow_431, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_558"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:989 %or_ln346_431 = or i1 %overflow_431, i1 %underflow_431

]]></Node>
<StgValue><ssdm name="or_ln346_431"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:990 %out_data_V_1825 = select i1 %or_ln346_431, i16 %select_ln346_558, i16 %out_data_V_1903

]]></Node>
<StgValue><ssdm name="out_data_V_1825"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:992 %p_Result_2653 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_365, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2653"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:993 %out_data_V_1904 = shl i16 %in_data_V_365, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1904"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:994 %p_Result_2654 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_365, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2654"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:995 %tmp_300 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_365, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:996 %icmp_ln878_179 = icmp_ne  i3 %tmp_300, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_179"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:997 %or_ln895_432 = or i1 %p_Result_2654, i1 %icmp_ln878_179

]]></Node>
<StgValue><ssdm name="or_ln895_432"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:998 %xor_ln895_496 = xor i1 %p_Result_2653, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_496"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:999 %overflow_432 = and i1 %or_ln895_432, i1 %xor_ln895_496

]]></Node>
<StgValue><ssdm name="overflow_432"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1000 %xor_ln896_688 = xor i1 %p_Result_2654, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_688"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1001 %icmp_ln896_179 = icmp_ne  i3 %tmp_300, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_179"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1002 %or_ln896_432 = or i1 %icmp_ln896_179, i1 %xor_ln896_688

]]></Node>
<StgValue><ssdm name="or_ln896_432"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1003 %underflow_432 = and i1 %or_ln896_432, i1 %p_Result_2653

]]></Node>
<StgValue><ssdm name="underflow_432"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1004 %select_ln346_559 = select i1 %overflow_432, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_559"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1005 %or_ln346_432 = or i1 %overflow_432, i1 %underflow_432

]]></Node>
<StgValue><ssdm name="or_ln346_432"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1006 %out_data_V_1827 = select i1 %or_ln346_432, i16 %select_ln346_559, i16 %out_data_V_1904

]]></Node>
<StgValue><ssdm name="out_data_V_1827"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1008 %p_Result_2655 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_366, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2655"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1009 %out_data_V_1905 = shl i16 %in_data_V_366, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1905"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1010 %p_Result_2656 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_366, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2656"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1011 %tmp_301 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_366, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1012 %icmp_ln878_180 = icmp_ne  i3 %tmp_301, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_180"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1013 %or_ln895_433 = or i1 %p_Result_2656, i1 %icmp_ln878_180

]]></Node>
<StgValue><ssdm name="or_ln895_433"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1014 %xor_ln895_497 = xor i1 %p_Result_2655, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_497"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1015 %overflow_433 = and i1 %or_ln895_433, i1 %xor_ln895_497

]]></Node>
<StgValue><ssdm name="overflow_433"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1016 %xor_ln896_689 = xor i1 %p_Result_2656, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_689"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1017 %icmp_ln896_180 = icmp_ne  i3 %tmp_301, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_180"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1018 %or_ln896_433 = or i1 %icmp_ln896_180, i1 %xor_ln896_689

]]></Node>
<StgValue><ssdm name="or_ln896_433"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1019 %underflow_433 = and i1 %or_ln896_433, i1 %p_Result_2655

]]></Node>
<StgValue><ssdm name="underflow_433"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1020 %select_ln346_560 = select i1 %overflow_433, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_560"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1021 %or_ln346_433 = or i1 %overflow_433, i1 %underflow_433

]]></Node>
<StgValue><ssdm name="or_ln346_433"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1022 %out_data_V_1829 = select i1 %or_ln346_433, i16 %select_ln346_560, i16 %out_data_V_1905

]]></Node>
<StgValue><ssdm name="out_data_V_1829"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1024 %p_Result_2657 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_367, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2657"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1025 %out_data_V_1906 = shl i16 %in_data_V_367, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1906"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1026 %p_Result_2658 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_367, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2658"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1027 %tmp_302 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_367, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1028 %icmp_ln878_181 = icmp_ne  i3 %tmp_302, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_181"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1029 %or_ln895_434 = or i1 %p_Result_2658, i1 %icmp_ln878_181

]]></Node>
<StgValue><ssdm name="or_ln895_434"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1030 %xor_ln895_498 = xor i1 %p_Result_2657, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_498"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1031 %overflow_434 = and i1 %or_ln895_434, i1 %xor_ln895_498

]]></Node>
<StgValue><ssdm name="overflow_434"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1032 %xor_ln896_690 = xor i1 %p_Result_2658, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_690"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1033 %icmp_ln896_181 = icmp_ne  i3 %tmp_302, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_181"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1034 %or_ln896_434 = or i1 %icmp_ln896_181, i1 %xor_ln896_690

]]></Node>
<StgValue><ssdm name="or_ln896_434"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1035 %underflow_434 = and i1 %or_ln896_434, i1 %p_Result_2657

]]></Node>
<StgValue><ssdm name="underflow_434"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1036 %select_ln346_561 = select i1 %overflow_434, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_561"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1037 %or_ln346_434 = or i1 %overflow_434, i1 %underflow_434

]]></Node>
<StgValue><ssdm name="or_ln346_434"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1038 %out_data_V_1831 = select i1 %or_ln346_434, i16 %select_ln346_561, i16 %out_data_V_1906

]]></Node>
<StgValue><ssdm name="out_data_V_1831"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1040 %p_Result_2659 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_368, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2659"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1041 %out_data_V_1907 = shl i16 %in_data_V_368, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1907"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1042 %p_Result_2660 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_368, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2660"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1043 %tmp_303 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_368, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1044 %icmp_ln878_182 = icmp_ne  i3 %tmp_303, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_182"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1045 %or_ln895_435 = or i1 %p_Result_2660, i1 %icmp_ln878_182

]]></Node>
<StgValue><ssdm name="or_ln895_435"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1046 %xor_ln895_499 = xor i1 %p_Result_2659, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_499"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1047 %overflow_435 = and i1 %or_ln895_435, i1 %xor_ln895_499

]]></Node>
<StgValue><ssdm name="overflow_435"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1048 %xor_ln896_691 = xor i1 %p_Result_2660, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_691"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1049 %icmp_ln896_182 = icmp_ne  i3 %tmp_303, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_182"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1050 %or_ln896_435 = or i1 %icmp_ln896_182, i1 %xor_ln896_691

]]></Node>
<StgValue><ssdm name="or_ln896_435"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1051 %underflow_435 = and i1 %or_ln896_435, i1 %p_Result_2659

]]></Node>
<StgValue><ssdm name="underflow_435"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1052 %select_ln346_562 = select i1 %overflow_435, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_562"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1053 %or_ln346_435 = or i1 %overflow_435, i1 %underflow_435

]]></Node>
<StgValue><ssdm name="or_ln346_435"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1054 %out_data_V_1833 = select i1 %or_ln346_435, i16 %select_ln346_562, i16 %out_data_V_1907

]]></Node>
<StgValue><ssdm name="out_data_V_1833"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1056 %p_Result_2661 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_369, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2661"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1057 %out_data_V_1908 = shl i16 %in_data_V_369, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1908"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1058 %p_Result_2662 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_369, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2662"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1059 %tmp_304 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_369, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1060 %icmp_ln878_183 = icmp_ne  i3 %tmp_304, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_183"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1061 %or_ln895_436 = or i1 %p_Result_2662, i1 %icmp_ln878_183

]]></Node>
<StgValue><ssdm name="or_ln895_436"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1062 %xor_ln895_500 = xor i1 %p_Result_2661, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_500"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1063 %overflow_436 = and i1 %or_ln895_436, i1 %xor_ln895_500

]]></Node>
<StgValue><ssdm name="overflow_436"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1064 %xor_ln896_692 = xor i1 %p_Result_2662, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_692"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1065 %icmp_ln896_183 = icmp_ne  i3 %tmp_304, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_183"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1066 %or_ln896_436 = or i1 %icmp_ln896_183, i1 %xor_ln896_692

]]></Node>
<StgValue><ssdm name="or_ln896_436"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1067 %underflow_436 = and i1 %or_ln896_436, i1 %p_Result_2661

]]></Node>
<StgValue><ssdm name="underflow_436"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1068 %select_ln346_563 = select i1 %overflow_436, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_563"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1069 %or_ln346_436 = or i1 %overflow_436, i1 %underflow_436

]]></Node>
<StgValue><ssdm name="or_ln346_436"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1070 %out_data_V_1835 = select i1 %or_ln346_436, i16 %select_ln346_563, i16 %out_data_V_1908

]]></Node>
<StgValue><ssdm name="out_data_V_1835"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1072 %p_Result_2663 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_370, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2663"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1073 %out_data_V_1909 = shl i16 %in_data_V_370, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1909"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1074 %p_Result_2664 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_370, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2664"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1075 %tmp_305 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_370, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1076 %icmp_ln878_184 = icmp_ne  i3 %tmp_305, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_184"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1077 %or_ln895_437 = or i1 %p_Result_2664, i1 %icmp_ln878_184

]]></Node>
<StgValue><ssdm name="or_ln895_437"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1078 %xor_ln895_501 = xor i1 %p_Result_2663, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_501"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1079 %overflow_437 = and i1 %or_ln895_437, i1 %xor_ln895_501

]]></Node>
<StgValue><ssdm name="overflow_437"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1080 %xor_ln896_693 = xor i1 %p_Result_2664, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_693"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1081 %icmp_ln896_184 = icmp_ne  i3 %tmp_305, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_184"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1082 %or_ln896_437 = or i1 %icmp_ln896_184, i1 %xor_ln896_693

]]></Node>
<StgValue><ssdm name="or_ln896_437"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1083 %underflow_437 = and i1 %or_ln896_437, i1 %p_Result_2663

]]></Node>
<StgValue><ssdm name="underflow_437"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1084 %select_ln346_564 = select i1 %overflow_437, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_564"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1085 %or_ln346_437 = or i1 %overflow_437, i1 %underflow_437

]]></Node>
<StgValue><ssdm name="or_ln346_437"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1086 %out_data_V_1837 = select i1 %or_ln346_437, i16 %select_ln346_564, i16 %out_data_V_1909

]]></Node>
<StgValue><ssdm name="out_data_V_1837"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1088 %p_Result_2665 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_371, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2665"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1089 %out_data_V_1910 = shl i16 %in_data_V_371, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1910"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1090 %p_Result_2666 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_371, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2666"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1091 %tmp_306 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_371, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1092 %icmp_ln878_185 = icmp_ne  i3 %tmp_306, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_185"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1093 %or_ln895_438 = or i1 %p_Result_2666, i1 %icmp_ln878_185

]]></Node>
<StgValue><ssdm name="or_ln895_438"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1094 %xor_ln895_502 = xor i1 %p_Result_2665, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_502"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1095 %overflow_438 = and i1 %or_ln895_438, i1 %xor_ln895_502

]]></Node>
<StgValue><ssdm name="overflow_438"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1096 %xor_ln896_694 = xor i1 %p_Result_2666, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_694"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1097 %icmp_ln896_185 = icmp_ne  i3 %tmp_306, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_185"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1098 %or_ln896_438 = or i1 %icmp_ln896_185, i1 %xor_ln896_694

]]></Node>
<StgValue><ssdm name="or_ln896_438"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1099 %underflow_438 = and i1 %or_ln896_438, i1 %p_Result_2665

]]></Node>
<StgValue><ssdm name="underflow_438"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1100 %select_ln346_565 = select i1 %overflow_438, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_565"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1101 %or_ln346_438 = or i1 %overflow_438, i1 %underflow_438

]]></Node>
<StgValue><ssdm name="or_ln346_438"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1102 %out_data_V_1839 = select i1 %or_ln346_438, i16 %select_ln346_565, i16 %out_data_V_1910

]]></Node>
<StgValue><ssdm name="out_data_V_1839"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1104 %p_Result_2667 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_372, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2667"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1105 %out_data_V_1911 = shl i16 %in_data_V_372, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1911"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1106 %p_Result_2668 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_372, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2668"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1107 %tmp_307 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_372, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1108 %icmp_ln878_186 = icmp_ne  i3 %tmp_307, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_186"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1109 %or_ln895_439 = or i1 %p_Result_2668, i1 %icmp_ln878_186

]]></Node>
<StgValue><ssdm name="or_ln895_439"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1110 %xor_ln895_503 = xor i1 %p_Result_2667, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_503"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1111 %overflow_439 = and i1 %or_ln895_439, i1 %xor_ln895_503

]]></Node>
<StgValue><ssdm name="overflow_439"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1112 %xor_ln896_695 = xor i1 %p_Result_2668, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_695"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1113 %icmp_ln896_186 = icmp_ne  i3 %tmp_307, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_186"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1114 %or_ln896_439 = or i1 %icmp_ln896_186, i1 %xor_ln896_695

]]></Node>
<StgValue><ssdm name="or_ln896_439"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1115 %underflow_439 = and i1 %or_ln896_439, i1 %p_Result_2667

]]></Node>
<StgValue><ssdm name="underflow_439"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1116 %select_ln346_566 = select i1 %overflow_439, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_566"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1117 %or_ln346_439 = or i1 %overflow_439, i1 %underflow_439

]]></Node>
<StgValue><ssdm name="or_ln346_439"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1118 %out_data_V_1841 = select i1 %or_ln346_439, i16 %select_ln346_566, i16 %out_data_V_1911

]]></Node>
<StgValue><ssdm name="out_data_V_1841"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1120 %p_Result_2669 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_373, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2669"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1121 %out_data_V_1912 = shl i16 %in_data_V_373, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1912"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1122 %p_Result_2670 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_373, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2670"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1123 %tmp_308 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_373, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1124 %icmp_ln878_187 = icmp_ne  i3 %tmp_308, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_187"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1125 %or_ln895_440 = or i1 %p_Result_2670, i1 %icmp_ln878_187

]]></Node>
<StgValue><ssdm name="or_ln895_440"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1126 %xor_ln895_504 = xor i1 %p_Result_2669, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_504"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1127 %overflow_440 = and i1 %or_ln895_440, i1 %xor_ln895_504

]]></Node>
<StgValue><ssdm name="overflow_440"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1128 %xor_ln896_696 = xor i1 %p_Result_2670, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_696"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1129 %icmp_ln896_187 = icmp_ne  i3 %tmp_308, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_187"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1130 %or_ln896_440 = or i1 %icmp_ln896_187, i1 %xor_ln896_696

]]></Node>
<StgValue><ssdm name="or_ln896_440"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1131 %underflow_440 = and i1 %or_ln896_440, i1 %p_Result_2669

]]></Node>
<StgValue><ssdm name="underflow_440"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1132 %select_ln346_567 = select i1 %overflow_440, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_567"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1133 %or_ln346_440 = or i1 %overflow_440, i1 %underflow_440

]]></Node>
<StgValue><ssdm name="or_ln346_440"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1134 %out_data_V_1843 = select i1 %or_ln346_440, i16 %select_ln346_567, i16 %out_data_V_1912

]]></Node>
<StgValue><ssdm name="out_data_V_1843"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1136 %p_Result_2671 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_374, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2671"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1137 %out_data_V_1913 = shl i16 %in_data_V_374, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1913"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1138 %p_Result_2672 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_374, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2672"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1139 %tmp_309 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_374, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1140 %icmp_ln878_188 = icmp_ne  i3 %tmp_309, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_188"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1141 %or_ln895_441 = or i1 %p_Result_2672, i1 %icmp_ln878_188

]]></Node>
<StgValue><ssdm name="or_ln895_441"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1142 %xor_ln895_505 = xor i1 %p_Result_2671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_505"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1143 %overflow_441 = and i1 %or_ln895_441, i1 %xor_ln895_505

]]></Node>
<StgValue><ssdm name="overflow_441"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1144 %xor_ln896_697 = xor i1 %p_Result_2672, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_697"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1145 %icmp_ln896_188 = icmp_ne  i3 %tmp_309, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_188"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1146 %or_ln896_441 = or i1 %icmp_ln896_188, i1 %xor_ln896_697

]]></Node>
<StgValue><ssdm name="or_ln896_441"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1147 %underflow_441 = and i1 %or_ln896_441, i1 %p_Result_2671

]]></Node>
<StgValue><ssdm name="underflow_441"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1148 %select_ln346_568 = select i1 %overflow_441, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_568"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1149 %or_ln346_441 = or i1 %overflow_441, i1 %underflow_441

]]></Node>
<StgValue><ssdm name="or_ln346_441"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1150 %out_data_V_1845 = select i1 %or_ln346_441, i16 %select_ln346_568, i16 %out_data_V_1913

]]></Node>
<StgValue><ssdm name="out_data_V_1845"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1152 %p_Result_2673 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_375, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2673"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1153 %out_data_V_1914 = shl i16 %in_data_V_375, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1914"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1154 %p_Result_2674 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_375, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2674"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1155 %tmp_310 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_375, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1156 %icmp_ln878_189 = icmp_ne  i3 %tmp_310, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_189"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1157 %or_ln895_442 = or i1 %p_Result_2674, i1 %icmp_ln878_189

]]></Node>
<StgValue><ssdm name="or_ln895_442"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1158 %xor_ln895_506 = xor i1 %p_Result_2673, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_506"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1159 %overflow_442 = and i1 %or_ln895_442, i1 %xor_ln895_506

]]></Node>
<StgValue><ssdm name="overflow_442"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1160 %xor_ln896_698 = xor i1 %p_Result_2674, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_698"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1161 %icmp_ln896_189 = icmp_ne  i3 %tmp_310, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_189"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1162 %or_ln896_442 = or i1 %icmp_ln896_189, i1 %xor_ln896_698

]]></Node>
<StgValue><ssdm name="or_ln896_442"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1163 %underflow_442 = and i1 %or_ln896_442, i1 %p_Result_2673

]]></Node>
<StgValue><ssdm name="underflow_442"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1164 %select_ln346_569 = select i1 %overflow_442, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_569"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1165 %or_ln346_442 = or i1 %overflow_442, i1 %underflow_442

]]></Node>
<StgValue><ssdm name="or_ln346_442"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1166 %out_data_V_1847 = select i1 %or_ln346_442, i16 %select_ln346_569, i16 %out_data_V_1914

]]></Node>
<StgValue><ssdm name="out_data_V_1847"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1168 %p_Result_2675 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_376, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2675"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1169 %out_data_V_1915 = shl i16 %in_data_V_376, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1915"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1170 %p_Result_2676 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_376, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2676"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1171 %tmp_311 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_376, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1172 %icmp_ln878_190 = icmp_ne  i3 %tmp_311, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_190"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1173 %or_ln895_443 = or i1 %p_Result_2676, i1 %icmp_ln878_190

]]></Node>
<StgValue><ssdm name="or_ln895_443"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1174 %xor_ln895_507 = xor i1 %p_Result_2675, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_507"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1175 %overflow_443 = and i1 %or_ln895_443, i1 %xor_ln895_507

]]></Node>
<StgValue><ssdm name="overflow_443"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1176 %xor_ln896_699 = xor i1 %p_Result_2676, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_699"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1177 %icmp_ln896_190 = icmp_ne  i3 %tmp_311, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_190"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1178 %or_ln896_443 = or i1 %icmp_ln896_190, i1 %xor_ln896_699

]]></Node>
<StgValue><ssdm name="or_ln896_443"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1179 %underflow_443 = and i1 %or_ln896_443, i1 %p_Result_2675

]]></Node>
<StgValue><ssdm name="underflow_443"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1180 %select_ln346_570 = select i1 %overflow_443, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_570"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1181 %or_ln346_443 = or i1 %overflow_443, i1 %underflow_443

]]></Node>
<StgValue><ssdm name="or_ln346_443"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1182 %out_data_V_1849 = select i1 %or_ln346_443, i16 %select_ln346_570, i16 %out_data_V_1915

]]></Node>
<StgValue><ssdm name="out_data_V_1849"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1184 %p_Result_2677 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_377, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2677"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1185 %out_data_V_1916 = shl i16 %in_data_V_377, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1916"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1186 %p_Result_2678 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_377, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2678"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1187 %tmp_312 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_377, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1188 %icmp_ln878_191 = icmp_ne  i3 %tmp_312, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_191"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1189 %or_ln895_444 = or i1 %p_Result_2678, i1 %icmp_ln878_191

]]></Node>
<StgValue><ssdm name="or_ln895_444"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1190 %xor_ln895_508 = xor i1 %p_Result_2677, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_508"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1191 %overflow_444 = and i1 %or_ln895_444, i1 %xor_ln895_508

]]></Node>
<StgValue><ssdm name="overflow_444"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1192 %xor_ln896_700 = xor i1 %p_Result_2678, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_700"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1193 %icmp_ln896_191 = icmp_ne  i3 %tmp_312, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_191"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1194 %or_ln896_444 = or i1 %icmp_ln896_191, i1 %xor_ln896_700

]]></Node>
<StgValue><ssdm name="or_ln896_444"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1195 %underflow_444 = and i1 %or_ln896_444, i1 %p_Result_2677

]]></Node>
<StgValue><ssdm name="underflow_444"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1196 %select_ln346_571 = select i1 %overflow_444, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_571"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1197 %or_ln346_444 = or i1 %overflow_444, i1 %underflow_444

]]></Node>
<StgValue><ssdm name="or_ln346_444"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1198 %out_data_V_1851 = select i1 %or_ln346_444, i16 %select_ln346_571, i16 %out_data_V_1916

]]></Node>
<StgValue><ssdm name="out_data_V_1851"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1200 %p_Result_2679 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_378, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2679"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1201 %out_data_V_1917 = shl i16 %in_data_V_378, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1917"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1202 %p_Result_2680 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_378, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2680"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1203 %tmp_313 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_378, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1204 %icmp_ln878_192 = icmp_ne  i3 %tmp_313, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_192"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1205 %or_ln895_445 = or i1 %p_Result_2680, i1 %icmp_ln878_192

]]></Node>
<StgValue><ssdm name="or_ln895_445"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1206 %xor_ln895_509 = xor i1 %p_Result_2679, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_509"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1207 %overflow_445 = and i1 %or_ln895_445, i1 %xor_ln895_509

]]></Node>
<StgValue><ssdm name="overflow_445"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1208 %xor_ln896_701 = xor i1 %p_Result_2680, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_701"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1209 %icmp_ln896_192 = icmp_ne  i3 %tmp_313, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_192"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1210 %or_ln896_445 = or i1 %icmp_ln896_192, i1 %xor_ln896_701

]]></Node>
<StgValue><ssdm name="or_ln896_445"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1211 %underflow_445 = and i1 %or_ln896_445, i1 %p_Result_2679

]]></Node>
<StgValue><ssdm name="underflow_445"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1212 %select_ln346_572 = select i1 %overflow_445, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_572"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1213 %or_ln346_445 = or i1 %overflow_445, i1 %underflow_445

]]></Node>
<StgValue><ssdm name="or_ln346_445"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1214 %out_data_V_1853 = select i1 %or_ln346_445, i16 %select_ln346_572, i16 %out_data_V_1917

]]></Node>
<StgValue><ssdm name="out_data_V_1853"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1027" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1028" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1029" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1030" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1031" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1032" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1033" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1034" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1035" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1036" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1037" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1039" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1040" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1041" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1042" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1043" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1044" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1045" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1046" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1047" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1048" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1049" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1050" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1051" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1052" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1053" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1054" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1055" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1056" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1057" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1058" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1059" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1060" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1061" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1062" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1063" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1064" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1066" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1067" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1068" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1069" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1071" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1072" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1073" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1074" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1075" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1076" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1077" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1078" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1079" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1080" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1081" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1082" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1083" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1084" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1085" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1086" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1087" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1088" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1089" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1090" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer15_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1091" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1092" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1093" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1094" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1095" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1096" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1097" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1098" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1099" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:111 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:115 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:119 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:120 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:123 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:124 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:127 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1155" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:207 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_0, i16 %out_data_V

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1156" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:223 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_1, i16 %out_data_V_1729

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1157" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:239 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_2, i16 %out_data_V_1731

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1158" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:255 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_3, i16 %out_data_V_1733

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1159" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:271 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_4, i16 %out_data_V_1735

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1160" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:287 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_5, i16 %out_data_V_1737

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1161" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:303 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_6, i16 %out_data_V_1739

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1162" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:319 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_7, i16 %out_data_V_1741

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1163" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:335 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_8, i16 %out_data_V_1743

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1164" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:351 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_9, i16 %out_data_V_1745

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1165" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:367 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_10, i16 %out_data_V_1747

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1166" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:383 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_11, i16 %out_data_V_1749

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1167" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:399 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_12, i16 %out_data_V_1751

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1168" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:415 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_13, i16 %out_data_V_1753

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1169" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:431 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_14, i16 %out_data_V_1755

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1170" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:447 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_15, i16 %out_data_V_1757

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1171" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:463 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_16, i16 %out_data_V_1759

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1172" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:479 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_17, i16 %out_data_V_1761

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1173" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:495 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_18, i16 %out_data_V_1763

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1174" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:511 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_19, i16 %out_data_V_1765

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1175" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:527 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_20, i16 %out_data_V_1767

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1176" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:543 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_21, i16 %out_data_V_1769

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1177" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:559 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_22, i16 %out_data_V_1771

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1178" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:575 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_23, i16 %out_data_V_1773

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1179" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:591 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_24, i16 %out_data_V_1775

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1180" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:607 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_25, i16 %out_data_V_1777

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1181" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:623 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_26, i16 %out_data_V_1779

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1182" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:639 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_27, i16 %out_data_V_1781

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1183" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:655 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_28, i16 %out_data_V_1783

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1184" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:671 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_29, i16 %out_data_V_1785

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1185" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:687 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_30, i16 %out_data_V_1787

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1186" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:703 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_31, i16 %out_data_V_1789

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1187" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:719 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_32, i16 %out_data_V_1791

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1188" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:735 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_33, i16 %out_data_V_1793

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1189" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:751 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_34, i16 %out_data_V_1795

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1190" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:767 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_35, i16 %out_data_V_1797

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1191" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:783 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_36, i16 %out_data_V_1799

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1192" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:799 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_37, i16 %out_data_V_1801

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1193" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:815 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_38, i16 %out_data_V_1803

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1194" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:831 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_39, i16 %out_data_V_1805

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1195" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:847 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_40, i16 %out_data_V_1807

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1196" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:863 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_41, i16 %out_data_V_1809

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1197" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:879 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_42, i16 %out_data_V_1811

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1198" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:895 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_43, i16 %out_data_V_1813

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1199" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:911 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_44, i16 %out_data_V_1815

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1200" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:927 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_45, i16 %out_data_V_1817

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1201" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:943 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_46, i16 %out_data_V_1819

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1202" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:959 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_47, i16 %out_data_V_1821

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1203" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:975 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_48, i16 %out_data_V_1823

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1204" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:991 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_49, i16 %out_data_V_1825

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1205" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1007 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_50, i16 %out_data_V_1827

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1206" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1023 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_51, i16 %out_data_V_1829

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1207" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1039 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_52, i16 %out_data_V_1831

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1208" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1055 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_53, i16 %out_data_V_1833

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1209" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1071 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_54, i16 %out_data_V_1835

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1210" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1087 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_55, i16 %out_data_V_1837

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1211" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1103 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_56, i16 %out_data_V_1839

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1212" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1119 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_57, i16 %out_data_V_1841

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1213" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1135 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_58, i16 %out_data_V_1843

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1214" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1151 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_59, i16 %out_data_V_1845

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1215" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1167 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_60, i16 %out_data_V_1847

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1216" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1183 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_61, i16 %out_data_V_1849

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1217" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1199 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_62, i16 %out_data_V_1851

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1218" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1215 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer15_out_63, i16 %out_data_V_1853

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0">
<![CDATA[
entry:1216 %ret_ln31 = ret

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
