Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 27 21:26:28 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_methodology -file TopFile_methodology_drc_routed.rpt -pb TopFile_methodology_drc_routed.pb -rpx TopFile_methodology_drc_routed.rpx
| Design       : TopFile
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 81
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                                                           | Violations |
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                                                                         | 35         |
| TIMING-47 | Warning  | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 2          |
| XDCH-2    | Warning  | Same min and max delay values on IO port                                                              | 44         |
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on JA[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on JA[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on JA[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on JA[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on RsTx relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks extern_clk and sys_clk_pin (see constraint position 3 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks sys_clk_pin and extern_clk (see constraint position 3 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'sw[0]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports {sw[0]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 198)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'sw[1]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports {sw[1]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 199)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'sw[2]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports {sw[2]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 200)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'vauxn14' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports vauxn14]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 204)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'vauxn15' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports vauxn15]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 208)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'vauxn6' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports vauxn6]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 202)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'vauxn7' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports vauxn7]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 206)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'vauxp14' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports vauxp14]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 203)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'vauxp15' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports vauxp15]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 207)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'vauxp6' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports vauxp6]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 201)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.100 ns has been defined on port 'vauxp7' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock extern_clk 0.100 [get_ports vauxp7]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 205)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'JA[0]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {JA[0]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 193)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'JA[1]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {JA[1]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 194)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'JA[2]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {JA[2]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 195)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'JA[3]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {JA[3]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 196)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'RsTx' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports RsTx]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 197)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'an[0]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {an[0]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 189)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'an[1]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {an[1]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 190)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'an[2]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {an[2]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 191)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'an[3]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {an[3]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 192)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'dp' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports dp]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 188)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[0]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[0]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 165)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[10]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[10]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 175)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[11]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[11]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 176)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[12]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[12]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 177)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[13]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[13]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 178)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[14]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[14]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 179)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[15]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[15]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 180)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[1]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[1]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 166)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[2]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[2]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 167)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[3]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[3]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 168)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[4]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[4]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 169)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[5]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[5]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 170)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[6]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[6]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 171)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[7]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[7]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 172)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[8]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[8]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 173)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'led[9]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {led[9]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 174)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'seg[0]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {seg[0]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 181)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'seg[1]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {seg[1]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 182)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'seg[2]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {seg[2]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 183)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'seg[3]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {seg[3]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 184)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'seg[4]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {seg[4]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 185)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'seg[5]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {seg[5]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 186)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'seg[6]' relative to clock extern_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock extern_clk 0.100 [get_ports {seg[6]}]
C:/Users/DurkusMaximus/Desktop/Xilinx/ADAC/ADAC.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc (Line: 187)
Related violations: <none>


