

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc59d0817c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc59d08178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc59d08170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc59d08168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc59d08160..

GPGPU-Sim PTX: cudaLaunch for 0x0x409178 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvm4iiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvm4iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvm4iiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvm4iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvm4iiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvm4iiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvm4iiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xef50 (mri-gridding.4.sm_70.ptx:6631) @%p2 bra BB19_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef80 (mri-gridding.4.sm_70.ptx:6640) shl.b32 %r86, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xefa0 (mri-gridding.4.sm_70.ptx:6644) @%p3 bra BB19_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefb8 (mri-gridding.4.sm_70.ptx:6650) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf450 (mri-gridding.4.sm_70.ptx:6799) @%p4 bra BB19_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf540 (mri-gridding.4.sm_70.ptx:6836) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf468 (mri-gridding.4.sm_70.ptx:6804) @%p5 bra BB19_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf520 (mri-gridding.4.sm_70.ptx:6830) shl.b32 %r361, %r361, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xf538 (mri-gridding.4.sm_70.ptx:6833) @%p6 bra BB19_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf540 (mri-gridding.4.sm_70.ptx:6836) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xf548 (mri-gridding.4.sm_70.ptx:6837) @%p7 bra BB19_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf580 (mri-gridding.4.sm_70.ptx:6847) mov.u32 %r362, %r90;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xf588 (mri-gridding.4.sm_70.ptx:6848) @%p4 bra BB19_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf688 (mri-gridding.4.sm_70.ptx:6887) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xf5a8 (mri-gridding.4.sm_70.ptx:6854) @%p9 bra BB19_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf670 (mri-gridding.4.sm_70.ptx:6882) shl.b32 %r362, %r362, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xf680 (mri-gridding.4.sm_70.ptx:6884) @%p10 bra BB19_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf688 (mri-gridding.4.sm_70.ptx:6887) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xf808 (mri-gridding.4.sm_70.ptx:6935) @%p15 bra BB19_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf810 (mri-gridding.4.sm_70.ptx:6937) @%p2 bra BB19_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf810 (mri-gridding.4.sm_70.ptx:6937) @%p2 bra BB19_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf9b8 (mri-gridding.4.sm_70.ptx:7025) @%p3 bra BB19_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xf9b8 (mri-gridding.4.sm_70.ptx:7025) @%p3 bra BB19_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa18 (mri-gridding.4.sm_70.ptx:7045) membar.gl;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xfa88 (mri-gridding.4.sm_70.ptx:7064) @%p18 bra BB19_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb18 (mri-gridding.4.sm_70.ptx:7095) @%p2 bra BB19_24;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xfb18 (mri-gridding.4.sm_70.ptx:7095) @%p2 bra BB19_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfbe0 (mri-gridding.4.sm_70.ptx:7123) mov.u32 %r69, %nctaid.x;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfbf0 (mri-gridding.4.sm_70.ptx:7125) @%p3 bra BB19_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (mri-gridding.4.sm_70.ptx:7133) setp.eq.s32%p1, %r67, %r68;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xfd20 (mri-gridding.4.sm_70.ptx:7190) @!%p1 bra BB19_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfda8 (mri-gridding.4.sm_70.ptx:7221) ret;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xfd28 (mri-gridding.4.sm_70.ptx:7191) bra.uni BB19_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd30 (mri-gridding.4.sm_70.ptx:7194) mov.u32 %r330, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvm4iiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvm4iiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvm4iiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvm4iiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvm4iiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 560952
gpu_sim_insn = 1030877426
gpu_ipc =    1837.7284
gpu_tot_sim_cycle = 560952
gpu_tot_sim_insn = 1030877426
gpu_tot_ipc =    1837.7284
gpu_tot_issued_cta = 2594
gpu_occupancy = 58.0513% 
gpu_tot_occupancy = 58.0513% 
max_total_param_size = 0
gpu_stall_dramfull = 305988
gpu_stall_icnt2sh    = 4090
partiton_level_parallism =      28.7550
partiton_level_parallism_total  =      28.7550
partiton_level_parallism_util =      31.0219
partiton_level_parallism_util_total  =      31.0219
L2_BW  =    1041.6209 GB/Sec
L2_BW_total  =    1041.6209 GB/Sec
gpu_total_sim_rate=189778
############## bottleneck_stats #############
cycles: core 560952, icnt 560952, l2 560952, dram 421209
gpu_ipc	1837.728
gpu_tot_issued_cta = 2594, average cycles = 216
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 1192850 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 962196 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.195	80
L1D data util	0.679	80	0.696	46
L1D tag util	0.226	80	0.231	58
L2 data util	0.439	64	0.445	15
L2 tag util	0.366	64	0.374	49
n_l2_access	 13152955
icnt s2m util	0.000	0	0.000	49	flits per packet: -nan
icnt m2s util	0.000	0	0.000	49	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.280	32	0.284	15

latency_l1_hit:	57911279, num_l1_reqs:	1527937
L1 hit latency:	37
latency_l2_hit:	-354617843, num_l2_reqs:	8875712
L2 hit latency:	927
latency_dram:	-694505829, num_dram_reqs:	4234993
DRAM latency:	850

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.434	80	0.442	3

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.114	80	0.116	3
sp pipe util	0.000	0	0.000	3
sfu pipe util	0.000	0	0.000	3
ldst mem cycle	0.198	80	0.201	3

smem port	0.419	80

n_reg_bank	16
reg port	0.101	16	0.156	1
L1D tag util	0.226	80	0.231	58
L1D fill util	0.042	80	0.044	46
n_l1d_mshr	4096
L1D mshr util	0.013	80
n_l1d_missq	16
L1D missq util	0.053	80
L1D hit rate	0.151
L1D miss rate	0.713
L1D rsfail rate	0.136
L2 tag util	0.366	64	0.374	49
L2 fill util	0.033	64	0.033	5
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.114	64	0.116	59
L2 missq util	0.002	64	0.002	6
L2 hit rate	0.677
L2 miss rate	0.322
L2 rsfail rate	0.001

dram activity	0.607	32	0.617	7

load trans eff	0.248
load trans sz	32.000
load_useful_bytes 26725136, load_transaction_bytes 107564608, icnt_m2s_bytes 0
n_gmem_load_insns 210094, n_gmem_load_accesses 3361394
n_smem_access_insn 3937719, n_smem_accesses 18796160

tmp_counter/12	0.471

run 0.033, fetch 0.001, sync 0.568, control 0.002, data 0.376, struct 0.020
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108096, Miss = 89067, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 18856
	L1D_cache_core[1]: Access = 108096, Miss = 88431, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 19120
	L1D_cache_core[2]: Access = 108096, Miss = 88098, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 16321
	L1D_cache_core[3]: Access = 111474, Miss = 91005, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 15973
	L1D_cache_core[4]: Access = 108096, Miss = 90124, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 17820
	L1D_cache_core[5]: Access = 108096, Miss = 89452, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 20772
	L1D_cache_core[6]: Access = 108096, Miss = 89547, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 18729
	L1D_cache_core[7]: Access = 108096, Miss = 89301, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 17113
	L1D_cache_core[8]: Access = 111474, Miss = 91932, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 17395
	L1D_cache_core[9]: Access = 108096, Miss = 89941, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 19912
	L1D_cache_core[10]: Access = 108096, Miss = 88754, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 17235
	L1D_cache_core[11]: Access = 111474, Miss = 91805, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15358
	L1D_cache_core[12]: Access = 108096, Miss = 89961, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 18560
	L1D_cache_core[13]: Access = 108096, Miss = 89418, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 18299
	L1D_cache_core[14]: Access = 111474, Miss = 91415, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 15904
	L1D_cache_core[15]: Access = 111474, Miss = 90268, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 15284
	L1D_cache_core[16]: Access = 108096, Miss = 89063, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16439
	L1D_cache_core[17]: Access = 108096, Miss = 89440, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 17764
	L1D_cache_core[18]: Access = 111474, Miss = 91810, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15518
	L1D_cache_core[19]: Access = 108096, Miss = 90171, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 16718
	L1D_cache_core[20]: Access = 108096, Miss = 88926, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 18797
	L1D_cache_core[21]: Access = 108096, Miss = 88771, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 17308
	L1D_cache_core[22]: Access = 111474, Miss = 92128, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 16461
	L1D_cache_core[23]: Access = 108096, Miss = 89968, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 17806
	L1D_cache_core[24]: Access = 111474, Miss = 92202, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 17642
	L1D_cache_core[25]: Access = 110356, Miss = 90621, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 17273
	L1D_cache_core[26]: Access = 108096, Miss = 89230, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 17572
	L1D_cache_core[27]: Access = 108096, Miss = 89010, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 18201
	L1D_cache_core[28]: Access = 111474, Miss = 91569, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 15406
	L1D_cache_core[29]: Access = 108096, Miss = 90356, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 19049
	L1D_cache_core[30]: Access = 111474, Miss = 91312, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 17084
	L1D_cache_core[31]: Access = 111474, Miss = 92573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 16915
	L1D_cache_core[32]: Access = 108096, Miss = 89600, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 17411
	L1D_cache_core[33]: Access = 108096, Miss = 89608, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 17183
	L1D_cache_core[34]: Access = 108096, Miss = 88822, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 17637
	L1D_cache_core[35]: Access = 108096, Miss = 89630, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 18725
	L1D_cache_core[36]: Access = 108096, Miss = 88678, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 17266
	L1D_cache_core[37]: Access = 108096, Miss = 89568, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 19562
	L1D_cache_core[38]: Access = 108096, Miss = 90056, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 17053
	L1D_cache_core[39]: Access = 111474, Miss = 92254, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 15881
	L1D_cache_core[40]: Access = 108096, Miss = 88867, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 17139
	L1D_cache_core[41]: Access = 111474, Miss = 92719, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 17233
	L1D_cache_core[42]: Access = 108096, Miss = 89646, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 17787
	L1D_cache_core[43]: Access = 111474, Miss = 91913, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 17492
	L1D_cache_core[44]: Access = 108096, Miss = 89588, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 18585
	L1D_cache_core[45]: Access = 108096, Miss = 89884, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 19373
	L1D_cache_core[46]: Access = 111474, Miss = 93055, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 17123
	L1D_cache_core[47]: Access = 111474, Miss = 91284, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 16495
	L1D_cache_core[48]: Access = 111474, Miss = 92211, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 15371
	L1D_cache_core[49]: Access = 111474, Miss = 92077, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 16476
	L1D_cache_core[50]: Access = 108096, Miss = 89670, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 15921
	L1D_cache_core[51]: Access = 111474, Miss = 91575, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 13727
	L1D_cache_core[52]: Access = 111474, Miss = 91630, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 15908
	L1D_cache_core[53]: Access = 108096, Miss = 89383, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 17531
	L1D_cache_core[54]: Access = 108096, Miss = 90053, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 17800
	L1D_cache_core[55]: Access = 111474, Miss = 92043, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 16648
	L1D_cache_core[56]: Access = 111474, Miss = 92144, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 16821
	L1D_cache_core[57]: Access = 108096, Miss = 89507, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 18477
	L1D_cache_core[58]: Access = 111474, Miss = 91014, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 17893
	L1D_cache_core[59]: Access = 108096, Miss = 89261, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 17375
	L1D_cache_core[60]: Access = 111474, Miss = 91377, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 15791
	L1D_cache_core[61]: Access = 111474, Miss = 91808, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16925
	L1D_cache_core[62]: Access = 111474, Miss = 91261, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 17080
	L1D_cache_core[63]: Access = 108096, Miss = 89870, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 17252
	L1D_cache_core[64]: Access = 111474, Miss = 91585, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 15196
	L1D_cache_core[65]: Access = 108096, Miss = 90238, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 17895
	L1D_cache_core[66]: Access = 108096, Miss = 89523, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 17225
	L1D_cache_core[67]: Access = 111474, Miss = 91031, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 15925
	L1D_cache_core[68]: Access = 111474, Miss = 92199, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 16534
	L1D_cache_core[69]: Access = 108096, Miss = 90002, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 20848
	L1D_cache_core[70]: Access = 111474, Miss = 92724, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 17686
	L1D_cache_core[71]: Access = 108096, Miss = 89081, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16956
	L1D_cache_core[72]: Access = 111474, Miss = 91354, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 16628
	L1D_cache_core[73]: Access = 108096, Miss = 89766, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 17872
	L1D_cache_core[74]: Access = 108096, Miss = 89438, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 18799
	L1D_cache_core[75]: Access = 111474, Miss = 91458, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 16107
	L1D_cache_core[76]: Access = 108096, Miss = 89138, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 16809
	L1D_cache_core[77]: Access = 108096, Miss = 90210, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 16987
	L1D_cache_core[78]: Access = 111474, Miss = 90913, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 16110
	L1D_cache_core[79]: Access = 108096, Miss = 89092, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16783
	L1D_total_cache_accesses = 8761414
	L1D_total_cache_misses = 7233477
	L1D_total_cache_miss_rate = 0.8256
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1381905
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1496374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1859058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1054718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5962
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5368166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 327187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 291
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3361394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5400020

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1054718
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 327187
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20650, 12404, 11116, 11116, 9828, 9828, 9828, 9828, 20650, 12404, 11116, 11116, 9828, 9828, 9828, 9828, 17700, 10632, 9528, 9528, 8424, 8424, 8424, 8424, 17700, 10632, 9528, 9528, 8424, 8424, 8424, 8424, 17700, 10632, 9528, 9528, 8424, 8424, 8424, 8424, 
gpgpu_n_tot_thrd_icount = 1121764928
gpgpu_n_tot_w_icount = 35055154
gpgpu_n_stall_shd_mem = 36138817
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1865020
gpgpu_n_mem_write_global = 14265152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6681284
gpgpu_n_store_insn = 23379196
gpgpu_n_shmem_insn = 114251192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858441
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9463580
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8457923
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:89650234	W0_Idle:10747624	W0_Scoreboard:40444168	W1:625154	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:81	W11:0	W12:0	W13:0	W14:0	W15:0	W16:521394	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32476637
single_issue_nums: WS0:11294276	WS1:8238544	WS2:7761167	WS3:7761167	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14920160 {8:1865020,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 286921856 {8:8865132,40:5400020,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74600800 {40:1865020,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 114121216 {8:14265152,}
maxmflatency = 10630 
max_icnt2mem_latency = 9721 
maxmrqlatency = 912 
max_icnt2sh_latency = 1028 
averagemflatency = 987 
avg_icnt2mem_latency = 549 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 104 
mrq_lat_table:349865 	229454 	116415 	146420 	312916 	618106 	300594 	75245 	5953 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	957963 	2847511 	4868665 	7099921 	273220 	50047 	32845 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	118419 	148848 	215318 	813630 	1140210 	1534675 	1918143 	2702901 	5355298 	2073279 	36435 	45647 	27369 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1722732 	1092926 	1355958 	1822351 	2399595 	2972776 	2878570 	1645874 	239387 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	39 	684 	290 	5 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        72        72        72        80        72        96        69       104       120        80        80       103        64        64        88 
dram[1]:        88        78        88        72        64        72        96        80       104       120        72        80       104        64        64        64 
dram[2]:        64        88        88        72        80        64        88        88       120       104        72        88       120       120        80        72 
dram[3]:        64        88        64        72        80        72        98        93       120       104        72        88       120       120        80        72 
dram[4]:       115        80       120        72       104        72       112        88        80       112        88        88        96       112        72        64 
dram[5]:       120        70       120        72       104        72       112        88        80       112        88        88        72       112        64        64 
dram[6]:        72        80       120        96        96        80        96       104       112       112        88        80        66       114        64        72 
dram[7]:        72        80        72        96        96        94        96       104       112       112        88        81        72       120        64        72 
dram[8]:        64        80        80        72        80        64        96       119       112       120        64        93       120       120        64        64 
dram[9]:        64        88        72        72        93        72        96       120       112       120        72       104       120       121        72        80 
dram[10]:        64        80        72        72        80        64       104       104       112       120        88        88       128        96        88       118 
dram[11]:        64        80        72        96        80        64       104       104       112       120        92        88       128        96        88        64 
dram[12]:        64        64        64        80        80       104        88        96       112       104       112        64        88       128        70        64 
dram[13]:        64        80        65       128        97       104        88        96       112       104       104        64        90        80        72        80 
dram[14]:        64        80        72        80        72        96       112       112       112       120        88        88       120        80        96        88 
dram[15]:        80        80        72       128        72       104       112       112       112       120        88        88       120        81        96        64 
dram[16]:        72        64        72       128        64        72       104        89       120       120        81        80       112        72        64        64 
dram[17]:        80        80        72        72        70        72       105        96       120       120        89        80       112       120        64        72 
dram[18]:        72        64        72        64        80        72        80        80        96        96        72        80       108       103        78        80 
dram[19]:        72        64        72       112        80        72        83        82        96        96        80        88       128       104        72        80 
dram[20]:        64        64        64       112        72        72        82        88       120       128        80        96       105        88        96        72 
dram[21]:        72        64        64        72        78        72        88        93       120       128        80        96       112        88        96        64 
dram[22]:        64        64        72        64        72        88        64        72        96       104        88        96        88       104        80        64 
dram[23]:        64        72        80        64        72        88        64        75        96       104        88        96        88       104        64        80 
dram[24]:        64        64        96        72        96        80        80        72       120       120       104        96        98       104        72        72 
dram[25]:        64        80        96        72        96        80        80        72       120       120       104       101       104       104        98        72 
dram[26]:        64        64        72        72        80        64        76        72       112       112       104        96       104        96        80        82 
dram[27]:        64        64        72        72        80        71        80        76       112       112        89        96       104        97        80        97 
dram[28]:        80        87        72        72        72        64        88        88       104       112        88        80        72       112        64        96 
dram[29]:        80        72        72        72        80        64        92        88       104       112        89       112        64       112        64        96 
dram[30]:        72        96       104        72        88        73        80        89       104       128        80        88        80       112        64        64 
dram[31]:        80        96        72        72        88        80        85        96       104       128        82        88        72       112        80        64 
maximum service time to same row:
dram[0]:     33932     34998     33665     34217     34400     34848     48335     44177     48022     47256     45716     46046     45522     35486     43940     43465 
dram[1]:     33919     35297     33675     34294     34390     35035     49470     46169     47216     46941     45613     46350     45336     40823     36104     43366 
dram[2]:     34491     34140     34069     34104     34433     34026     45644     47475     45213     41401     45624     46557     45781     45467     35586     43542 
dram[3]:     34479     33996     34144     33935     34473     33880     45761     47515     45042     41366     45631     46195     45757     45223     40923     35906 
dram[4]:     33963     33887     33758     33897     33940     33081     41661     40564     41688     40687     45560     45906     45178     44991     40063     35388 
dram[5]:     33870     33964     33911     33871     33876     33050     41666     40598     41710     40595     45509     45726     45323     44925     35768     36097 
dram[6]:     34192     34112     34279     33585     33932     33251     42326     45167     40911     40494     45788     46224     45526     45444     35175     40555 
dram[7]:     34436     33840     34464     33651     34150     33309     42422     45281     40917     40491     45897     46424     45653     45485     35462     44814 
dram[8]:     34522     34423     34322     33627     34139     33604     42558     42695     41830     40718     45860     46739     35747     45908     40113     44942 
dram[9]:     34491     34016     34021     33171     34055     33308     41584     42036     41973     40770     45420     46169     35991     45362     43818     44339 
dram[10]:     34674     33417     33575     33486     34601     34076     45139     41089     41370     40040     46001     45922     40058     45125     43595     34928 
dram[11]:     34694     33488     33726     33570     34691     34235     45734     41162     41337     40308     46060     46108     45080     45118     43710     35444 
dram[12]:     34582     34197     34143     33806     35221     33457     42997     49335     42831     47656     52059     52451     54901     55686     35915     40394 
dram[13]:     34566     34197     34075     33806     35151     33363     43131     49147     42976     47771     51118     50533     52237     51377     35475     48590 
dram[14]:     34213     34097     35325     33846     34540     33884     47667     43220     45580     42856     46048     44892     44507     45080     40226     35820 
dram[15]:     34162     34010     35336     33825     34675     33830     46328     42936     44283     41715     45931     44931     44578     44944     42735     35078 
dram[16]:     34791     33745     34222     33526     34729     33338     47984     43229     44023     41323     45834     45002     44917     36119     42663     40279 
dram[17]:     35004     34052     34374     34170     34515     33425     49956     44361     43368     40907     46229     45308     44882     35938     42647     42565 
dram[18]:     34875     34130     34564     33872     35034     34240     43363     44199     41787     42703     46227     45266     44866     40765     36177     42373 
dram[19]:     34922     33996     34586     33585     35103     34093     43488     44323     41627     42690     46245     45231     44695     45390     35606     42020 
dram[20]:     34292     33943     34010     33548     33486     33997     43546     41180     40390     41838     46060     44820     44299     45013     40752     35826 
dram[21]:     34283     33963     33805     33618     33522     34051     43558     41177     40408     41541     45902     44857     44373     45124     40278     35276 
dram[22]:     34335     34436     34613     33520     33761     33917     42503     42234     41338     41886     46274     45219     44696     45741     35852     36392 
dram[23]:     34448     34544     34689     33583     33866     33976     42609     42350     41422     41850     46392     45276     44587     36016     35406     40662 
dram[24]:     34147     34379     34144     33963     34840     34936     42871     42707     41355     42101     46604     45273     44990     36212     35766     42601 
dram[25]:     34209     33730     33671     33706     34747     34620     41911     42041     41443     42136     46100     44715     44882     40349     35485     42075 
dram[26]:     34087     33817     33649     32981     34446     35140     47085     45131     42200     44730     45910     44649     45175     45416     35344     42300 
dram[27]:     34050     33953     33907     32989     34445     35388     47696     45219     42146     44979     45966     45025     45211     45459     40171     35100 
dram[28]:     35342     34611     33865     33754     34670     34091     43418     48152     43236     45833     56640     56131     55834     53640     53150     35928 
dram[29]:     34068     34543     33851     33718     34675     34012     43532     47941     43388     45934     52324     54328     51875     50907     35971     40624 
dram[30]:     34009     34572     33635     34984     34697     35143     46262     42666     48687     42984     46184     46146     45139     46044     35274     44013 
dram[31]:     33933     34478     33700     34821     34627     35109     44983     42370     47377     41854     46159     45982     36040     46057     40283     44092 
average row accesses per activate:
dram[0]: 11.172070  9.111546 11.750000 13.592715 12.536586 13.411765 14.087719 12.905229 14.501767 13.561461 14.333333 16.346457 11.703911 12.817366  9.691023 10.058568 
dram[1]: 10.423964  8.978724 12.258064 13.581699 13.315789 13.897959 14.125875 13.436241 15.620300 15.130112 14.164384 17.020576 12.312684 13.932039  8.990273  9.334000 
dram[2]:  9.980892  9.936575 11.959420 12.659575 13.698997 13.339934 15.187739 14.735294 15.312267 15.386364 14.103093 16.939272 12.436417 12.430233 10.194748  9.023438 
dram[3]:  8.986512  9.098837 12.064516 12.875776 12.827586 12.984026 14.049645 14.317857 13.979591 13.867347 14.279720 15.844697 11.150649 11.697548  9.944445  9.459017 
dram[4]:  8.637200  9.850746 11.965418 12.677018 13.272131 13.438944 13.182724 14.136201 13.839041 13.745705 13.603333 14.530035 11.974576 11.848314  9.507157  9.684989 
dram[5]:  8.902857  9.785263 12.034682 11.783862 13.501661 12.657321 13.229236 14.275362 13.856164 13.777397 13.904762 14.256056 11.440860 12.500000  9.440163  9.404908 
dram[6]:  9.287148  9.062257 11.469101 11.959420 13.225491 12.276277 13.850340 14.362007 14.378947 13.325658 14.787004 14.400000 11.722222 12.081232  9.869379  9.310757 
dram[7]:  9.522634  8.628942 11.838616 12.407186 13.119355 12.585890 13.664430 13.612245 14.103448 13.175324 14.628572 14.893238 12.126437 11.660378  9.233533  9.628337 
dram[8]:  8.355872  9.393146 12.057471 12.518405 13.501661 12.704403 13.698630 14.032028 13.380795 14.221454 14.478873 15.039855 11.912430 12.036723  9.323944  9.589211 
dram[9]:  8.698324  9.895966 11.832386 11.776812 13.314754 12.847134 13.600682 14.500000 13.883562 14.560284 15.062271 14.531468 11.763231 12.548673  8.897486  9.154150 
dram[10]:  8.427788  9.584906 11.773371 12.348349 13.146580 13.570470 13.342193 14.326241 14.542253 14.215278 15.592453 15.577358 11.308901 11.783098  9.366599  9.803419 
dram[11]:  8.286225  9.847494 12.359051 11.916185 13.348684 13.041800 13.635135 14.196491 14.307959 14.350877 15.622642 14.996364 11.167526 11.912181  9.728992  9.054902 
dram[12]:  7.524954  8.745727 10.692537 10.463343 11.725165 11.894737 12.118881 11.326797 12.627660 11.462783 12.119601 12.046980 11.094118 10.173077  8.622407  8.346856 
dram[13]:  9.260606 10.096704 12.643963 12.558642 13.241042 13.465798 13.898954 13.542373 15.211896 12.977635 14.629371 13.642385 12.203390 12.310145  9.514286  9.046783 
dram[14]:  8.502752 10.015218 12.130564 12.000000 13.828767 13.442997 13.909408 14.167248 14.370107 13.205212 14.531468 14.361111 11.191099 11.853994  9.835759  9.720589 
dram[15]:  8.864244 10.249443 12.509147 11.950725 13.533334 13.341935 14.438848 14.439716 14.673913 13.571906 13.963087 14.116041 11.988795 12.399426  9.698771  9.863540 
dram[16]:  9.046602  9.806034 13.034591 13.116719 12.824841 13.316129 14.537635 14.352313 14.426574 14.024221 15.136029 14.200692 12.714705 12.747747 10.189427  9.453798 
dram[17]:  9.714876 11.012107 13.018692 13.157232 14.089655 14.397213 14.860294 15.540230 13.784768 14.634409 15.412640 15.364312 12.581395 13.614650  9.661157  9.382413 
dram[18]:  8.390596  9.939131 11.756374 12.809231 13.386139 13.646865 15.097744 14.878229 14.195122 14.188811 15.261992 14.372823 12.107345 12.657817 10.162337  9.349593 
dram[19]:  9.376518  9.827957 11.772079 11.902299 12.865815 13.815436 14.366906 13.664384 13.267101 12.810725 14.586573 14.130584 12.125000 11.555256 10.698630  9.466119 
dram[20]:  9.506123  9.446058 11.771676 12.366366 12.802547 13.670033 13.241611 13.855670 13.009646 13.228013 14.931408 14.190972 12.183381 12.128940  9.726141  9.824786 
dram[21]:  9.389112 10.826191 11.034946 12.359282 12.875400 13.546667 12.983660 13.446667 13.312500 13.044728 14.771428 14.096552 12.090909 12.441521  9.588957  9.991285 
dram[22]:  9.076172 10.623529 11.378830 12.111111 13.403974 14.259649 13.591837 13.302013 13.111842 13.989655 14.747331 14.444445 11.259947 11.701087  9.652719  8.884170 
dram[23]:  9.503067  9.897156 11.609687 11.871795 13.463576 14.093750 13.742268 13.280936 13.395973 13.979310 14.439024 14.545455 11.775000 11.662198 10.556064  9.138889 
dram[24]:  9.910256  9.986814 12.329341 13.383871 12.567902 14.262069 13.901408 13.746528 13.450331 13.142858 14.258503 15.003610 12.360230 12.067988  9.944325  9.013752 
dram[25]:  8.990292 10.724056 11.537815 13.435065 13.109677 15.271376 13.865725 13.597270 13.742373 13.722034 14.013423 14.498258 12.501458 11.524324 10.130435  9.109127 
dram[26]:  9.451220 10.546082 11.317808 12.953125 12.714733 14.076655 14.064057 14.102113 13.262295 13.850847 14.652329 14.311419 12.387096 10.807017  9.335341  9.509316 
dram[27]:  9.001938  9.937094 12.404192 12.238235 12.810126 13.626263 14.106762 13.745705 13.289903 13.683333 14.342657 14.356401 11.818436 10.630542  9.631470  9.991304 
dram[28]:  7.533698  9.251122 10.368272 10.304843 11.309148 11.709150 10.996825 12.195805 11.927869 11.521035 13.021428 12.185431 10.470085 10.135501  8.625523  8.310000 
dram[29]:  8.902299 10.218543 12.301775 11.770774 14.034130 13.128205 13.723184 14.465704 13.969799 12.490798 15.413284 14.950355 12.610779 11.524194  9.548453  9.295409 
dram[30]:  9.526316  9.995643 12.167647 12.298508 13.298701 13.543333 13.396610 13.813793 13.777027 13.232258 15.315985 14.000000 12.255014 11.168394  9.600841  9.497934 
dram[31]:  9.341269  9.398773 12.489426 11.598314 13.771812 13.135484 13.320946 14.140845 14.124567 13.308441 15.838462 14.765343 12.237823 10.873737  9.628151 10.124444 
average row locality = 2155046/181501 = 11.873466
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2328      2368      2300      2332      2384      2368      2276      2248      2304      2324      2336      2320      2336      2320      2384      2400 
dram[1]:      2368      2348      2296      2360      2320      2344      2296      2280      2348      2312      2344      2304      2304      2344      2361      2420 
dram[2]:      2384      2360      2320      2364      2336      2368      2296      2288      2336      2288      2320      2312      2344      2368      2360      2440 
dram[3]:      2344      2344      2296      2332      2332      2376      2280      2280      2320      2296      2300      2304      2328      2372      2352      2417 
dram[4]:      2360      2336      2288      2312      2336      2360      2280      2248      2344      2280      2316      2304      2336      2352      2384      2384 
dram[5]:      2344      2344      2296      2320      2336      2344      2288      2244      2344      2296      2320      2312      2352      2352      2377      2384 
dram[6]:      2344      2352      2316      2328      2344      2368      2296      2280      2332      2288      2320      2320      2320      2352      2376      2392 
dram[7]:      2336      2336      2320      2340      2352      2368      2296      2268      2324      2292      2320      2328      2312      2352      2376      2396 
dram[8]:      2344      2336      2344      2312      2344      2384      2288      2264      2312      2320      2328      2320      2329      2344      2416      2408 
dram[9]:      2320      2336      2312      2288      2328      2368      2272      2264      2312      2316      2320      2308      2328      2332      2376      2392 
dram[10]:      2332      2344      2284      2304      2332      2360      2264      2280      2324      2320      2292      2320      2336      2336      2344      2385 
dram[11]:      2344      2340      2304      2312      2336      2360      2280      2280      2328      2316      2296      2316      2340      2352      2356      2384 
dram[12]:      2328      2368      2288      2336      2348      2384      2280      2288      2320      2312      2308      2320      2352      2352      2401      2368 
dram[13]:      2336      2368      2296      2336      2344      2376      2280      2296      2320      2320      2312      2320      2352      2352      2388      2392 
dram[14]:      2320      2336      2280      2328      2312      2360      2248      2292      2296      2288      2320      2320      2348      2328      2368      2393 
dram[15]:      2312      2328      2280      2328      2328      2360      2264      2296      2300      2292      2320      2320      2344      2336      2376      2376 
dram[16]:      2312      2336      2284      2320      2328      2376      2280      2304      2288      2296      2324      2312      2364      2333      2360      2376 
dram[17]:      2352      2328      2328      2344      2376      2380      2264      2320      2320      2324      2340      2336      2368      2352      2400      2360 
dram[18]:      2348      2336      2360      2332      2368      2392      2272      2336      2296      2324      2344      2344      2368      2352      2417      2360 
dram[19]:      2336      2320      2344      2312      2336      2368      2240      2292      2288      2320      2336      2320      2344      2340      2392      2360 
dram[20]:      2320      2320      2320      2312      2352      2364      2224      2264      2280      2288      2336      2304      2356      2336      2392      2361 
dram[21]:      2320      2312      2328      2320      2352      2368      2228      2252      2280      2296      2336      2304      2352      2352      2392      2360 
dram[22]:      2344      2312      2316      2312      2344      2360      2256      2268      2268      2308      2344      2312      2332      2357      2401      2360 
dram[23]:      2336      2320      2300      2332      2352      2352      2248      2272      2272      2304      2344      2312      2328      2344      2408      2360 
dram[24]:      2344      2336      2328      2320      2368      2376      2252      2292      2272      2316      2344      2324      2344      2336      2400      2360 
dram[25]:      2336      2336      2320      2312      2352      2348      2228      2312      2264      2296      2328      2324      2336      2336      2392      2360 
dram[26]:      2320      2332      2320      2312      2344      2352      2228      2308      2264      2280      2320      2312      2340      2344      2392      2360 
dram[27]:      2328      2336      2320      2320      2336      2352      2236      2288      2280      2284      2333      2320      2336      2344      2392      2360 
dram[28]:      2352      2352      2344      2316      2392      2376      2264      2280      2344      2328      2336      2344      2328      2336      2400      2368 
dram[29]:      2352      2344      2352      2308      2384      2376      2244      2280      2344      2320      2336      2344      2320      2340      2400      2376 
dram[30]:      2368      2348      2328      2292      2384      2360      2224      2268      2328      2312      2312      2304      2328      2336      2388      2392 
dram[31]:      2360      2352      2324      2292      2384      2360      2204      2264      2328      2312      2308      2300      2325      2332      2384      2388 
total dram reads = 1192850
bank skew: 2440/2204 = 1.11
chip skew: 37549/37128 = 1.01
number of total write accesses:
dram[0]:      5733      6009      5081      4840      4758      4814      4839      4689      4931      4840      4942      5026      4906      5223      5398      5312 
dram[1]:      5741      6126      5083      4908      4758      4831      4850      4748      4950      4840      4942      5026      4931      5229      5402      5327 
dram[2]:      6170      6244      4899      4876      4848      4641      4609      4722      4902      4880      4930      5162      5181      5045      5464      5169 
dram[3]:      6164      6192      5010      4935      4848      4674      4655      4752      4918      4899      4930      5181      5189      5072      5498      5208 
dram[4]:      6167      6026      5051      4804      4720      4750      4666      4676      4675      4721      4897      4992      4991      4930      5440      5239 
dram[5]:      6169      6082      5069      4804      4766      4769      4684      4676      4686      4738      4904      4992      5003      4939      5474      5284 
dram[6]:      6099      6073      4789      4920      4675      4762      4896      4773      4834      4880      4930      5134      4990      5210      5336      5461 
dram[7]:      6084      6173      4881      4928      4708      4805      4896      4791      4834      4886      4930      5138      5008      5246      5377      5486 
dram[8]:      6161      6250      5011      4820      4738      4562      4694      4621      4755      4956      4944      5071      4982      5071      5296      5252 
dram[9]:      6207      6184      5033      4847      4774      4596      4698      4622      4789      4956      4962      5110      4989      5084      5337      5287 
dram[10]:      6096      5878      5100      4947      4694      4654      4830      4840      4962      4902      5084      4980      5270      4884      5438      5228 
dram[11]:      6075      5748      5092      5004      4749      4684      4845      4858      4966      4902      5094      4980      5298      4887      5469      5278 
dram[12]:      4925      4858      3882      3727      3624      3731      3580      3573      3757      3716      4033      3862      4023      3841      4369      4316 
dram[13]:      5957      5878      4912      4709      4755      4854      4697      4683      4896      4804      5164      4986      5154      4985      5436      5359 
dram[14]:      6042      6062      4961      4915      4741      4911      4788      4872      4787      4910      5040      5002      5073      5204      5673      5341 
dram[15]:      6075      6085      4959      4910      4754      4932      4812      4874      4804      4910      5054      5002      5101      5210      5664      5363 
dram[16]:      6332      5832      5073      5077      4667      4842      4874      4746      5038      4822      4948      4962      5148      5056      5411      5295 
dram[17]:      6304      5803      5044      5040      4695      4842      4882      4762      5052      4830      4982      4976      5147      5083      5412      5293 
dram[18]:      6095      6015      4870      4976      4666      4781      4816      4672      4898      4806      4920      4907      5074      5152      5431      5345 
dram[19]:      6033      6012      4840      5011      4675      4796      4846      4679      4917      4829      4920      4930      5087      5173      5482      5367 
dram[20]:      6259      5980      4760      4909      4607      4662      4758      4872      4884      4855      4970      4929      5008      5023      5521      5305 
dram[21]:      6270      5889      4853      4952      4635      4662      4817      4908      4888      4888      4970      4930      5024      5041      5520      5306 
dram[22]:      6167      5804      4833      5012      4722      4686      4810      4662      4726      4819      4952      5170      5029      5111      5287      5349 
dram[23]:      6169      5757      4821      5036      4750      4695      4839      4674      4734      4820      4952      5170      5033      5180      5292      5331 
dram[24]:      6016      5836      4891      5045      4670      4840      4692      4605      4906      4767      5114      5044      5116      5006      5332      5325 
dram[25]:      5969      5900      4920      4995      4696      4840      4692      4618      4906      4820      5114      5061      5141      5003      5389      5354 
dram[26]:      6133      5908      5004      4990      4740      4644      4754      4708      4890      5032      4852      5046      4971      5110      5381      5288 
dram[27]:      6168      5923      5006      4990      4740      4663      4764      4749      4937      5071      4856      5060      5005      5131      5421      5316 
dram[28]:      4985      4903      3879      3873      3598      3688      3628      3636      3926      3706      3918      4035      3838      3873      4279      4441 
dram[29]:      6086      6017      4907      4919      4742      4774      4743      4743      5048      4814      5046      5172      4996      5008      5351      5460 
dram[30]:      6131      5868      4978      4969      4726      4670      4752      4814      4814      4926      4960      4920      5116      5117      5195      5295 
dram[31]:      6121      6054      4973      4983      4746      4690      4784      4846      4824      4923      4967      4937      5120      5119      5252      5246 
total dram writes = 2576149
bank skew: 6332/3573 = 1.77
chip skew: 82509/63817 = 1.29
average mf latency per bank:
dram[0]:      10853     10419      3052      3090      3073      3059      3198      3321      3081      3080      3086      2973      3241      3037      3543      3637
dram[1]:      10788     10461      3176      3219      3179      3216      3316      3422      3220      3274      3284      3125      3497      3215      3665      3814
dram[2]:      10198     10250      3206      3180      3164      3314      3413      3472      3278      3309      3339      3155      3343      3436      3823      3807
dram[3]:      10091     10175      2925      2929      2965      3099      3158      3172      2999      3037      3077      2940      3038      3191      3593      3543
dram[4]:      10290     10469      2970      3000      2999      3076      3162      3159      3182      3232      3095      3064      3167      3161      3650      3679
dram[5]:      10229     10366      2944      2986      2994      3078      3093      3177      3109      3199      3023      2992      3132      3146      3557      3662
dram[6]:      10537     10469      3144      3081      3194      3141      3153      3225      3110      3139      3091      2992      3210      3072      3790      3602
dram[7]:      10492     10360      3128      3049      3130      3118      3110      3222      3086      3121      3064      2994      3197      3094      3614      3637
dram[8]:      10295     10301      3005      3001      3148      3211      3196      3328      3140      3046      3145      3051      3285      3126      3751      3734
dram[9]:      10221     10532      2992      3099      3138      3259      3250      3364      3099      3042      3120      3078      3259      3198      3744      3687
dram[10]:      10508     10789      3092      3147      3239      3291      3225      3317      3086      3165      3105      3090      3149      3297      3652      3764
dram[11]:      10485     10983      3051      3114      3162      3254      3159      3305      3042      3176      3057      3081      3142      3235      3558      3760
dram[12]:      10686     10793      2381      2460      2497      2451      2589      2643      2442      2576      2351      2393      2507      2555      3084      3164
dram[13]:      10771     11001      3160      3145      3129      3224      3209      3462      3109      3412      2999      3117      3103      3245      3770      3836
dram[14]:      10653     10379      3206      3057      3240      3069      3317      3151      3202      3082      3060      3010      3196      3135      3587      3695
dram[15]:      10514     10329      3133      3031      3202      3005      3249      3071      3131      2992      2991      2945      3158      3031      3563      3620
dram[16]:      10201     10680      3060      2949      3180      3065      3176      3179      3017      3103      3066      3062      3140      3128      3625      3602
dram[17]:      10142     10958      3152      3153      3241      3219      3295      3382      3138      3296      3203      3181      3344      3298      3678      3855
dram[18]:      10471     10780      3237      3296      3304      3271      3340      3422      3319      3403      3160      3364      3285      3408      3679      3887
dram[19]:      10283     10491      2952      3010      3011      3043      3085      3161      3041      3138      2961      3134      2979      3159      3464      3534
dram[20]:      10151     10498      3105      2901      3126      3053      3197      3101      3084      3111      2923      3008      3124      3179      3522      3576
dram[21]:      10155     10537      3076      2888      3106      3062      3163      3048      3072      3098      2949      3007      3102      3118      3550      3609
dram[22]:      10212     10712      3113      2919      3078      3116      3141      3234      3154      3158      2934      2885      3123      3030      3630      3652
dram[23]:      10296     10890      3137      2934      3121      3177      3186      3290      3176      3159      3003      2933      3180      3250      3703      3729
dram[24]:      10501     10805      3102      2931      3193      3138      3221      3322      3085      3217      2917      2993      3166      3308      3588      3756
dram[25]:      10579     10833      3093      3002      3184      3132      3247      3325      3075      3247      2894      3019      3129      3323      3646      3714
dram[26]:      10583     10835      3198      3034      3225      3209      3329      3386      3249      3129      3072      3017      3230      3315      3728      3679
dram[27]:      10445     10792      3163      3047      3180      3209      3257      3345      3172      3091      3052      3025      3163      3252      3680      3683
dram[28]:      10695     10660      2418      2348      2529      2449      2605      2539      2455      2528      2395      2332      2670      2677      3079      3130
dram[29]:      10755     10805      3061      3098      3188      3132      3325      3265      2999      3212      3039      3022      3347      3348      3763      3803
dram[30]:      10450     10821      3095      3061      3158      3148      3343      3223      3174      3189      3062      3057      3115      3240      3760      3780
dram[31]:      10379     10471      3084      2947      3070      3109      3284      3196      3105      3118      2982      3020      3040      3234      3665      3677
maximum mf latency per bank:
dram[0]:       7203      7210      9986     10198     10276     10281     10293     10303     10308     10353     10312     10314      8076      8418      8088      8366
dram[1]:       6811      6815      9428      9427     10274     10277     10293     10297     10307     10362     10311     10312      9981      9483      8279      8668
dram[2]:       6944      6948      9302      9303     10277     10283     10293     10302     10313     10360     10317     10318     10127      9786      9306      9763
dram[3]:       6369      6373      8101      8099     10274     10277     10293     10297     10308     10363     10311     10312      9428      9957      9359      9968
dram[4]:       8644      8648      8668      8672      9330      9796      9588      9946      9656     10181      9701     10240      9684      9163      7215      7621
dram[5]:       8512      8516      9170      9171      9459      9930      9668     10026      9744     10224      9762     10247      9106      8821      7385      7758
dram[6]:       9968      9976      9990      9997     10048     10189     10066     10201     10109     10297     10151     10215      9242      8696      7251      7439
dram[7]:       9840      9844     10283     10284     10299     10306     10316     10360     10305     10306     10164     10240      9831      9458      7174      7600
dram[8]:       9700      9707     10281     10285     10296     10303     10316     10357     10302     10331     10194     10260     10012      9594      7548      7736
dram[9]:       9575      9579     10088      9750     10149     10266     10223     10278     10190     10298     10214     10302      8079      7910      7584      8000
dram[10]:       7850      7857     10306      9855     10254     10004     10373     10160     10630     10284     10015     10298      8266      7883      7455      7456
dram[11]:       8934      8938     10277     10178     10294     10198     10295     10311     10278     10246      9815     10216      7845      7669      8912      8913
dram[12]:       8802      8806     10274     10201     10292     10281     10299     10315     10308     10353     10312     10314      9212      9467      9237      9602
dram[13]:       8403      8407     10273     10230     10291     10276     10301     10355     10310     10349     10313     10315      9344      9585      9369      9741
dram[14]:       8271      8275     10280     10255     10292     10275     10302     10362     10306     10318     10277     10279      8277      8659      8383      8925
dram[15]:       7342      7346     10152      9883     10177     10091     10218     10185     10204     10181     10146     10147      8378      8778      8507      9095
dram[16]:       7210      7214     10278      9989     10276     10281     10293     10303     10308     10353     10312     10314      7906      8384      7995      8401
dram[17]:       6811      6815      9428      9427     10273     10276     10292     10296     10306     10361     10310     10311      9959      9499      8339      8557
dram[18]:       6944      6948      9302      9303     10277     10283     10293     10302     10313     10360     10317     10318     10087      9675      9323      9734
dram[19]:       6369      6373      8101      8099     10274     10277     10293     10297     10308     10363     10311     10312      9525      9955      9353      9915
dram[20]:       8644      8648      8668      8672      9319      9703      9588      9963      9703     10253      9710     10355      9544      9364      7166      7690
dram[21]:       8512      8516      9170      9171      9450      9840      9671      9980      9730     10233      9748     10282      8980      8818      7243      7781
dram[22]:       9968      9976      9990      9997     10048     10202     10066     10201     10109     10297     10151     10220      9095      8667      7032      7752
dram[23]:       9840      9844     10283     10284     10299     10306     10316     10360     10305     10306     10164     10240      9998      9472      7136      7758
dram[24]:       9700      9707     10281     10285     10296     10303     10316     10357     10302     10330     10193     10259     10076      9605      7608      7500
dram[25]:       9575      9579     10059      9750     10135     10265     10196     10277     10189     10297     10213     10301      8046      7952      7645      7862
dram[26]:       7850      7857     10260      9855     10224      9982     10400     10147     10620     10319     10083     10291      8173      7654      7455      7456
dram[27]:       8934      8938     10277     10178     10294     10198     10295     10311     10278     10246      9831     10156      8144      7536      8912      8913
dram[28]:       8802      8806     10276     10201     10291     10280     10304     10311     10307     10346     10308     10311      9454      9257      9725      9240
dram[29]:       8403      8407     10273     10230     10291     10274     10302     10356     10306     10342     10308     10311      9576      9349      9842      9369
dram[30]:       8271      8275     10280     10255     10292     10275     10302     10362     10306     10310     10274     10277      8667      8292      9004      8338
dram[31]:       7342      7346     10153      9914     10186     10090     10221     10200     10204     10174     10141     10143      8716      8406      9040      8453
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294988 n_act=5553 n_pre=5537 n_ref_event=0 n_req=67820 n_rd=37328 n_rd_L2_A=0 n_write=0 n_wr_bk=81341 bw_util=0.2817
n_activity=283067 dram_eff=0.4192
bk0: 2328a 391936i bk1: 2368a 387956i bk2: 2300a 395236i bk3: 2332a 396146i bk4: 2384a 396035i bk5: 2368a 396747i bk6: 2276a 397028i bk7: 2248a 397203i bk8: 2304a 396591i bk9: 2324a 396930i bk10: 2336a 397724i bk11: 2320a 397998i bk12: 2336a 394687i bk13: 2320a 395459i bk14: 2384a 388131i bk15: 2400a 388589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918122
Row_Buffer_Locality_read = 0.932812
Row_Buffer_Locality_write = 0.900138
Bank_Level_Parallism = 1.929835
Bank_Level_Parallism_Col = 1.783206
Bank_Level_Parallism_Ready = 1.156106
write_to_read_ratio_blp_rw_average = 0.623551
GrpLevelPara = 1.571971 

BW Util details:
bwutil = 0.281734 
total_CMD = 421209 
util_bw = 118669 
Wasted_Col = 113709 
Wasted_Row = 22964 
Idle = 165867 

BW Util Bottlenecks: 
RCDc_limit = 20088 
RCDWRc_limit = 18990 
WTRc_limit = 34342 
RTWc_limit = 40815 
CCDLc_limit = 78478 
rwq = 0 
CCDLc_limit_alone = 70171 
WTRc_limit_alone = 29238 
RTWc_limit_alone = 37612 

Commands details: 
total_CMD = 421209 
n_nop = 294988 
Read = 37328 
Write = 0 
L2_Alloc = 0 
L2_WB = 81341 
n_act = 5553 
n_pre = 5537 
n_ref = 0 
n_req = 67820 
total_req = 118669 

Dual Bus Interface Util: 
issued_total_row = 11090 
issued_total_col = 118669 
Row_Bus_Util =  0.026329 
CoL_Bus_Util = 0.281734 
Either_Row_CoL_Bus_Util = 0.299664 
Issued_on_Two_Bus_Simul_Util = 0.008400 
issued_two_Eff = 0.028030 
queue_avg = 4.182698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.1827
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294708 n_act=5512 n_pre=5496 n_ref_event=0 n_req=67944 n_rd=37349 n_rd_L2_A=0 n_write=0 n_wr_bk=81692 bw_util=0.2826
n_activity=283188 dram_eff=0.4204
bk0: 2368a 391083i bk1: 2348a 386102i bk2: 2296a 394776i bk3: 2360a 395538i bk4: 2320a 396700i bk5: 2344a 397712i bk6: 2296a 397629i bk7: 2280a 396699i bk8: 2348a 396566i bk9: 2312a 397848i bk10: 2344a 396874i bk11: 2304a 397995i bk12: 2304a 394772i bk13: 2344a 395478i bk14: 2361a 387532i bk15: 2420a 387680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918874
Row_Buffer_Locality_read = 0.933626
Row_Buffer_Locality_write = 0.900866
Bank_Level_Parallism = 1.945840
Bank_Level_Parallism_Col = 1.796479
Bank_Level_Parallism_Ready = 1.164154
write_to_read_ratio_blp_rw_average = 0.637788
GrpLevelPara = 1.570357 

BW Util details:
bwutil = 0.282617 
total_CMD = 421209 
util_bw = 119041 
Wasted_Col = 113694 
Wasted_Row = 22324 
Idle = 166150 

BW Util Bottlenecks: 
RCDc_limit = 19451 
RCDWRc_limit = 18761 
WTRc_limit = 32922 
RTWc_limit = 43965 
CCDLc_limit = 78370 
rwq = 0 
CCDLc_limit_alone = 69532 
WTRc_limit_alone = 27656 
RTWc_limit_alone = 40393 

Commands details: 
total_CMD = 421209 
n_nop = 294708 
Read = 37349 
Write = 0 
L2_Alloc = 0 
L2_WB = 81692 
n_act = 5512 
n_pre = 5496 
n_ref = 0 
n_req = 67944 
total_req = 119041 

Dual Bus Interface Util: 
issued_total_row = 11008 
issued_total_col = 119041 
Row_Bus_Util =  0.026134 
CoL_Bus_Util = 0.282617 
Either_Row_CoL_Bus_Util = 0.300328 
Issued_on_Two_Bus_Simul_Util = 0.008423 
issued_two_Eff = 0.028047 
queue_avg = 4.182413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18241
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294687 n_act=5483 n_pre=5467 n_ref_event=0 n_req=68129 n_rd=37484 n_rd_L2_A=0 n_write=0 n_wr_bk=81742 bw_util=0.2831
n_activity=282975 dram_eff=0.4213
bk0: 2384a 387808i bk1: 2360a 387588i bk2: 2320a 395641i bk3: 2364a 395511i bk4: 2336a 396624i bk5: 2368a 396081i bk6: 2296a 397296i bk7: 2288a 397788i bk8: 2336a 397561i bk9: 2288a 398619i bk10: 2320a 397635i bk11: 2312a 398872i bk12: 2344a 394512i bk13: 2368a 394814i bk14: 2360a 388210i bk15: 2440a 388050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919520
Row_Buffer_Locality_read = 0.933438
Row_Buffer_Locality_write = 0.902496
Bank_Level_Parallism = 1.946624
Bank_Level_Parallism_Col = 1.798318
Bank_Level_Parallism_Ready = 1.174861
write_to_read_ratio_blp_rw_average = 0.636232
GrpLevelPara = 1.571750 

BW Util details:
bwutil = 0.283057 
total_CMD = 421209 
util_bw = 119226 
Wasted_Col = 112677 
Wasted_Row = 22313 
Idle = 166993 

BW Util Bottlenecks: 
RCDc_limit = 19477 
RCDWRc_limit = 18300 
WTRc_limit = 32652 
RTWc_limit = 42625 
CCDLc_limit = 78351 
rwq = 0 
CCDLc_limit_alone = 69938 
WTRc_limit_alone = 28007 
RTWc_limit_alone = 38857 

Commands details: 
total_CMD = 421209 
n_nop = 294687 
Read = 37484 
Write = 0 
L2_Alloc = 0 
L2_WB = 81742 
n_act = 5483 
n_pre = 5467 
n_ref = 0 
n_req = 68129 
total_req = 119226 

Dual Bus Interface Util: 
issued_total_row = 10950 
issued_total_col = 119226 
Row_Bus_Util =  0.025997 
CoL_Bus_Util = 0.283057 
Either_Row_CoL_Bus_Util = 0.300378 
Issued_on_Two_Bus_Simul_Util = 0.008675 
issued_two_Eff = 0.028880 
queue_avg = 4.269797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2698
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294125 n_act=5738 n_pre=5722 n_ref_event=0 n_req=68056 n_rd=37273 n_rd_L2_A=0 n_write=0 n_wr_bk=82125 bw_util=0.2835
n_activity=285077 dram_eff=0.4188
bk0: 2344a 386183i bk1: 2344a 387313i bk2: 2296a 395954i bk3: 2332a 394335i bk4: 2332a 396789i bk5: 2376a 396092i bk6: 2280a 397568i bk7: 2280a 397991i bk8: 2320a 396336i bk9: 2296a 396738i bk10: 2300a 397669i bk11: 2304a 398090i bk12: 2328a 393194i bk13: 2372a 393806i bk14: 2352a 388861i bk15: 2417a 387981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915687
Row_Buffer_Locality_read = 0.931720
Row_Buffer_Locality_write = 0.896274
Bank_Level_Parallism = 1.957904
Bank_Level_Parallism_Col = 1.805830
Bank_Level_Parallism_Ready = 1.178278
write_to_read_ratio_blp_rw_average = 0.637557
GrpLevelPara = 1.586189 

BW Util details:
bwutil = 0.283465 
total_CMD = 421209 
util_bw = 119398 
Wasted_Col = 113631 
Wasted_Row = 23623 
Idle = 164557 

BW Util Bottlenecks: 
RCDc_limit = 20003 
RCDWRc_limit = 19680 
WTRc_limit = 32597 
RTWc_limit = 44127 
CCDLc_limit = 77666 
rwq = 0 
CCDLc_limit_alone = 68969 
WTRc_limit_alone = 27480 
RTWc_limit_alone = 40547 

Commands details: 
total_CMD = 421209 
n_nop = 294125 
Read = 37273 
Write = 0 
L2_Alloc = 0 
L2_WB = 82125 
n_act = 5738 
n_pre = 5722 
n_ref = 0 
n_req = 68056 
total_req = 119398 

Dual Bus Interface Util: 
issued_total_row = 11460 
issued_total_col = 119398 
Row_Bus_Util =  0.027207 
CoL_Bus_Util = 0.283465 
Either_Row_CoL_Bus_Util = 0.301712 
Issued_on_Two_Bus_Simul_Util = 0.008960 
issued_two_Eff = 0.029697 
queue_avg = 4.322754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32275
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=295520 n_act=5707 n_pre=5691 n_ref_event=0 n_req=67497 n_rd=37220 n_rd_L2_A=0 n_write=0 n_wr_bk=80745 bw_util=0.2801
n_activity=286264 dram_eff=0.4121
bk0: 2360a 386852i bk1: 2336a 388322i bk2: 2288a 394641i bk3: 2312a 396131i bk4: 2336a 397972i bk5: 2360a 397491i bk6: 2280a 397354i bk7: 2248a 398886i bk8: 2344a 398359i bk9: 2280a 398203i bk10: 2316a 396095i bk11: 2304a 397561i bk12: 2336a 394276i bk13: 2352a 395323i bk14: 2384a 388294i bk15: 2384a 388173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915448
Row_Buffer_Locality_read = 0.930629
Row_Buffer_Locality_write = 0.896786
Bank_Level_Parallism = 1.912349
Bank_Level_Parallism_Col = 1.761157
Bank_Level_Parallism_Ready = 1.161438
write_to_read_ratio_blp_rw_average = 0.629243
GrpLevelPara = 1.548553 

BW Util details:
bwutil = 0.280063 
total_CMD = 421209 
util_bw = 117965 
Wasted_Col = 115923 
Wasted_Row = 23862 
Idle = 163459 

BW Util Bottlenecks: 
RCDc_limit = 20561 
RCDWRc_limit = 19363 
WTRc_limit = 32475 
RTWc_limit = 42002 
CCDLc_limit = 79895 
rwq = 0 
CCDLc_limit_alone = 71911 
WTRc_limit_alone = 27887 
RTWc_limit_alone = 38606 

Commands details: 
total_CMD = 421209 
n_nop = 295520 
Read = 37220 
Write = 0 
L2_Alloc = 0 
L2_WB = 80745 
n_act = 5707 
n_pre = 5691 
n_ref = 0 
n_req = 67497 
total_req = 117965 

Dual Bus Interface Util: 
issued_total_row = 11398 
issued_total_col = 117965 
Row_Bus_Util =  0.027060 
CoL_Bus_Util = 0.280063 
Either_Row_CoL_Bus_Util = 0.298401 
Issued_on_Two_Bus_Simul_Util = 0.008723 
issued_two_Eff = 0.029231 
queue_avg = 4.146566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=4.14657
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=295073 n_act=5751 n_pre=5735 n_ref_event=0 n_req=67635 n_rd=37253 n_rd_L2_A=0 n_write=0 n_wr_bk=81039 bw_util=0.2808
n_activity=287341 dram_eff=0.4117
bk0: 2344a 387174i bk1: 2344a 388874i bk2: 2296a 395348i bk3: 2320a 395734i bk4: 2336a 396658i bk5: 2344a 396368i bk6: 2288a 397976i bk7: 2244a 398553i bk8: 2344a 398367i bk9: 2296a 398078i bk10: 2320a 396926i bk11: 2312a 397339i bk12: 2352a 394046i bk13: 2352a 396121i bk14: 2377a 386939i bk15: 2384a 386866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914970
Row_Buffer_Locality_read = 0.930556
Row_Buffer_Locality_write = 0.895859
Bank_Level_Parallism = 1.911744
Bank_Level_Parallism_Col = 1.758186
Bank_Level_Parallism_Ready = 1.162741
write_to_read_ratio_blp_rw_average = 0.635444
GrpLevelPara = 1.550462 

BW Util details:
bwutil = 0.280839 
total_CMD = 421209 
util_bw = 118292 
Wasted_Col = 116785 
Wasted_Row = 24169 
Idle = 161963 

BW Util Bottlenecks: 
RCDc_limit = 20874 
RCDWRc_limit = 19882 
WTRc_limit = 32544 
RTWc_limit = 42848 
CCDLc_limit = 79710 
rwq = 0 
CCDLc_limit_alone = 71820 
WTRc_limit_alone = 28061 
RTWc_limit_alone = 39441 

Commands details: 
total_CMD = 421209 
n_nop = 295073 
Read = 37253 
Write = 0 
L2_Alloc = 0 
L2_WB = 81039 
n_act = 5751 
n_pre = 5735 
n_ref = 0 
n_req = 67635 
total_req = 118292 

Dual Bus Interface Util: 
issued_total_row = 11486 
issued_total_col = 118292 
Row_Bus_Util =  0.027269 
CoL_Bus_Util = 0.280839 
Either_Row_CoL_Bus_Util = 0.299462 
Issued_on_Two_Bus_Simul_Util = 0.008647 
issued_two_Eff = 0.028874 
queue_avg = 4.169911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=4.16991
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294305 n_act=5767 n_pre=5751 n_ref_event=0 n_req=67943 n_rd=37328 n_rd_L2_A=0 n_write=0 n_wr_bk=81762 bw_util=0.2827
n_activity=286223 dram_eff=0.4161
bk0: 2344a 387172i bk1: 2352a 387812i bk2: 2316a 395637i bk3: 2328a 394619i bk4: 2344a 397147i bk5: 2368a 395680i bk6: 2296a 398110i bk7: 2280a 397033i bk8: 2332a 398207i bk9: 2288a 397175i bk10: 2320a 397560i bk11: 2320a 397337i bk12: 2320a 394692i bk13: 2352a 395189i bk14: 2376a 388895i bk15: 2392a 388662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915120
Row_Buffer_Locality_read = 0.930615
Row_Buffer_Locality_write = 0.896227
Bank_Level_Parallism = 1.924786
Bank_Level_Parallism_Col = 1.763737
Bank_Level_Parallism_Ready = 1.161810
write_to_read_ratio_blp_rw_average = 0.631746
GrpLevelPara = 1.549419 

BW Util details:
bwutil = 0.282734 
total_CMD = 421209 
util_bw = 119090 
Wasted_Col = 115182 
Wasted_Row = 23606 
Idle = 163331 

BW Util Bottlenecks: 
RCDc_limit = 20638 
RCDWRc_limit = 19820 
WTRc_limit = 32698 
RTWc_limit = 41227 
CCDLc_limit = 80055 
rwq = 0 
CCDLc_limit_alone = 71672 
WTRc_limit_alone = 27467 
RTWc_limit_alone = 38075 

Commands details: 
total_CMD = 421209 
n_nop = 294305 
Read = 37328 
Write = 0 
L2_Alloc = 0 
L2_WB = 81762 
n_act = 5767 
n_pre = 5751 
n_ref = 0 
n_req = 67943 
total_req = 119090 

Dual Bus Interface Util: 
issued_total_row = 11518 
issued_total_col = 119090 
Row_Bus_Util =  0.027345 
CoL_Bus_Util = 0.282734 
Either_Row_CoL_Bus_Util = 0.301285 
Issued_on_Two_Bus_Simul_Util = 0.008794 
issued_two_Eff = 0.029187 
queue_avg = 4.331726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.33173
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=293794 n_act=5800 n_pre=5784 n_ref_event=0 n_req=68065 n_rd=37316 n_rd_L2_A=0 n_write=0 n_wr_bk=82171 bw_util=0.2837
n_activity=287341 dram_eff=0.4158
bk0: 2336a 389216i bk1: 2336a 386997i bk2: 2320a 394919i bk3: 2340a 395048i bk4: 2352a 397324i bk5: 2368a 395581i bk6: 2296a 397289i bk7: 2268a 397400i bk8: 2324a 398237i bk9: 2292a 396894i bk10: 2320a 397304i bk11: 2328a 397681i bk12: 2312a 395926i bk13: 2352a 394499i bk14: 2376a 387546i bk15: 2396a 387324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914787
Row_Buffer_Locality_read = 0.929762
Row_Buffer_Locality_write = 0.896615
Bank_Level_Parallism = 1.917463
Bank_Level_Parallism_Col = 1.761668
Bank_Level_Parallism_Ready = 1.162101
write_to_read_ratio_blp_rw_average = 0.634705
GrpLevelPara = 1.546157 

BW Util details:
bwutil = 0.283676 
total_CMD = 421209 
util_bw = 119487 
Wasted_Col = 116292 
Wasted_Row = 24056 
Idle = 161374 

BW Util Bottlenecks: 
RCDc_limit = 20714 
RCDWRc_limit = 19809 
WTRc_limit = 32597 
RTWc_limit = 42154 
CCDLc_limit = 80439 
rwq = 0 
CCDLc_limit_alone = 71777 
WTRc_limit_alone = 27097 
RTWc_limit_alone = 38992 

Commands details: 
total_CMD = 421209 
n_nop = 293794 
Read = 37316 
Write = 0 
L2_Alloc = 0 
L2_WB = 82171 
n_act = 5800 
n_pre = 5784 
n_ref = 0 
n_req = 68065 
total_req = 119487 

Dual Bus Interface Util: 
issued_total_row = 11584 
issued_total_col = 119487 
Row_Bus_Util =  0.027502 
CoL_Bus_Util = 0.283676 
Either_Row_CoL_Bus_Util = 0.302498 
Issued_on_Two_Bus_Simul_Util = 0.008680 
issued_two_Eff = 0.028694 
queue_avg = 4.299998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294856 n_act=5762 n_pre=5746 n_ref_event=0 n_req=67827 n_rd=37393 n_rd_L2_A=0 n_write=0 n_wr_bk=81184 bw_util=0.2815
n_activity=286497 dram_eff=0.4139
bk0: 2344a 386750i bk1: 2336a 388053i bk2: 2344a 395324i bk3: 2312a 396448i bk4: 2344a 397358i bk5: 2384a 397132i bk6: 2288a 397142i bk7: 2264a 397352i bk8: 2312a 397608i bk9: 2320a 396867i bk10: 2328a 396735i bk11: 2320a 397196i bk12: 2329a 395588i bk13: 2344a 394392i bk14: 2416a 388494i bk15: 2408a 389369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915049
Row_Buffer_Locality_read = 0.930709
Row_Buffer_Locality_write = 0.895807
Bank_Level_Parallism = 1.923949
Bank_Level_Parallism_Col = 1.771097
Bank_Level_Parallism_Ready = 1.156093
write_to_read_ratio_blp_rw_average = 0.626676
GrpLevelPara = 1.554073 

BW Util details:
bwutil = 0.281516 
total_CMD = 421209 
util_bw = 118577 
Wasted_Col = 114980 
Wasted_Row = 23915 
Idle = 163737 

BW Util Bottlenecks: 
RCDc_limit = 20451 
RCDWRc_limit = 19708 
WTRc_limit = 34300 
RTWc_limit = 39940 
CCDLc_limit = 79892 
rwq = 0 
CCDLc_limit_alone = 71390 
WTRc_limit_alone = 28968 
RTWc_limit_alone = 36770 

Commands details: 
total_CMD = 421209 
n_nop = 294856 
Read = 37393 
Write = 0 
L2_Alloc = 0 
L2_WB = 81184 
n_act = 5762 
n_pre = 5746 
n_ref = 0 
n_req = 67827 
total_req = 118577 

Dual Bus Interface Util: 
issued_total_row = 11508 
issued_total_col = 118577 
Row_Bus_Util =  0.027321 
CoL_Bus_Util = 0.281516 
Either_Row_CoL_Bus_Util = 0.299977 
Issued_on_Two_Bus_Simul_Util = 0.008860 
issued_two_Eff = 0.029536 
queue_avg = 4.179588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.17959
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294822 n_act=5743 n_pre=5727 n_ref_event=0 n_req=67721 n_rd=37172 n_rd_L2_A=0 n_write=0 n_wr_bk=81475 bw_util=0.2817
n_activity=285407 dram_eff=0.4157
bk0: 2320a 386911i bk1: 2336a 388267i bk2: 2312a 395434i bk3: 2288a 395683i bk4: 2328a 397028i bk5: 2368a 396671i bk6: 2272a 397676i bk7: 2264a 398045i bk8: 2312a 397580i bk9: 2316a 397511i bk10: 2320a 397591i bk11: 2308a 397863i bk12: 2328a 394994i bk13: 2332a 395097i bk14: 2376a 387838i bk15: 2392a 387727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915196
Row_Buffer_Locality_read = 0.931534
Row_Buffer_Locality_write = 0.895316
Bank_Level_Parallism = 1.921543
Bank_Level_Parallism_Col = 1.763171
Bank_Level_Parallism_Ready = 1.166494
write_to_read_ratio_blp_rw_average = 0.640125
GrpLevelPara = 1.550660 

BW Util details:
bwutil = 0.281682 
total_CMD = 421209 
util_bw = 118647 
Wasted_Col = 115450 
Wasted_Row = 23586 
Idle = 163526 

BW Util Bottlenecks: 
RCDc_limit = 19945 
RCDWRc_limit = 19866 
WTRc_limit = 31740 
RTWc_limit = 42337 
CCDLc_limit = 79045 
rwq = 0 
CCDLc_limit_alone = 71106 
WTRc_limit_alone = 27033 
RTWc_limit_alone = 39105 

Commands details: 
total_CMD = 421209 
n_nop = 294822 
Read = 37172 
Write = 0 
L2_Alloc = 0 
L2_WB = 81475 
n_act = 5743 
n_pre = 5727 
n_ref = 0 
n_req = 67721 
total_req = 118647 

Dual Bus Interface Util: 
issued_total_row = 11470 
issued_total_col = 118647 
Row_Bus_Util =  0.027231 
CoL_Bus_Util = 0.281682 
Either_Row_CoL_Bus_Util = 0.300058 
Issued_on_Two_Bus_Simul_Util = 0.008855 
issued_two_Eff = 0.029513 
queue_avg = 4.202161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20216
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294647 n_act=5696 n_pre=5680 n_ref_event=0 n_req=67760 n_rd=37157 n_rd_L2_A=0 n_write=0 n_wr_bk=81787 bw_util=0.2824
n_activity=285387 dram_eff=0.4168
bk0: 2332a 385634i bk1: 2344a 390254i bk2: 2284a 395317i bk3: 2304a 394192i bk4: 2332a 396483i bk5: 2360a 397089i bk6: 2264a 396281i bk7: 2280a 397834i bk8: 2324a 396514i bk9: 2320a 397530i bk10: 2292a 398629i bk11: 2320a 398438i bk12: 2336a 394039i bk13: 2336a 394859i bk14: 2344a 388364i bk15: 2385a 389605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915939
Row_Buffer_Locality_read = 0.931022
Row_Buffer_Locality_write = 0.897624
Bank_Level_Parallism = 1.931718
Bank_Level_Parallism_Col = 1.774430
Bank_Level_Parallism_Ready = 1.171736
write_to_read_ratio_blp_rw_average = 0.639200
GrpLevelPara = 1.548294 

BW Util details:
bwutil = 0.282387 
total_CMD = 421209 
util_bw = 118944 
Wasted_Col = 114466 
Wasted_Row = 23378 
Idle = 164421 

BW Util Bottlenecks: 
RCDc_limit = 19848 
RCDWRc_limit = 19456 
WTRc_limit = 33108 
RTWc_limit = 40585 
CCDLc_limit = 80395 
rwq = 0 
CCDLc_limit_alone = 71663 
WTRc_limit_alone = 27832 
RTWc_limit_alone = 37129 

Commands details: 
total_CMD = 421209 
n_nop = 294647 
Read = 37157 
Write = 0 
L2_Alloc = 0 
L2_WB = 81787 
n_act = 5696 
n_pre = 5680 
n_ref = 0 
n_req = 67760 
total_req = 118944 

Dual Bus Interface Util: 
issued_total_row = 11376 
issued_total_col = 118944 
Row_Bus_Util =  0.027008 
CoL_Bus_Util = 0.282387 
Either_Row_CoL_Bus_Util = 0.300473 
Issued_on_Two_Bus_Simul_Util = 0.008922 
issued_two_Eff = 0.029693 
queue_avg = 4.347478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.34748
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294432 n_act=5738 n_pre=5722 n_ref_event=0 n_req=67912 n_rd=37244 n_rd_L2_A=0 n_write=0 n_wr_bk=81929 bw_util=0.2829
n_activity=284132 dram_eff=0.4194
bk0: 2344a 385790i bk1: 2340a 390320i bk2: 2304a 395724i bk3: 2312a 394055i bk4: 2336a 397190i bk5: 2360a 396397i bk6: 2280a 396216i bk7: 2280a 397407i bk8: 2328a 397021i bk9: 2316a 397564i bk10: 2296a 397952i bk11: 2316a 398215i bk12: 2340a 393610i bk13: 2352a 395099i bk14: 2356a 387927i bk15: 2384a 387110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915508
Row_Buffer_Locality_read = 0.930485
Row_Buffer_Locality_write = 0.897320
Bank_Level_Parallism = 1.948247
Bank_Level_Parallism_Col = 1.784837
Bank_Level_Parallism_Ready = 1.168318
write_to_read_ratio_blp_rw_average = 0.638288
GrpLevelPara = 1.561079 

BW Util details:
bwutil = 0.282931 
total_CMD = 421209 
util_bw = 119173 
Wasted_Col = 114853 
Wasted_Row = 22440 
Idle = 164743 

BW Util Bottlenecks: 
RCDc_limit = 20094 
RCDWRc_limit = 19420 
WTRc_limit = 33823 
RTWc_limit = 41813 
CCDLc_limit = 80124 
rwq = 0 
CCDLc_limit_alone = 71750 
WTRc_limit_alone = 28731 
RTWc_limit_alone = 38531 

Commands details: 
total_CMD = 421209 
n_nop = 294432 
Read = 37244 
Write = 0 
L2_Alloc = 0 
L2_WB = 81929 
n_act = 5738 
n_pre = 5722 
n_ref = 0 
n_req = 67912 
total_req = 119173 

Dual Bus Interface Util: 
issued_total_row = 11460 
issued_total_col = 119173 
Row_Bus_Util =  0.027207 
CoL_Bus_Util = 0.282931 
Either_Row_CoL_Bus_Util = 0.300984 
Issued_on_Two_Bus_Simul_Util = 0.009155 
issued_two_Eff = 0.030416 
queue_avg = 4.311430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.31143
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=311877 n_act=5752 n_pre=5736 n_ref_event=0 n_req=59490 n_rd=37353 n_rd_L2_A=0 n_write=0 n_wr_bk=63817 bw_util=0.2402
n_activity=263114 dram_eff=0.3845
bk0: 2328a 388735i bk1: 2368a 391250i bk2: 2288a 398241i bk3: 2336a 398070i bk4: 2348a 398862i bk5: 2384a 399351i bk6: 2280a 399684i bk7: 2288a 399392i bk8: 2320a 400160i bk9: 2312a 399078i bk10: 2308a 399531i bk11: 2320a 399367i bk12: 2352a 397745i bk13: 2352a 397707i bk14: 2401a 390945i bk15: 2368a 390354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903311
Row_Buffer_Locality_read = 0.930153
Row_Buffer_Locality_write = 0.858020
Bank_Level_Parallism = 1.938442
Bank_Level_Parallism_Col = 1.764012
Bank_Level_Parallism_Ready = 1.158268
write_to_read_ratio_blp_rw_average = 0.614816
GrpLevelPara = 1.542599 

BW Util details:
bwutil = 0.240190 
total_CMD = 421209 
util_bw = 101170 
Wasted_Col = 107366 
Wasted_Row = 23796 
Idle = 188877 

BW Util Bottlenecks: 
RCDc_limit = 21324 
RCDWRc_limit = 19998 
WTRc_limit = 27162 
RTWc_limit = 46984 
CCDLc_limit = 69287 
rwq = 0 
CCDLc_limit_alone = 61122 
WTRc_limit_alone = 22940 
RTWc_limit_alone = 43041 

Commands details: 
total_CMD = 421209 
n_nop = 311877 
Read = 37353 
Write = 0 
L2_Alloc = 0 
L2_WB = 63817 
n_act = 5752 
n_pre = 5736 
n_ref = 0 
n_req = 59490 
total_req = 101170 

Dual Bus Interface Util: 
issued_total_row = 11488 
issued_total_col = 101170 
Row_Bus_Util =  0.027274 
CoL_Bus_Util = 0.240190 
Either_Row_CoL_Bus_Util = 0.259567 
Issued_on_Two_Bus_Simul_Util = 0.007896 
issued_two_Eff = 0.030421 
queue_avg = 3.385811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=3.38581
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=295096 n_act=5665 n_pre=5649 n_ref_event=0 n_req=67842 n_rd=37388 n_rd_L2_A=0 n_write=0 n_wr_bk=81229 bw_util=0.2816
n_activity=283533 dram_eff=0.4184
bk0: 2336a 387881i bk1: 2368a 389200i bk2: 2296a 396273i bk3: 2336a 395278i bk4: 2344a 396411i bk5: 2376a 396307i bk6: 2280a 397489i bk7: 2296a 397066i bk8: 2320a 396950i bk9: 2320a 396295i bk10: 2312a 396428i bk11: 2320a 395884i bk12: 2352a 393561i bk13: 2352a 394379i bk14: 2388a 387828i bk15: 2392a 385871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916497
Row_Buffer_Locality_read = 0.932866
Row_Buffer_Locality_write = 0.896401
Bank_Level_Parallism = 1.968721
Bank_Level_Parallism_Col = 1.810213
Bank_Level_Parallism_Ready = 1.179325
write_to_read_ratio_blp_rw_average = 0.630683
GrpLevelPara = 1.574619 

BW Util details:
bwutil = 0.281611 
total_CMD = 421209 
util_bw = 118617 
Wasted_Col = 114861 
Wasted_Row = 22569 
Idle = 165162 

BW Util Bottlenecks: 
RCDc_limit = 19701 
RCDWRc_limit = 19550 
WTRc_limit = 34581 
RTWc_limit = 44743 
CCDLc_limit = 79339 
rwq = 0 
CCDLc_limit_alone = 70987 
WTRc_limit_alone = 29494 
RTWc_limit_alone = 41478 

Commands details: 
total_CMD = 421209 
n_nop = 295096 
Read = 37388 
Write = 0 
L2_Alloc = 0 
L2_WB = 81229 
n_act = 5665 
n_pre = 5649 
n_ref = 0 
n_req = 67842 
total_req = 118617 

Dual Bus Interface Util: 
issued_total_row = 11314 
issued_total_col = 118617 
Row_Bus_Util =  0.026861 
CoL_Bus_Util = 0.281611 
Either_Row_CoL_Bus_Util = 0.299407 
Issued_on_Two_Bus_Simul_Util = 0.009064 
issued_two_Eff = 0.030274 
queue_avg = 4.124368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.12437
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294014 n_act=5722 n_pre=5706 n_ref_event=0 n_req=67988 n_rd=37137 n_rd_L2_A=0 n_write=0 n_wr_bk=82322 bw_util=0.2836
n_activity=286318 dram_eff=0.4172
bk0: 2320a 386330i bk1: 2336a 389578i bk2: 2280a 395355i bk3: 2328a 395110i bk4: 2312a 396995i bk5: 2360a 396225i bk6: 2248a 396897i bk7: 2292a 397213i bk8: 2296a 397536i bk9: 2288a 396796i bk10: 2320a 396222i bk11: 2320a 396767i bk12: 2348a 393001i bk13: 2328a 395192i bk14: 2368a 388085i bk15: 2393a 389528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915838
Row_Buffer_Locality_read = 0.931335
Row_Buffer_Locality_write = 0.897183
Bank_Level_Parallism = 1.935579
Bank_Level_Parallism_Col = 1.783885
Bank_Level_Parallism_Ready = 1.163830
write_to_read_ratio_blp_rw_average = 0.636971
GrpLevelPara = 1.562609 

BW Util details:
bwutil = 0.283610 
total_CMD = 421209 
util_bw = 119459 
Wasted_Col = 115726 
Wasted_Row = 23395 
Idle = 162629 

BW Util Bottlenecks: 
RCDc_limit = 19942 
RCDWRc_limit = 19666 
WTRc_limit = 33537 
RTWc_limit = 43233 
CCDLc_limit = 80149 
rwq = 0 
CCDLc_limit_alone = 71865 
WTRc_limit_alone = 28506 
RTWc_limit_alone = 39980 

Commands details: 
total_CMD = 421209 
n_nop = 294014 
Read = 37137 
Write = 0 
L2_Alloc = 0 
L2_WB = 82322 
n_act = 5722 
n_pre = 5706 
n_ref = 0 
n_req = 67988 
total_req = 119459 

Dual Bus Interface Util: 
issued_total_row = 11428 
issued_total_col = 119459 
Row_Bus_Util =  0.027131 
CoL_Bus_Util = 0.283610 
Either_Row_CoL_Bus_Util = 0.301976 
Issued_on_Two_Bus_Simul_Util = 0.008765 
issued_two_Eff = 0.029026 
queue_avg = 4.320962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.32096
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=293979 n_act=5643 n_pre=5627 n_ref_event=0 n_req=68105 n_rd=37160 n_rd_L2_A=0 n_write=0 n_wr_bk=82509 bw_util=0.2841
n_activity=284174 dram_eff=0.4211
bk0: 2312a 387418i bk1: 2328a 390317i bk2: 2280a 395071i bk3: 2328a 394013i bk4: 2328a 396303i bk5: 2360a 396332i bk6: 2264a 396297i bk7: 2296a 396135i bk8: 2300a 397686i bk9: 2292a 397144i bk10: 2320a 396368i bk11: 2320a 397044i bk12: 2344a 393785i bk13: 2336a 394858i bk14: 2376a 388429i bk15: 2376a 388594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917143
Row_Buffer_Locality_read = 0.932051
Row_Buffer_Locality_write = 0.899241
Bank_Level_Parallism = 1.948546
Bank_Level_Parallism_Col = 1.793132
Bank_Level_Parallism_Ready = 1.170128
write_to_read_ratio_blp_rw_average = 0.637646
GrpLevelPara = 1.565996 

BW Util details:
bwutil = 0.284108 
total_CMD = 421209 
util_bw = 119669 
Wasted_Col = 114998 
Wasted_Row = 22784 
Idle = 163758 

BW Util Bottlenecks: 
RCDc_limit = 19789 
RCDWRc_limit = 19144 
WTRc_limit = 33998 
RTWc_limit = 42764 
CCDLc_limit = 80136 
rwq = 0 
CCDLc_limit_alone = 71128 
WTRc_limit_alone = 28372 
RTWc_limit_alone = 39382 

Commands details: 
total_CMD = 421209 
n_nop = 293979 
Read = 37160 
Write = 0 
L2_Alloc = 0 
L2_WB = 82509 
n_act = 5643 
n_pre = 5627 
n_ref = 0 
n_req = 68105 
total_req = 119669 

Dual Bus Interface Util: 
issued_total_row = 11270 
issued_total_col = 119669 
Row_Bus_Util =  0.026756 
CoL_Bus_Util = 0.284108 
Either_Row_CoL_Bus_Util = 0.302059 
Issued_on_Two_Bus_Simul_Util = 0.008806 
issued_two_Eff = 0.029152 
queue_avg = 4.293757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.29376
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294585 n_act=5548 n_pre=5532 n_ref_event=0 n_req=67954 n_rd=37193 n_rd_L2_A=0 n_write=0 n_wr_bk=82123 bw_util=0.2833
n_activity=283753 dram_eff=0.4205
bk0: 2312a 386500i bk1: 2336a 389759i bk2: 2284a 395318i bk3: 2320a 395766i bk4: 2328a 396089i bk5: 2376a 396417i bk6: 2280a 397982i bk7: 2304a 397262i bk8: 2288a 396619i bk9: 2296a 397802i bk10: 2324a 398004i bk11: 2312a 396738i bk12: 2364a 394178i bk13: 2333a 395187i bk14: 2360a 388940i bk15: 2376a 389489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918357
Row_Buffer_Locality_read = 0.933213
Row_Buffer_Locality_write = 0.900393
Bank_Level_Parallism = 1.935296
Bank_Level_Parallism_Col = 1.779503
Bank_Level_Parallism_Ready = 1.171343
write_to_read_ratio_blp_rw_average = 0.637268
GrpLevelPara = 1.558401 

BW Util details:
bwutil = 0.283270 
total_CMD = 421209 
util_bw = 119316 
Wasted_Col = 114363 
Wasted_Row = 22224 
Idle = 165306 

BW Util Bottlenecks: 
RCDc_limit = 19408 
RCDWRc_limit = 18686 
WTRc_limit = 32953 
RTWc_limit = 41977 
CCDLc_limit = 80328 
rwq = 0 
CCDLc_limit_alone = 71988 
WTRc_limit_alone = 28128 
RTWc_limit_alone = 38462 

Commands details: 
total_CMD = 421209 
n_nop = 294585 
Read = 37193 
Write = 0 
L2_Alloc = 0 
L2_WB = 82123 
n_act = 5548 
n_pre = 5532 
n_ref = 0 
n_req = 67954 
total_req = 119316 

Dual Bus Interface Util: 
issued_total_row = 11080 
issued_total_col = 119316 
Row_Bus_Util =  0.026305 
CoL_Bus_Util = 0.283270 
Either_Row_CoL_Bus_Util = 0.300620 
Issued_on_Two_Bus_Simul_Util = 0.008955 
issued_two_Eff = 0.029789 
queue_avg = 4.210406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=4.21041
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294349 n_act=5396 n_pre=5380 n_ref_event=0 n_req=68321 n_rd=37492 n_rd_L2_A=0 n_write=0 n_wr_bk=82147 bw_util=0.284
n_activity=282292 dram_eff=0.4238
bk0: 2352a 387684i bk1: 2328a 389499i bk2: 2328a 395904i bk3: 2344a 394966i bk4: 2376a 396500i bk5: 2380a 397129i bk6: 2264a 398708i bk7: 2320a 397791i bk8: 2320a 395896i bk9: 2324a 397480i bk10: 2340a 397876i bk11: 2336a 397456i bk12: 2368a 393913i bk13: 2352a 395210i bk14: 2400a 387989i bk15: 2360a 387868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921020
Row_Buffer_Locality_read = 0.934333
Row_Buffer_Locality_write = 0.904830
Bank_Level_Parallism = 1.946092
Bank_Level_Parallism_Col = 1.794055
Bank_Level_Parallism_Ready = 1.166852
write_to_read_ratio_blp_rw_average = 0.634799
GrpLevelPara = 1.567816 

BW Util details:
bwutil = 0.284037 
total_CMD = 421209 
util_bw = 119639 
Wasted_Col = 113875 
Wasted_Row = 21251 
Idle = 166444 

BW Util Bottlenecks: 
RCDc_limit = 19152 
RCDWRc_limit = 17898 
WTRc_limit = 34371 
RTWc_limit = 42320 
CCDLc_limit = 79524 
rwq = 0 
CCDLc_limit_alone = 71082 
WTRc_limit_alone = 29381 
RTWc_limit_alone = 38868 

Commands details: 
total_CMD = 421209 
n_nop = 294349 
Read = 37492 
Write = 0 
L2_Alloc = 0 
L2_WB = 82147 
n_act = 5396 
n_pre = 5380 
n_ref = 0 
n_req = 68321 
total_req = 119639 

Dual Bus Interface Util: 
issued_total_row = 10776 
issued_total_col = 119639 
Row_Bus_Util =  0.025583 
CoL_Bus_Util = 0.284037 
Either_Row_CoL_Bus_Util = 0.301181 
Issued_on_Two_Bus_Simul_Util = 0.008440 
issued_two_Eff = 0.028023 
queue_avg = 4.177093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17709
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294782 n_act=5612 n_pre=5596 n_ref_event=0 n_req=68029 n_rd=37549 n_rd_L2_A=0 n_write=0 n_wr_bk=81424 bw_util=0.2825
n_activity=283021 dram_eff=0.4204
bk0: 2348a 385535i bk1: 2336a 389223i bk2: 2360a 394976i bk3: 2332a 395296i bk4: 2368a 395171i bk5: 2392a 396472i bk6: 2272a 398551i bk7: 2336a 397218i bk8: 2296a 397692i bk9: 2324a 397131i bk10: 2344a 398084i bk11: 2344a 397833i bk12: 2368a 393974i bk13: 2352a 394318i bk14: 2417a 388313i bk15: 2360a 389303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917506
Row_Buffer_Locality_read = 0.932408
Row_Buffer_Locality_write = 0.899147
Bank_Level_Parallism = 1.953262
Bank_Level_Parallism_Col = 1.796301
Bank_Level_Parallism_Ready = 1.164735
write_to_read_ratio_blp_rw_average = 0.635244
GrpLevelPara = 1.573308 

BW Util details:
bwutil = 0.282456 
total_CMD = 421209 
util_bw = 118973 
Wasted_Col = 113984 
Wasted_Row = 22146 
Idle = 166106 

BW Util Bottlenecks: 
RCDc_limit = 19787 
RCDWRc_limit = 18876 
WTRc_limit = 34628 
RTWc_limit = 42610 
CCDLc_limit = 78808 
rwq = 0 
CCDLc_limit_alone = 70391 
WTRc_limit_alone = 29481 
RTWc_limit_alone = 39340 

Commands details: 
total_CMD = 421209 
n_nop = 294782 
Read = 37549 
Write = 0 
L2_Alloc = 0 
L2_WB = 81424 
n_act = 5612 
n_pre = 5596 
n_ref = 0 
n_req = 68029 
total_req = 118973 

Dual Bus Interface Util: 
issued_total_row = 11208 
issued_total_col = 118973 
Row_Bus_Util =  0.026609 
CoL_Bus_Util = 0.282456 
Either_Row_CoL_Bus_Util = 0.300153 
Issued_on_Two_Bus_Simul_Util = 0.008912 
issued_two_Eff = 0.029693 
queue_avg = 4.255448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25545
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294720 n_act=5685 n_pre=5669 n_ref_event=0 n_req=67829 n_rd=37248 n_rd_L2_A=0 n_write=0 n_wr_bk=81597 bw_util=0.2822
n_activity=283186 dram_eff=0.4197
bk0: 2336a 387722i bk1: 2320a 389187i bk2: 2344a 394761i bk3: 2312a 394946i bk4: 2336a 395844i bk5: 2368a 396296i bk6: 2240a 398297i bk7: 2292a 396726i bk8: 2288a 396872i bk9: 2320a 396583i bk10: 2336a 397154i bk11: 2320a 397071i bk12: 2344a 393624i bk13: 2340a 394044i bk14: 2392a 390074i bk15: 2360a 387624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916186
Row_Buffer_Locality_read = 0.931701
Row_Buffer_Locality_write = 0.897289
Bank_Level_Parallism = 1.957443
Bank_Level_Parallism_Col = 1.800740
Bank_Level_Parallism_Ready = 1.172393
write_to_read_ratio_blp_rw_average = 0.631348
GrpLevelPara = 1.579504 

BW Util details:
bwutil = 0.282152 
total_CMD = 421209 
util_bw = 118845 
Wasted_Col = 113938 
Wasted_Row = 22830 
Idle = 165596 

BW Util Bottlenecks: 
RCDc_limit = 20106 
RCDWRc_limit = 19365 
WTRc_limit = 33471 
RTWc_limit = 42246 
CCDLc_limit = 78055 
rwq = 0 
CCDLc_limit_alone = 70079 
WTRc_limit_alone = 28972 
RTWc_limit_alone = 38769 

Commands details: 
total_CMD = 421209 
n_nop = 294720 
Read = 37248 
Write = 0 
L2_Alloc = 0 
L2_WB = 81597 
n_act = 5685 
n_pre = 5669 
n_ref = 0 
n_req = 67829 
total_req = 118845 

Dual Bus Interface Util: 
issued_total_row = 11354 
issued_total_col = 118845 
Row_Bus_Util =  0.026956 
CoL_Bus_Util = 0.282152 
Either_Row_CoL_Bus_Util = 0.300300 
Issued_on_Two_Bus_Simul_Util = 0.008808 
issued_two_Eff = 0.029331 
queue_avg = 4.322194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.32219
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294991 n_act=5682 n_pre=5666 n_ref_event=0 n_req=67561 n_rd=37129 n_rd_L2_A=0 n_write=0 n_wr_bk=81302 bw_util=0.2812
n_activity=287004 dram_eff=0.4126
bk0: 2320a 388381i bk1: 2320a 388779i bk2: 2320a 396610i bk3: 2312a 396067i bk4: 2352a 397123i bk5: 2364a 396675i bk6: 2224a 397889i bk7: 2264a 398119i bk8: 2280a 397118i bk9: 2288a 397739i bk10: 2336a 396999i bk11: 2304a 396865i bk12: 2356a 395540i bk13: 2336a 395080i bk14: 2392a 387132i bk15: 2361a 389181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915898
Row_Buffer_Locality_read = 0.930297
Row_Buffer_Locality_write = 0.898331
Bank_Level_Parallism = 1.896255
Bank_Level_Parallism_Col = 1.746457
Bank_Level_Parallism_Ready = 1.158903
write_to_read_ratio_blp_rw_average = 0.633681
GrpLevelPara = 1.543086 

BW Util details:
bwutil = 0.281169 
total_CMD = 421209 
util_bw = 118431 
Wasted_Col = 116612 
Wasted_Row = 24209 
Idle = 161957 

BW Util Bottlenecks: 
RCDc_limit = 20997 
RCDWRc_limit = 19370 
WTRc_limit = 32856 
RTWc_limit = 40840 
CCDLc_limit = 79975 
rwq = 0 
CCDLc_limit_alone = 72044 
WTRc_limit_alone = 28003 
RTWc_limit_alone = 37762 

Commands details: 
total_CMD = 421209 
n_nop = 294991 
Read = 37129 
Write = 0 
L2_Alloc = 0 
L2_WB = 81302 
n_act = 5682 
n_pre = 5666 
n_ref = 0 
n_req = 67561 
total_req = 118431 

Dual Bus Interface Util: 
issued_total_row = 11348 
issued_total_col = 118431 
Row_Bus_Util =  0.026941 
CoL_Bus_Util = 0.281169 
Either_Row_CoL_Bus_Util = 0.299656 
Issued_on_Two_Bus_Simul_Util = 0.008454 
issued_two_Eff = 0.028213 
queue_avg = 4.180661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.18066
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294774 n_act=5670 n_pre=5654 n_ref_event=0 n_req=67678 n_rd=37152 n_rd_L2_A=0 n_write=0 n_wr_bk=81553 bw_util=0.2818
n_activity=286291 dram_eff=0.4146
bk0: 2320a 388251i bk1: 2312a 390571i bk2: 2328a 394920i bk3: 2320a 395446i bk4: 2352a 396830i bk5: 2368a 396344i bk6: 2228a 397470i bk7: 2252a 397391i bk8: 2280a 397260i bk9: 2296a 397327i bk10: 2336a 396986i bk11: 2304a 396472i bk12: 2352a 394397i bk13: 2352a 394791i bk14: 2392a 388184i bk15: 2360a 390264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916221
Row_Buffer_Locality_read = 0.931094
Row_Buffer_Locality_write = 0.898120
Bank_Level_Parallism = 1.912406
Bank_Level_Parallism_Col = 1.758348
Bank_Level_Parallism_Ready = 1.165031
write_to_read_ratio_blp_rw_average = 0.632364
GrpLevelPara = 1.549623 

BW Util details:
bwutil = 0.281820 
total_CMD = 421209 
util_bw = 118705 
Wasted_Col = 116398 
Wasted_Row = 23272 
Idle = 162834 

BW Util Bottlenecks: 
RCDc_limit = 20488 
RCDWRc_limit = 19458 
WTRc_limit = 33243 
RTWc_limit = 40879 
CCDLc_limit = 80053 
rwq = 0 
CCDLc_limit_alone = 72097 
WTRc_limit_alone = 28547 
RTWc_limit_alone = 37619 

Commands details: 
total_CMD = 421209 
n_nop = 294774 
Read = 37152 
Write = 0 
L2_Alloc = 0 
L2_WB = 81553 
n_act = 5670 
n_pre = 5654 
n_ref = 0 
n_req = 67678 
total_req = 118705 

Dual Bus Interface Util: 
issued_total_row = 11324 
issued_total_col = 118705 
Row_Bus_Util =  0.026885 
CoL_Bus_Util = 0.281820 
Either_Row_CoL_Bus_Util = 0.300172 
Issued_on_Two_Bus_Simul_Util = 0.008533 
issued_two_Eff = 0.028426 
queue_avg = 4.234352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.23435
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=295136 n_act=5721 n_pre=5705 n_ref_event=0 n_req=67575 n_rd=37194 n_rd_L2_A=0 n_write=0 n_wr_bk=81139 bw_util=0.2809
n_activity=285526 dram_eff=0.4144
bk0: 2344a 387005i bk1: 2312a 390827i bk2: 2316a 395286i bk3: 2312a 394424i bk4: 2344a 397277i bk5: 2360a 398071i bk6: 2256a 397566i bk7: 2268a 397819i bk8: 2268a 397328i bk9: 2308a 397193i bk10: 2344a 398088i bk11: 2312a 397392i bk12: 2332a 394285i bk13: 2357a 394327i bk14: 2401a 389655i bk15: 2360a 388366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915339
Row_Buffer_Locality_read = 0.930419
Row_Buffer_Locality_write = 0.896876
Bank_Level_Parallism = 1.905605
Bank_Level_Parallism_Col = 1.755110
Bank_Level_Parallism_Ready = 1.156922
write_to_read_ratio_blp_rw_average = 0.632997
GrpLevelPara = 1.542954 

BW Util details:
bwutil = 0.280937 
total_CMD = 421209 
util_bw = 118333 
Wasted_Col = 115862 
Wasted_Row = 23996 
Idle = 163018 

BW Util Bottlenecks: 
RCDc_limit = 20744 
RCDWRc_limit = 19467 
WTRc_limit = 32299 
RTWc_limit = 41808 
CCDLc_limit = 80130 
rwq = 0 
CCDLc_limit_alone = 71753 
WTRc_limit_alone = 27183 
RTWc_limit_alone = 38547 

Commands details: 
total_CMD = 421209 
n_nop = 295136 
Read = 37194 
Write = 0 
L2_Alloc = 0 
L2_WB = 81139 
n_act = 5721 
n_pre = 5705 
n_ref = 0 
n_req = 67575 
total_req = 118333 

Dual Bus Interface Util: 
issued_total_row = 11426 
issued_total_col = 118333 
Row_Bus_Util =  0.027127 
CoL_Bus_Util = 0.280937 
Either_Row_CoL_Bus_Util = 0.299312 
Issued_on_Two_Bus_Simul_Util = 0.008751 
issued_two_Eff = 0.029237 
queue_avg = 4.196776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19678
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=295106 n_act=5663 n_pre=5647 n_ref_event=0 n_req=67665 n_rd=37184 n_rd_L2_A=0 n_write=0 n_wr_bk=81253 bw_util=0.2812
n_activity=285100 dram_eff=0.4154
bk0: 2336a 387555i bk1: 2320a 389184i bk2: 2300a 395631i bk3: 2332a 394900i bk4: 2352a 397100i bk5: 2352a 397139i bk6: 2248a 396573i bk7: 2272a 397878i bk8: 2272a 397773i bk9: 2304a 397066i bk10: 2344a 397274i bk11: 2312a 397183i bk12: 2328a 394738i bk13: 2344a 393612i bk14: 2408a 390648i bk15: 2360a 387922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916308
Row_Buffer_Locality_read = 0.930669
Row_Buffer_Locality_write = 0.898789
Bank_Level_Parallism = 1.923646
Bank_Level_Parallism_Col = 1.774760
Bank_Level_Parallism_Ready = 1.157518
write_to_read_ratio_blp_rw_average = 0.627119
GrpLevelPara = 1.557289 

BW Util details:
bwutil = 0.281183 
total_CMD = 421209 
util_bw = 118437 
Wasted_Col = 114969 
Wasted_Row = 23831 
Idle = 163972 

BW Util Bottlenecks: 
RCDc_limit = 20513 
RCDWRc_limit = 19491 
WTRc_limit = 33618 
RTWc_limit = 41568 
CCDLc_limit = 79565 
rwq = 0 
CCDLc_limit_alone = 70818 
WTRc_limit_alone = 28487 
RTWc_limit_alone = 37952 

Commands details: 
total_CMD = 421209 
n_nop = 295106 
Read = 37184 
Write = 0 
L2_Alloc = 0 
L2_WB = 81253 
n_act = 5663 
n_pre = 5647 
n_ref = 0 
n_req = 67665 
total_req = 118437 

Dual Bus Interface Util: 
issued_total_row = 11310 
issued_total_col = 118437 
Row_Bus_Util =  0.026851 
CoL_Bus_Util = 0.281183 
Either_Row_CoL_Bus_Util = 0.299383 
Issued_on_Two_Bus_Simul_Util = 0.008651 
issued_two_Eff = 0.028897 
queue_avg = 4.247718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24772
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=295154 n_act=5610 n_pre=5594 n_ref_event=0 n_req=67803 n_rd=37312 n_rd_L2_A=0 n_write=0 n_wr_bk=81205 bw_util=0.2814
n_activity=284364 dram_eff=0.4168
bk0: 2344a 388740i bk1: 2336a 388830i bk2: 2328a 396832i bk3: 2320a 396549i bk4: 2368a 396758i bk5: 2376a 396649i bk6: 2252a 397186i bk7: 2292a 398171i bk8: 2272a 397179i bk9: 2316a 397245i bk10: 2344a 397648i bk11: 2324a 397025i bk12: 2344a 394823i bk13: 2336a 394859i bk14: 2400a 387856i bk15: 2360a 387083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917260
Row_Buffer_Locality_read = 0.931443
Row_Buffer_Locality_write = 0.899905
Bank_Level_Parallism = 1.922884
Bank_Level_Parallism_Col = 1.764157
Bank_Level_Parallism_Ready = 1.161960
write_to_read_ratio_blp_rw_average = 0.634050
GrpLevelPara = 1.541277 

BW Util details:
bwutil = 0.281373 
total_CMD = 421209 
util_bw = 118517 
Wasted_Col = 115599 
Wasted_Row = 22641 
Idle = 164452 

BW Util Bottlenecks: 
RCDc_limit = 20045 
RCDWRc_limit = 18992 
WTRc_limit = 32442 
RTWc_limit = 42849 
CCDLc_limit = 80726 
rwq = 0 
CCDLc_limit_alone = 72055 
WTRc_limit_alone = 27270 
RTWc_limit_alone = 39350 

Commands details: 
total_CMD = 421209 
n_nop = 295154 
Read = 37312 
Write = 0 
L2_Alloc = 0 
L2_WB = 81205 
n_act = 5610 
n_pre = 5594 
n_ref = 0 
n_req = 67803 
total_req = 118517 

Dual Bus Interface Util: 
issued_total_row = 11204 
issued_total_col = 118517 
Row_Bus_Util =  0.026600 
CoL_Bus_Util = 0.281373 
Either_Row_CoL_Bus_Util = 0.299269 
Issued_on_Two_Bus_Simul_Util = 0.008704 
issued_two_Eff = 0.029083 
queue_avg = 4.239430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=4.23943
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=295030 n_act=5611 n_pre=5595 n_ref_event=0 n_req=67756 n_rd=37180 n_rd_L2_A=0 n_write=0 n_wr_bk=81418 bw_util=0.2816
n_activity=283356 dram_eff=0.4185
bk0: 2336a 388447i bk1: 2336a 389730i bk2: 2320a 395043i bk3: 2312a 397088i bk4: 2352a 396920i bk5: 2348a 397631i bk6: 2228a 398331i bk7: 2312a 397633i bk8: 2264a 397061i bk9: 2296a 397351i bk10: 2328a 397057i bk11: 2324a 396357i bk12: 2336a 394636i bk13: 2336a 394207i bk14: 2392a 389357i bk15: 2360a 388046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917188
Row_Buffer_Locality_read = 0.931845
Row_Buffer_Locality_write = 0.899366
Bank_Level_Parallism = 1.921527
Bank_Level_Parallism_Col = 1.767910
Bank_Level_Parallism_Ready = 1.158299
write_to_read_ratio_blp_rw_average = 0.635017
GrpLevelPara = 1.548079 

BW Util details:
bwutil = 0.281566 
total_CMD = 421209 
util_bw = 118598 
Wasted_Col = 114241 
Wasted_Row = 23314 
Idle = 165056 

BW Util Bottlenecks: 
RCDc_limit = 20050 
RCDWRc_limit = 18954 
WTRc_limit = 32360 
RTWc_limit = 40803 
CCDLc_limit = 79047 
rwq = 0 
CCDLc_limit_alone = 70858 
WTRc_limit_alone = 27544 
RTWc_limit_alone = 37430 

Commands details: 
total_CMD = 421209 
n_nop = 295030 
Read = 37180 
Write = 0 
L2_Alloc = 0 
L2_WB = 81418 
n_act = 5611 
n_pre = 5595 
n_ref = 0 
n_req = 67756 
total_req = 118598 

Dual Bus Interface Util: 
issued_total_row = 11206 
issued_total_col = 118598 
Row_Bus_Util =  0.026604 
CoL_Bus_Util = 0.281566 
Either_Row_CoL_Bus_Util = 0.299564 
Issued_on_Two_Bus_Simul_Util = 0.008606 
issued_two_Eff = 0.028729 
queue_avg = 4.198984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=4.19898
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=295006 n_act=5671 n_pre=5655 n_ref_event=0 n_req=67689 n_rd=37128 n_rd_L2_A=0 n_write=0 n_wr_bk=81451 bw_util=0.2815
n_activity=283141 dram_eff=0.4188
bk0: 2320a 387759i bk1: 2332a 389200i bk2: 2320a 394063i bk3: 2312a 396084i bk4: 2344a 395746i bk5: 2352a 397389i bk6: 2228a 397734i bk7: 2308a 397273i bk8: 2264a 397354i bk9: 2280a 397254i bk10: 2320a 396007i bk11: 2312a 397913i bk12: 2340a 395252i bk13: 2344a 392358i bk14: 2392a 387977i bk15: 2360a 386890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916220
Row_Buffer_Locality_read = 0.930511
Row_Buffer_Locality_write = 0.898858
Bank_Level_Parallism = 1.953288
Bank_Level_Parallism_Col = 1.798378
Bank_Level_Parallism_Ready = 1.180310
write_to_read_ratio_blp_rw_average = 0.636553
GrpLevelPara = 1.574344 

BW Util details:
bwutil = 0.281521 
total_CMD = 421209 
util_bw = 118579 
Wasted_Col = 115098 
Wasted_Row = 22701 
Idle = 164831 

BW Util Bottlenecks: 
RCDc_limit = 20355 
RCDWRc_limit = 19584 
WTRc_limit = 33441 
RTWc_limit = 44646 
CCDLc_limit = 79148 
rwq = 0 
CCDLc_limit_alone = 70618 
WTRc_limit_alone = 28664 
RTWc_limit_alone = 40893 

Commands details: 
total_CMD = 421209 
n_nop = 295006 
Read = 37128 
Write = 0 
L2_Alloc = 0 
L2_WB = 81451 
n_act = 5671 
n_pre = 5655 
n_ref = 0 
n_req = 67689 
total_req = 118579 

Dual Bus Interface Util: 
issued_total_row = 11326 
issued_total_col = 118579 
Row_Bus_Util =  0.026889 
CoL_Bus_Util = 0.281521 
Either_Row_CoL_Bus_Util = 0.299621 
Issued_on_Two_Bus_Simul_Util = 0.008789 
issued_two_Eff = 0.029334 
queue_avg = 4.391312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39131
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294580 n_act=5725 n_pre=5709 n_ref_event=0 n_req=67820 n_rd=37165 n_rd_L2_A=0 n_write=0 n_wr_bk=81800 bw_util=0.2824
n_activity=284318 dram_eff=0.4184
bk0: 2328a 386093i bk1: 2336a 389035i bk2: 2320a 394656i bk3: 2320a 395262i bk4: 2336a 396787i bk5: 2352a 396194i bk6: 2236a 397719i bk7: 2288a 396701i bk8: 2280a 396184i bk9: 2284a 396519i bk10: 2333a 396188i bk11: 2320a 397150i bk12: 2336a 393314i bk13: 2344a 393405i bk14: 2392a 388267i bk15: 2360a 388606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915585
Row_Buffer_Locality_read = 0.931172
Row_Buffer_Locality_write = 0.896689
Bank_Level_Parallism = 1.962848
Bank_Level_Parallism_Col = 1.808053
Bank_Level_Parallism_Ready = 1.172025
write_to_read_ratio_blp_rw_average = 0.632669
GrpLevelPara = 1.583978 

BW Util details:
bwutil = 0.282437 
total_CMD = 421209 
util_bw = 118965 
Wasted_Col = 115148 
Wasted_Row = 23209 
Idle = 163887 

BW Util Bottlenecks: 
RCDc_limit = 20164 
RCDWRc_limit = 19586 
WTRc_limit = 35139 
RTWc_limit = 43837 
CCDLc_limit = 79199 
rwq = 0 
CCDLc_limit_alone = 70464 
WTRc_limit_alone = 29610 
RTWc_limit_alone = 40631 

Commands details: 
total_CMD = 421209 
n_nop = 294580 
Read = 37165 
Write = 0 
L2_Alloc = 0 
L2_WB = 81800 
n_act = 5725 
n_pre = 5709 
n_ref = 0 
n_req = 67820 
total_req = 118965 

Dual Bus Interface Util: 
issued_total_row = 11434 
issued_total_col = 118965 
Row_Bus_Util =  0.027146 
CoL_Bus_Util = 0.282437 
Either_Row_CoL_Bus_Util = 0.300632 
Issued_on_Two_Bus_Simul_Util = 0.008950 
issued_two_Eff = 0.029772 
queue_avg = 4.363715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=4.36371
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=311408 n_act=5817 n_pre=5801 n_ref_event=0 n_req=59876 n_rd=37460 n_rd_L2_A=0 n_write=0 n_wr_bk=64206 bw_util=0.2414
n_activity=264787 dram_eff=0.384
bk0: 2352a 388644i bk1: 2352a 391198i bk2: 2344a 397290i bk3: 2316a 398102i bk4: 2392a 397969i bk5: 2376a 398918i bk6: 2264a 398629i bk7: 2280a 398745i bk8: 2344a 399098i bk9: 2328a 398827i bk10: 2336a 399732i bk11: 2344a 398387i bk12: 2328a 396989i bk13: 2336a 396205i bk14: 2400a 391675i bk15: 2368a 390330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902849
Row_Buffer_Locality_read = 0.929605
Row_Buffer_Locality_write = 0.858137
Bank_Level_Parallism = 1.954980
Bank_Level_Parallism_Col = 1.782242
Bank_Level_Parallism_Ready = 1.161775
write_to_read_ratio_blp_rw_average = 0.608517
GrpLevelPara = 1.546778 

BW Util details:
bwutil = 0.241367 
total_CMD = 421209 
util_bw = 101666 
Wasted_Col = 108728 
Wasted_Row = 24126 
Idle = 186689 

BW Util Bottlenecks: 
RCDc_limit = 21595 
RCDWRc_limit = 19947 
WTRc_limit = 29265 
RTWc_limit = 46834 
CCDLc_limit = 71292 
rwq = 0 
CCDLc_limit_alone = 62485 
WTRc_limit_alone = 24631 
RTWc_limit_alone = 42661 

Commands details: 
total_CMD = 421209 
n_nop = 311408 
Read = 37460 
Write = 0 
L2_Alloc = 0 
L2_WB = 64206 
n_act = 5817 
n_pre = 5801 
n_ref = 0 
n_req = 59876 
total_req = 101666 

Dual Bus Interface Util: 
issued_total_row = 11618 
issued_total_col = 101666 
Row_Bus_Util =  0.027583 
CoL_Bus_Util = 0.241367 
Either_Row_CoL_Bus_Util = 0.260681 
Issued_on_Two_Bus_Simul_Util = 0.008269 
issued_two_Eff = 0.031721 
queue_avg = 3.485400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.4854
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294412 n_act=5702 n_pre=5686 n_ref_event=0 n_req=68138 n_rd=37420 n_rd_L2_A=0 n_write=0 n_wr_bk=81826 bw_util=0.2831
n_activity=283127 dram_eff=0.4212
bk0: 2352a 386638i bk1: 2344a 387424i bk2: 2352a 394512i bk3: 2308a 395746i bk4: 2384a 395907i bk5: 2376a 394835i bk6: 2244a 396501i bk7: 2280a 396510i bk8: 2344a 396975i bk9: 2320a 395837i bk10: 2336a 398079i bk11: 2344a 396932i bk12: 2320a 394681i bk13: 2340a 393520i bk14: 2400a 387218i bk15: 2376a 386445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916317
Row_Buffer_Locality_read = 0.932469
Row_Buffer_Locality_write = 0.896640
Bank_Level_Parallism = 1.986802
Bank_Level_Parallism_Col = 1.827306
Bank_Level_Parallism_Ready = 1.175109
write_to_read_ratio_blp_rw_average = 0.625744
GrpLevelPara = 1.582487 

BW Util details:
bwutil = 0.283104 
total_CMD = 421209 
util_bw = 119246 
Wasted_Col = 114736 
Wasted_Row = 22572 
Idle = 164655 

BW Util Bottlenecks: 
RCDc_limit = 19767 
RCDWRc_limit = 19456 
WTRc_limit = 37396 
RTWc_limit = 43470 
CCDLc_limit = 80968 
rwq = 0 
CCDLc_limit_alone = 71730 
WTRc_limit_alone = 31701 
RTWc_limit_alone = 39927 

Commands details: 
total_CMD = 421209 
n_nop = 294412 
Read = 37420 
Write = 0 
L2_Alloc = 0 
L2_WB = 81826 
n_act = 5702 
n_pre = 5686 
n_ref = 0 
n_req = 68138 
total_req = 119246 

Dual Bus Interface Util: 
issued_total_row = 11388 
issued_total_col = 119246 
Row_Bus_Util =  0.027036 
CoL_Bus_Util = 0.283104 
Either_Row_CoL_Bus_Util = 0.301031 
Issued_on_Two_Bus_Simul_Util = 0.009109 
issued_two_Eff = 0.030261 
queue_avg = 4.271682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.27168
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294921 n_act=5683 n_pre=5667 n_ref_event=0 n_req=67811 n_rd=37272 n_rd_L2_A=0 n_write=0 n_wr_bk=81251 bw_util=0.2814
n_activity=284977 dram_eff=0.4159
bk0: 2368a 387151i bk1: 2348a 389561i bk2: 2328a 395089i bk3: 2292a 395282i bk4: 2384a 396078i bk5: 2360a 396976i bk6: 2224a 397211i bk7: 2268a 396682i bk8: 2328a 397514i bk9: 2312a 397195i bk10: 2312a 397241i bk11: 2304a 397269i bk12: 2328a 395100i bk13: 2336a 393548i bk14: 2388a 388558i bk15: 2392a 388925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916194
Row_Buffer_Locality_read = 0.932013
Row_Buffer_Locality_write = 0.896886
Bank_Level_Parallism = 1.931374
Bank_Level_Parallism_Col = 1.782547
Bank_Level_Parallism_Ready = 1.163209
write_to_read_ratio_blp_rw_average = 0.632362
GrpLevelPara = 1.559153 

BW Util details:
bwutil = 0.281388 
total_CMD = 421209 
util_bw = 118523 
Wasted_Col = 115197 
Wasted_Row = 24011 
Idle = 163478 

BW Util Bottlenecks: 
RCDc_limit = 20101 
RCDWRc_limit = 19744 
WTRc_limit = 33849 
RTWc_limit = 42032 
CCDLc_limit = 80279 
rwq = 0 
CCDLc_limit_alone = 71658 
WTRc_limit_alone = 28637 
RTWc_limit_alone = 38623 

Commands details: 
total_CMD = 421209 
n_nop = 294921 
Read = 37272 
Write = 0 
L2_Alloc = 0 
L2_WB = 81251 
n_act = 5683 
n_pre = 5667 
n_ref = 0 
n_req = 67811 
total_req = 118523 

Dual Bus Interface Util: 
issued_total_row = 11350 
issued_total_col = 118523 
Row_Bus_Util =  0.026946 
CoL_Bus_Util = 0.281388 
Either_Row_CoL_Bus_Util = 0.299823 
Issued_on_Two_Bus_Simul_Util = 0.008511 
issued_two_Eff = 0.028387 
queue_avg = 4.202197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.2022
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421209 n_nop=294783 n_act=5673 n_pre=5657 n_ref_event=0 n_req=67807 n_rd=37217 n_rd_L2_A=0 n_write=0 n_wr_bk=81585 bw_util=0.2821
n_activity=287008 dram_eff=0.4139
bk0: 2360a 386633i bk1: 2352a 387479i bk2: 2324a 395756i bk3: 2292a 394759i bk4: 2384a 396231i bk5: 2360a 395829i bk6: 2204a 397518i bk7: 2264a 396848i bk8: 2328a 396859i bk9: 2312a 396506i bk10: 2308a 398121i bk11: 2300a 398222i bk12: 2325a 395604i bk13: 2332a 393054i bk14: 2384a 389236i bk15: 2388a 389416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916336
Row_Buffer_Locality_read = 0.931402
Row_Buffer_Locality_write = 0.898006
Bank_Level_Parallism = 1.926065
Bank_Level_Parallism_Col = 1.776645
Bank_Level_Parallism_Ready = 1.161815
write_to_read_ratio_blp_rw_average = 0.632109
GrpLevelPara = 1.551136 

BW Util details:
bwutil = 0.282050 
total_CMD = 421209 
util_bw = 118802 
Wasted_Col = 116651 
Wasted_Row = 23666 
Idle = 162090 

BW Util Bottlenecks: 
RCDc_limit = 20152 
RCDWRc_limit = 19458 
WTRc_limit = 34453 
RTWc_limit = 42673 
CCDLc_limit = 81307 
rwq = 0 
CCDLc_limit_alone = 72656 
WTRc_limit_alone = 29207 
RTWc_limit_alone = 39268 

Commands details: 
total_CMD = 421209 
n_nop = 294783 
Read = 37217 
Write = 0 
L2_Alloc = 0 
L2_WB = 81585 
n_act = 5673 
n_pre = 5657 
n_ref = 0 
n_req = 67807 
total_req = 118802 

Dual Bus Interface Util: 
issued_total_row = 11330 
issued_total_col = 118802 
Row_Bus_Util =  0.026899 
CoL_Bus_Util = 0.282050 
Either_Row_CoL_Bus_Util = 0.300150 
Issued_on_Two_Bus_Simul_Util = 0.008798 
issued_two_Eff = 0.029314 
queue_avg = 4.245142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.24514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 207579, Miss = 66025, Miss_rate = 0.318, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[1]: Access = 207808, Miss = 66177, Miss_rate = 0.318, Pending_hits = 40, Reservation_fails = 110
L2_cache_bank[2]: Access = 207555, Miss = 65998, Miss_rate = 0.318, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[3]: Access = 207623, Miss = 66213, Miss_rate = 0.319, Pending_hits = 41, Reservation_fails = 55
L2_cache_bank[4]: Access = 208099, Miss = 66347, Miss_rate = 0.319, Pending_hits = 47, Reservation_fails = 290
L2_cache_bank[5]: Access = 207828, Miss = 66289, Miss_rate = 0.319, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[6]: Access = 208111, Miss = 66190, Miss_rate = 0.318, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[7]: Access = 207710, Miss = 66208, Miss_rate = 0.319, Pending_hits = 46, Reservation_fails = 71
L2_cache_bank[8]: Access = 208654, Miss = 66292, Miss_rate = 0.318, Pending_hits = 35, Reservation_fails = 226
L2_cache_bank[9]: Access = 208528, Miss = 66078, Miss_rate = 0.317, Pending_hits = 38, Reservation_fails = 212
L2_cache_bank[10]: Access = 208773, Miss = 66277, Miss_rate = 0.317, Pending_hits = 39, Reservation_fails = 12
L2_cache_bank[11]: Access = 208601, Miss = 66092, Miss_rate = 0.317, Pending_hits = 33, Reservation_fails = 23
L2_cache_bank[12]: Access = 208475, Miss = 66288, Miss_rate = 0.318, Pending_hits = 45, Reservation_fails = 202
L2_cache_bank[13]: Access = 207927, Miss = 66173, Miss_rate = 0.318, Pending_hits = 41, Reservation_fails = 283
L2_cache_bank[14]: Access = 208691, Miss = 66266, Miss_rate = 0.318, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[15]: Access = 208177, Miss = 66152, Miss_rate = 0.318, Pending_hits = 34, Reservation_fails = 39
L2_cache_bank[16]: Access = 208713, Miss = 66353, Miss_rate = 0.318, Pending_hits = 46, Reservation_fails = 261
L2_cache_bank[17]: Access = 208908, Miss = 66192, Miss_rate = 0.317, Pending_hits = 30, Reservation_fails = 154
L2_cache_bank[18]: Access = 208649, Miss = 66198, Miss_rate = 0.317, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[19]: Access = 208660, Miss = 66097, Miss_rate = 0.317, Pending_hits = 42, Reservation_fails = 269
L2_cache_bank[20]: Access = 208564, Miss = 66114, Miss_rate = 0.317, Pending_hits = 39, Reservation_fails = 377
L2_cache_bank[21]: Access = 208401, Miss = 66086, Miss_rate = 0.317, Pending_hits = 55, Reservation_fails = 563
L2_cache_bank[22]: Access = 208141, Miss = 66142, Miss_rate = 0.318, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[23]: Access = 208146, Miss = 66026, Miss_rate = 0.317, Pending_hits = 41, Reservation_fails = 332
L2_cache_bank[24]: Access = 161521, Miss = 66189, Miss_rate = 0.410, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[25]: Access = 161489, Miss = 66098, Miss_rate = 0.409, Pending_hits = 48, Reservation_fails = 161
L2_cache_bank[26]: Access = 208335, Miss = 66196, Miss_rate = 0.318, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[27]: Access = 208204, Miss = 66121, Miss_rate = 0.318, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[28]: Access = 208188, Miss = 66061, Miss_rate = 0.317, Pending_hits = 45, Reservation_fails = 124
L2_cache_bank[29]: Access = 207706, Miss = 66006, Miss_rate = 0.318, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[30]: Access = 208175, Miss = 66097, Miss_rate = 0.318, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[31]: Access = 207316, Miss = 66005, Miss_rate = 0.318, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[32]: Access = 208023, Miss = 66099, Miss_rate = 0.318, Pending_hits = 44, Reservation_fails = 50
L2_cache_bank[33]: Access = 207698, Miss = 66014, Miss_rate = 0.318, Pending_hits = 50, Reservation_fails = 192
L2_cache_bank[34]: Access = 207508, Miss = 66323, Miss_rate = 0.320, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[35]: Access = 207517, Miss = 66121, Miss_rate = 0.319, Pending_hits = 52, Reservation_fails = 191
L2_cache_bank[36]: Access = 207721, Miss = 66325, Miss_rate = 0.319, Pending_hits = 50, Reservation_fails = 178
L2_cache_bank[37]: Access = 207787, Miss = 66137, Miss_rate = 0.318, Pending_hits = 40, Reservation_fails = 150
L2_cache_bank[38]: Access = 207694, Miss = 66207, Miss_rate = 0.319, Pending_hits = 53, Reservation_fails = 34
L2_cache_bank[39]: Access = 207954, Miss = 65992, Miss_rate = 0.317, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[40]: Access = 208508, Miss = 66150, Miss_rate = 0.317, Pending_hits = 37, Reservation_fails = 289
L2_cache_bank[41]: Access = 208418, Miss = 65902, Miss_rate = 0.316, Pending_hits = 52, Reservation_fails = 92
L2_cache_bank[42]: Access = 208432, Miss = 66164, Miss_rate = 0.317, Pending_hits = 56, Reservation_fails = 244
L2_cache_bank[43]: Access = 208314, Miss = 65945, Miss_rate = 0.317, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[44]: Access = 208273, Miss = 66160, Miss_rate = 0.318, Pending_hits = 58, Reservation_fails = 251
L2_cache_bank[45]: Access = 207891, Miss = 65967, Miss_rate = 0.317, Pending_hits = 37, Reservation_fails = 271
L2_cache_bank[46]: Access = 208372, Miss = 66170, Miss_rate = 0.318, Pending_hits = 57, Reservation_fails = 419
L2_cache_bank[47]: Access = 208519, Miss = 65971, Miss_rate = 0.316, Pending_hits = 62, Reservation_fails = 379
L2_cache_bank[48]: Access = 208327, Miss = 66227, Miss_rate = 0.318, Pending_hits = 44, Reservation_fails = 326
L2_cache_bank[49]: Access = 209358, Miss = 66021, Miss_rate = 0.315, Pending_hits = 60, Reservation_fails = 263
L2_cache_bank[50]: Access = 208644, Miss = 66137, Miss_rate = 0.317, Pending_hits = 46, Reservation_fails = 247
L2_cache_bank[51]: Access = 209220, Miss = 66000, Miss_rate = 0.315, Pending_hits = 55, Reservation_fails = 392
L2_cache_bank[52]: Access = 208812, Miss = 66099, Miss_rate = 0.317, Pending_hits = 50, Reservation_fails = 324
L2_cache_bank[53]: Access = 209130, Miss = 65972, Miss_rate = 0.315, Pending_hits = 47, Reservation_fails = 196
L2_cache_bank[54]: Access = 208664, Miss = 66129, Miss_rate = 0.317, Pending_hits = 48, Reservation_fails = 331
L2_cache_bank[55]: Access = 208910, Miss = 65980, Miss_rate = 0.316, Pending_hits = 45, Reservation_fails = 382
L2_cache_bank[56]: Access = 161768, Miss = 66302, Miss_rate = 0.410, Pending_hits = 36, Reservation_fails = 46
L2_cache_bank[57]: Access = 162427, Miss = 66080, Miss_rate = 0.407, Pending_hits = 45, Reservation_fails = 381
L2_cache_bank[58]: Access = 208235, Miss = 66237, Miss_rate = 0.318, Pending_hits = 45, Reservation_fails = 168
L2_cache_bank[59]: Access = 208507, Miss = 66057, Miss_rate = 0.317, Pending_hits = 56, Reservation_fails = 368
L2_cache_bank[60]: Access = 207895, Miss = 66161, Miss_rate = 0.318, Pending_hits = 27, Reservation_fails = 219
L2_cache_bank[61]: Access = 208341, Miss = 65987, Miss_rate = 0.317, Pending_hits = 41, Reservation_fails = 98
L2_cache_bank[62]: Access = 208087, Miss = 66102, Miss_rate = 0.318, Pending_hits = 49, Reservation_fails = 335
L2_cache_bank[63]: Access = 208059, Miss = 65954, Miss_rate = 0.317, Pending_hits = 42, Reservation_fails = 107
L2_total_cache_accesses = 13142268
L2_total_cache_misses = 4232138
L2_total_cache_miss_rate = 0.3220
L2_total_cache_pending_hits = 2855
L2_total_cache_reservation_fails = 10687
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 669315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 298226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 894624
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8237960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2871352
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1865020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11277248
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1483
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9204
L2_cache_data_port_util = 0.287
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=16130172
icnt_total_pkts_simt_to_mem=16130172
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16130172
Req_Network_cycles = 560952
Req_Network_injected_packets_per_cycle =      28.7550 
Req_Network_conflicts_per_cycle =      24.9560
Req_Network_conflicts_per_cycle_util =      26.9328
Req_Bank_Level_Parallism =      31.0326
Req_Network_in_buffer_full_per_cycle =       9.1619
Req_Network_in_buffer_avg_util =     190.4682
Req_Network_out_buffer_full_per_cycle =       0.0053
Req_Network_out_buffer_avg_util =       2.6706

Reply_Network_injected_packets_num = 16130172
Reply_Network_cycles = 560952
Reply_Network_injected_packets_per_cycle =       28.7550
Reply_Network_conflicts_per_cycle =       26.9875
Reply_Network_conflicts_per_cycle_util =      29.2065
Reply_Bank_Level_Parallism =      31.1193
Reply_Network_in_buffer_full_per_cycle =       0.0073
Reply_Network_in_buffer_avg_util =      46.2162
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3594
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 32 sec (5432 sec)
gpgpu_simulation_rate = 189778 (inst/sec)
gpgpu_simulation_rate = 103 (cycle/sec)
gpgpu_silicon_slowdown = 10990291x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc59d0814c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc59d08148..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc59d08140..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc59d08138..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc59d08130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc59d08128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc59d081e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x409c15 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvm4iiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13458 (mri-gridding.4.sm_70.ptx:9520) @%p2 bra BB25_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x134a8 (mri-gridding.4.sm_70.ptx:9533) mov.u32 %r133, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x134d0 (mri-gridding.4.sm_70.ptx:9538) @%p3 bra BB25_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13510 (mri-gridding.4.sm_70.ptx:9549) add.s32 %r62, %r41, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x13620 (mri-gridding.4.sm_70.ptx:9583) @%p4 bra BB25_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13670 (mri-gridding.4.sm_70.ptx:9598) add.s32 %r88, %r139, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13648 (mri-gridding.4.sm_70.ptx:9590) @%p5 bra BB25_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13670 (mri-gridding.4.sm_70.ptx:9598) add.s32 %r88, %r139, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x13668 (mri-gridding.4.sm_70.ptx:9595) @%p6 bra BB25_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13670 (mri-gridding.4.sm_70.ptx:9598) add.s32 %r88, %r139, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x136b8 (mri-gridding.4.sm_70.ptx:9607) @%p3 bra BB25_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13800 (mri-gridding.4.sm_70.ptx:9668) membar.gl;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x13878 (mri-gridding.4.sm_70.ptx:9688) @%p11 bra BB25_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13900 (mri-gridding.4.sm_70.ptx:9718) @%p3 bra BB25_13;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13900 (mri-gridding.4.sm_70.ptx:9718) @%p3 bra BB25_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a30 (mri-gridding.4.sm_70.ptx:9775) setp.eq.s32%p1, %r38, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x13a58 (mri-gridding.4.sm_70.ptx:9786) @!%p1 bra BB25_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13af0 (mri-gridding.4.sm_70.ptx:9819) ret;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13a60 (mri-gridding.4.sm_70.ptx:9787) bra.uni BB25_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a68 (mri-gridding.4.sm_70.ptx:9790) mov.u32 %r123, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvm4iiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvm4iiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvm4iiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvm4iiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 846272
gpu_sim_insn = 2822219314
gpu_ipc =    3334.8843
gpu_tot_sim_cycle = 1407224
gpu_tot_sim_insn = 3853096740
gpu_tot_ipc =    2738.0835
gpu_tot_issued_cta = 5188
gpu_occupancy = 92.5860% 
gpu_tot_occupancy = 78.8057% 
max_total_param_size = 0
gpu_stall_dramfull = 1210619
gpu_stall_icnt2sh    = 8142
partiton_level_parallism =      15.2985
partiton_level_parallism_total  =      20.6626
partiton_level_parallism_util =      15.4717
partiton_level_parallism_util_total  =      21.4312
L2_BW  =     554.1718 GB/Sec
L2_BW_total  =     748.4803 GB/Sec
gpu_total_sim_rate=246157
############## bottleneck_stats #############
cycles: core 846272, icnt 846272, l2 846272, dram 635451
gpu_ipc	3334.884
gpu_tot_issued_cta = 5188, average cycles = 163
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669428 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 851816 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.408	80
L1D data util	0.449	80	0.462	7
L1D tag util	0.146	80	0.150	32
L2 data util	0.171	64	0.410	15
L2 tag util	0.198	64	0.388	15
n_l2_access	 10733384
icnt s2m util	0.000	0	0.000	15	flits per packet: -nan
icnt m2s util	0.000	0	0.000	15	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.135	32	0.237	5

latency_l1_hit:	61846850, num_l1_reqs:	1715640
L1 hit latency:	36
latency_l2_hit:	1976132122, num_l2_reqs:	6502187
L2 hit latency:	964
latency_dram:	-1495665148, num_dram_reqs:	3415799
DRAM latency:	819

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	0.905	80	0.921	1

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.192	80	0.195	1
sp pipe util	0.000	0	0.000	1
sfu pipe util	0.000	0	0.000	1
ldst mem cycle	0.085	80	0.087	7

smem port	0.645	80

n_reg_bank	16
reg port	0.182	16	0.409	12
L1D tag util	0.146	80	0.150	32
L1D fill util	0.026	80	0.027	7
n_l1d_mshr	4096
L1D mshr util	0.007	80
n_l1d_missq	16
L1D missq util	0.025	80
L1D hit rate	0.174
L1D miss rate	0.727
L1D rsfail rate	0.099
L2 tag util	0.198	64	0.388	15
L2 fill util	0.012	64	0.012	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.047	64	0.054	56
L2 missq util	0.001	64	0.003	15
L2 hit rate	0.610
L2 miss rate	0.318
L2 rsfail rate	0.072

dram activity	0.273	32	0.481	3

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 26725136, load_transaction_bytes 109946880, icnt_m2s_bytes 0
n_gmem_load_insns 210094, n_gmem_load_accesses 3435840
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.253

run 0.051, fetch 0.001, sync 0.515, control 0.005, data 0.425, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 218720, Miss = 178318, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 32909
	L1D_cache_core[1]: Access = 221442, Miss = 179528, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 30400
	L1D_cache_core[2]: Access = 217664, Miss = 176318, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 29703
	L1D_cache_core[3]: Access = 221378, Miss = 179442, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 29785
	L1D_cache_core[4]: Access = 217280, Miss = 178519, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 29196
	L1D_cache_core[5]: Access = 218528, Miss = 178778, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 32155
	L1D_cache_core[6]: Access = 217712, Miss = 177455, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 31173
	L1D_cache_core[7]: Access = 221970, Miss = 181956, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 28732
	L1D_cache_core[8]: Access = 224484, Miss = 183762, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 28776
	L1D_cache_core[9]: Access = 221298, Miss = 181742, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 29966
	L1D_cache_core[10]: Access = 218240, Miss = 177279, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 29569
	L1D_cache_core[11]: Access = 224532, Miss = 183655, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 23271
	L1D_cache_core[12]: Access = 217952, Miss = 178468, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 32172
	L1D_cache_core[13]: Access = 221058, Miss = 180755, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 27959
	L1D_cache_core[14]: Access = 221282, Miss = 180186, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 30423
	L1D_cache_core[15]: Access = 224628, Miss = 181681, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 27200
	L1D_cache_core[16]: Access = 221202, Miss = 180357, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 26975
	L1D_cache_core[17]: Access = 221250, Miss = 181074, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 27595
	L1D_cache_core[18]: Access = 224436, Miss = 183143, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 25422
	L1D_cache_core[19]: Access = 219982, Miss = 180587, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 28396
	L1D_cache_core[20]: Access = 217520, Miss = 177250, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 31018
	L1D_cache_core[21]: Access = 221826, Miss = 180829, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 28106
	L1D_cache_core[22]: Access = 224580, Miss = 183828, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 29817
	L1D_cache_core[23]: Access = 217952, Miss = 178309, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 32117
	L1D_cache_core[24]: Access = 224580, Miss = 183851, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 28902
	L1D_cache_core[25]: Access = 223366, Miss = 181985, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 28657
	L1D_cache_core[26]: Access = 220962, Miss = 180837, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 31259
	L1D_cache_core[27]: Access = 217760, Miss = 176988, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 33446
	L1D_cache_core[28]: Access = 221714, Miss = 180330, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 28571
	L1D_cache_core[29]: Access = 217760, Miss = 178639, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 33027
	L1D_cache_core[30]: Access = 221282, Miss = 179990, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 30268
	L1D_cache_core[31]: Access = 224436, Miss = 184144, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 28490
	L1D_cache_core[32]: Access = 221394, Miss = 181179, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 31179
	L1D_cache_core[33]: Access = 217760, Miss = 178591, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 29455
	L1D_cache_core[34]: Access = 218384, Miss = 178120, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 33017
	L1D_cache_core[35]: Access = 218096, Miss = 178601, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 32942
	L1D_cache_core[36]: Access = 218240, Miss = 177804, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 30893
	L1D_cache_core[37]: Access = 217520, Miss = 177052, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 34207
	L1D_cache_core[38]: Access = 217856, Miss = 178431, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 29790
	L1D_cache_core[39]: Access = 224196, Miss = 183170, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 27322
	L1D_cache_core[40]: Access = 218192, Miss = 176951, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 29930
	L1D_cache_core[41]: Access = 221090, Miss = 181202, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 33183
	L1D_cache_core[42]: Access = 218240, Miss = 178431, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 31868
	L1D_cache_core[43]: Access = 221426, Miss = 180875, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 31939
	L1D_cache_core[44]: Access = 217952, Miss = 178432, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 32440
	L1D_cache_core[45]: Access = 218432, Miss = 179381, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 30379
	L1D_cache_core[46]: Access = 224196, Miss = 183802, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 29703
	L1D_cache_core[47]: Access = 221618, Miss = 180066, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 30801
	L1D_cache_core[48]: Access = 221474, Miss = 181170, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 27379
	L1D_cache_core[49]: Access = 221234, Miss = 180674, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 29755
	L1D_cache_core[50]: Access = 217760, Miss = 177852, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 29405
	L1D_cache_core[51]: Access = 224724, Miss = 183390, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 24943
	L1D_cache_core[52]: Access = 224724, Miss = 182708, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 22908
	L1D_cache_core[53]: Access = 221634, Miss = 181006, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 27930
	L1D_cache_core[54]: Access = 218096, Miss = 178525, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 34179
	L1D_cache_core[55]: Access = 221426, Miss = 180523, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 30609
	L1D_cache_core[56]: Access = 221618, Miss = 180782, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 29921
	L1D_cache_core[57]: Access = 217376, Miss = 177361, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 30367
	L1D_cache_core[58]: Access = 224772, Miss = 182237, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 30150
	L1D_cache_core[59]: Access = 221058, Miss = 180481, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 26417
	L1D_cache_core[60]: Access = 221714, Miss = 180264, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 29093
	L1D_cache_core[61]: Access = 221618, Miss = 180863, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 29425
	L1D_cache_core[62]: Access = 220754, Miss = 179044, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 31265
	L1D_cache_core[63]: Access = 221250, Miss = 181373, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 27594
	L1D_cache_core[64]: Access = 224148, Miss = 182549, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 25400
	L1D_cache_core[65]: Access = 217952, Miss = 178811, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 30995
	L1D_cache_core[66]: Access = 221394, Miss = 180965, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 27321
	L1D_cache_core[67]: Access = 224628, Miss = 182812, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 26580
	L1D_cache_core[68]: Access = 222386, Miss = 181648, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 26635
	L1D_cache_core[69]: Access = 221298, Miss = 181704, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 29898
	L1D_cache_core[70]: Access = 221330, Miss = 181172, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 31437
	L1D_cache_core[71]: Access = 221154, Miss = 180477, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 27296
	L1D_cache_core[72]: Access = 221330, Miss = 179616, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 27465
	L1D_cache_core[73]: Access = 217904, Miss = 178813, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 30266
	L1D_cache_core[74]: Access = 221730, Miss = 181065, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 27575
	L1D_cache_core[75]: Access = 224964, Miss = 183027, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 27821
	L1D_cache_core[76]: Access = 217952, Miss = 177961, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 27694
	L1D_cache_core[77]: Access = 217952, Miss = 179067, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 30198
	L1D_cache_core[78]: Access = 224676, Miss = 181889, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 29769
	L1D_cache_core[79]: Access = 217760, Miss = 177681, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 31136
	L1D_total_cache_accesses = 17663158
	L1D_total_cache_misses = 14419581
	L1D_total_cache_miss_rate = 0.8164
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2363329
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3171237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3566824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1814529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59173
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 72340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10783696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 548800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9888
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6797234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10865924

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1814529
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 548800
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
25986, 22176, 25496, 30104, 33424, 38032, 42640, 47248, 25986, 22176, 25496, 30104, 33424, 38032, 42640, 47248, 23036, 20404, 23908, 28516, 32020, 36628, 41236, 45844, 23036, 20404, 23908, 28516, 32020, 36628, 41236, 45844, 23036, 20404, 23908, 28516, 32020, 36628, 41236, 45844, 5336, 9772, 14380, 18988, 23596, 28204, 32812, 37420, 5336, 9772, 14380, 18988, 23596, 28204, 32812, 37420, 5336, 9772, 14380, 18988, 23596, 28204, 32812, 37420, 
gpgpu_n_tot_thrd_icount = 4659726016
gpgpu_n_tot_w_icount = 145616438
gpgpu_n_stall_shd_mem = 85764022
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3612379
gpgpu_n_mem_write_global = 25464460
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13362568
gpgpu_n_store_insn = 40658168
gpgpu_n_shmem_insn = 456227626
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541321
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18704601
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13973453
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:179713047	W0_Idle:20995210	W0_Scoreboard:94489057	W1:1460422	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752182	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1291812	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:119762118
single_issue_nums: WS0:30056678	WS1:32865188	WS2:38358998	WS3:44335574	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28899032 {8:3612379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 551425248 {8:14598536,40:10865924,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 144495160 {40:3612379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 203715680 {8:25464460,}
maxmflatency = 13432 
max_icnt2mem_latency = 11763 
maxmrqlatency = 4411 
max_icnt2sh_latency = 1290 
averagemflatency = 983 
avg_icnt2mem_latency = 545 
avg_mrq_latency = 44 
avg_icnt2sh_latency = 96 
mrq_lat_table:539560 	382712 	244215 	287729 	560710 	928160 	482692 	185396 	55129 	6683 	2969 	320 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3140030 	4571762 	9192858 	11042745 	840323 	235521 	53600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	840954 	451531 	438568 	3242710 	2363285 	2235051 	2789380 	4311909 	8187907 	3572386 	422521 	189277 	31360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5379570 	2440787 	2585293 	2961821 	3599982 	4378287 	4324968 	2861193 	543869 	1069 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	110 	1847 	616 	89 	45 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        73        72      4463        80        72       120        96       104       120        80        80       103        64        64        88 
dram[1]:        88        80        88      4515        64        72       120        80       104       120        80        80       104        64        64        64 
dram[2]:        64        88        88      4308        80        64       120       120       120       104        72        88       120       120        99        72 
dram[3]:        64        88        64      4657        80        72       120       112       120       104        72        88       120       120        80        72 
dram[4]:       115        80       120      4488       104        72       120       112        80       112        88        88        96       112        72        95 
dram[5]:       120        70       120      4669       104        72       120       112        80       112        88        88        72       112        64        96 
dram[6]:        72       112       120      4512        96        80       120       120       112       112        88        80       100       114       104       123 
dram[7]:        93        80        72      4579        96        94       120       120       112       112        88        81       112       120       111        72 
dram[8]:        84        80        80      4385        80        64       120       119       112       120        64        93       120       120        80        64 
dram[9]:        64        88        72      4730        93        72       120       120       112       120        72       104       120       121        72        80 
dram[10]:        64        80        72      4649        80        64       120       120       112       120        88        88       128        96        88       118 
dram[11]:        94        80        72       813        80        64       120       120       112       120        92        88       128        96        88        64 
dram[12]:        95        64        64        80        80       104        88        96       112       104       112        64        88       128        70        64 
dram[13]:        71        80        65       128        97       104       104       112       112       104       104        64        90        80        72        80 
dram[14]:        72        80        72       128        72        96       112       112       112       120        88        88       120        80        96        88 
dram[15]:        99        80        72       128        72       104       112       112       112       120        88        88       120       111        96       109 
dram[16]:        96        64        72       128        64        72       104       112       120       120        81        80       112        85        64       103 
dram[17]:        80        80        72        88        70        72       105       112       120       120        89        80       112       120        64        96 
dram[18]:        72        64        72        64        80        72        96       128        96        96        80        80       108       103        78        80 
dram[19]:       100        64        72       112        80        72        96       116        96        96        80        88       128       104        96        80 
dram[20]:        97        64        64       112        72        72        88        96       120       128        80        96       105        88        96        72 
dram[21]:        72        64        64        72        78        72        92        96       120       128        80        96       112        88        96        88 
dram[22]:        64        64        72        64        72        88       104       104        96       104        88        96        88       104        80       111 
dram[23]:        96        72        80        64        72        88       104       104        96       104        88        96        88       104        64       112 
dram[24]:       101        64        96        72        96        80       108       116       120       120       104        96        98       104        72        72 
dram[25]:        64        80        96        72        96        80       104       120       120       120       104       101       104       104        98        72 
dram[26]:        64        64        72        72        80        64       104       112       112       112       104        96       104        96        80        82 
dram[27]:        99        64      3365        72        80        71       108        96       112       112        89        96       104        97        80        97 
dram[28]:        97        87      3794        72        72        64        88        88       104       112        88        80        72       112        64        96 
dram[29]:        80        72      4641       120        80        64       104       112       104       112        89       112        64       112        64        96 
dram[30]:        72        96      4450        72        88        73       104       112       104       128        80        88       111       112        88        64 
dram[31]:        80        96      4634        72        88        80       104       104       104       128        82        88        83       112        88        64 
maximum service time to same row:
dram[0]:    134784    144233    140325     89802    134230    137871    144833    144719    145503    146694    148387    150014    157985    159078    147776    162907 
dram[1]:    131865    139939    124177     92580    130079    132860    131982    140002    143207    144011    149247    153442    123011    154668    154187    124721 
dram[2]:    114649    128614    125614     75797    128711    136754    132176    140170    141761    143619    151090    152484    142036    154986    159331    141140 
dram[3]:     98135    128368    127382     75052    133317    138105    144502    145048    141762    145661    150673    150835    156095    159226    127383    126812 
dram[4]:    105616    125768    128839     69590    135560    136487    145704    142784    124717    145015    149152    147000    159094    143470    161942    142727 
dram[5]:     89849    129852    127860     71508    133988    138351    144956    144606    122943    147034    147458    148870    157885    145188    126413    157169 
dram[6]:     89834    128152    136104     88232    133367    138157    145329    145724    109805    146345    150152    151693    157740    159439    141648    162956 
dram[7]:     75760    132098    136439     88534    133929    136986    145027    144532    108486    145897    150295    150540    158284    158028    153883    126382 
dram[8]:     75767    144048    137688    101593    135129    137037    146180    144670     94975    145372    151704    150165    159256    158103    128871    141301 
dram[9]:     67960    161509    134454    103483    135302    136924    146328    144742     92584    146000    151191    154023    159418    130497    129143    152550 
dram[10]:     68637    135458    134467    115383    135737    136520    146903    144247     80710    144914    153236    153074    160151    135586    129903    160272 
dram[11]:     83091    127254    127566    115950    133838    137375    144320    144862     79003    145411    150924    153058    158034    149640    127711    162122 
dram[12]:     79491    125967    131703    132332    135789    111413    131878    134941     70072    141912    134627    149127    137168    151218    132184    162421 
dram[13]:     96201    126598    133237    132715    136933    139353    135499    143853     84976    143919    146785    149407    156703    158112    146008    128941 
dram[14]:     99637    127872    128277    134809    138895    140614    142070    143240    101880    145815    153678    151191    158263    158280    158553    129290 
dram[15]:    112346    139154    127346    136265    137982    142091    141399    144556    102015    147367    152788    152941    157381    160017    160454    131299 
dram[16]:    113382    143383    129078    134522    140627    141000    144213    142993    116391    146013    154914    153116    159211    158626    130800    158159 
dram[17]:    139414    133653    126267    124779    137864    138367    126177    140939    113816    142462    153243    151145    156029    155458    143654    158805 
dram[18]:    133967    133517    136411    124648    138799    138229    126342    139603    138358    142067    152964    150923    127288    155489    155728    158614 
dram[19]:    141444    127071    137871    138559    142503    140360    142355    142760    146095    142370    149240    152900    143864    158370    161540    161482 
dram[20]:    128687    128138    128853    138685    136531    139590    143812    142342    148273    141975    152403    153019    157339    158354    162074    129430 
dram[21]:    128257    128279    128300    140745    135210    139577    142404    127772    146569    142420    151520    153342    158614    158357    161546    142612 
dram[22]:    127690    128966    128159    140849    139730    141345    142280    144043    146695    142716    150595    156168    158671    159455    130074    156297 
dram[23]:    126567    137374    127206    139139    138821    139619    141065    142172    145498    141266    151368    154669    157565    158032    141226    160671 
dram[24]:    126259    137202    127226    139893    140517    139487    141379    141742    144799    141573    151366    154780    157709    157785    152949    128328 
dram[25]:    126285    129028    127631    135668    139125    141561    141368    143961    144330    145367    150950    159596    157478    159762    160649    142814 
dram[26]:    126993    128302    138631    134974    140487    141839    143783    143919    145399    145977    152908    158755    158584    128334    162141    152844 
dram[27]:    121703    127367    134071    138963    141946    140031    143585    142865    146365    142796    152385    153186    159193    135727    162761    159134 
dram[28]:    114459    123932    132324    134724    114320    123926    136643    134677    137835    137633    143206    141737    152466    146140    125263    159915 
dram[29]:    103964    125150    132345    135968    137869    138088    141474    141994    138133    141041    146693    151436    157639    155353    134246    160787 
dram[30]:    103796    128052    105650    140593    138418    133143    140043    138994    146710    142134    150821    153603    142349    157943    150419    127518 
dram[31]:    104363    139284    105686    143006    137381    134130    139267    140055    146219    143714    149469    153948    141788    158813    158997    133891 
average row accesses per activate:
dram[0]: 12.673203 10.616055 14.203609 104.402237 14.203655 15.005525 15.714705 14.740224 16.311377 15.481482 16.319527 18.277227 12.921296 14.042079 10.833035 10.902350 
dram[1]: 11.681275 10.526863 13.979695 104.231316 14.769231 15.080780 16.071856 14.770083 17.538216 16.380665 15.516854 18.345514 14.126904 14.952756  9.988372 10.304421 
dram[2]: 11.269725 11.171221 13.500000 96.644211 15.409091 14.592391 16.641510 15.786983 16.938080 15.647399 15.514124 17.570978 14.166667 13.399528 11.001819  9.807504 
dram[3]: 10.331641 10.539519 13.777215 102.318260 14.188481 14.455764 15.289018 15.651027 15.473088 15.080556 15.545455 17.512579 12.412663 12.633333 10.607018 10.270085 
dram[4]:  9.941559 11.067641 13.768845 98.493004 15.229462 14.173228 15.045455 14.850704 15.769006 14.663013 15.319327 15.357542 13.343602 12.409292 10.506087 10.405923 
dram[5]: 10.001637 11.308550 13.627791 98.094368 15.019499 14.453083 15.128205 16.060976 15.876471 15.445402 15.512748 16.052479 13.287059 13.728606 10.264855 10.419130 
dram[6]: 10.341297 10.606956 13.262255 94.305511 14.645777 14.328042 15.472779 16.166666 16.415663 15.097765 16.419161 16.504452 13.361905 13.578571 10.950730 10.194958 
dram[7]: 11.060219 10.037829 13.590000 99.994873 14.700273 14.599463 15.168539 15.099150 15.819767 14.827397 15.988338 16.984756 13.235849 12.961452 10.182741 10.502591 
dram[8]:  9.770335 11.043400 14.192802 96.024139 15.146068 14.547425 14.924370 15.687500 15.586705 16.159763 15.580736 16.932722 13.255320 13.111369 10.093802 10.720142 
dram[9]:  9.382488 11.422430 13.136364 100.807167 14.409091 14.413979 14.596154 16.122324 15.445714 16.539394 15.320334 16.348083 12.785877 13.862408  9.391850 10.315068 
dram[10]:  9.056972 11.072356 13.090693 99.177704 14.228117 14.758242 14.721763 15.834808 14.978142 15.471591 16.379822 17.177570 12.253219 13.046839  9.951827 10.509666 
dram[11]:  9.628572 10.938317 13.873737 24.746218 14.715847 14.473118 14.941504 15.759531 15.904347 15.504273 17.009232 16.350149 12.468410 13.226951 10.602113 10.050167 
dram[12]:  8.998371 10.185393 12.019512 12.183622 12.827225 13.376344 13.437325 13.221918 13.622589 13.066313 13.514667 13.949861 12.183099 11.254945  9.656250  9.506024 
dram[13]: 10.494774 11.502913 14.135770 14.386666 14.654891 15.130194 15.367052 15.384393 16.699387 14.832877 16.011494 15.466292 13.660287 13.453461 10.434483 10.021595 
dram[14]:  9.622821 11.310476 14.409575 14.030928 15.875740 15.541310 16.319019 16.101492 16.382978 14.975069 15.976945 16.241177 12.645089 13.208817 10.645217 10.767442 
dram[15]: 10.194631 11.563353 14.644205 13.971795 15.527377 15.435028 16.641745 16.314199 16.776398 15.545977 15.587079 15.822350 13.467934 13.653111 10.256282 10.961749 
dram[16]: 10.554593 11.264368 14.948088 14.983606 14.792818 15.071823 16.617285 15.908011 16.701220 15.487106 16.732523 15.508474 14.176179 13.078886 11.265918 10.320138 
dram[17]: 10.691099 12.378947 15.087671 14.857142 15.557471 15.644699 16.371952 16.877743 15.319445 15.353107 16.820669 16.474627 14.223881 14.952507 10.664324 10.346021 
dram[18]:  9.560630 11.486382 13.492611 14.450000 14.710382 14.967123 16.700001 16.242424 15.636888 15.196630 16.440475 15.836206 13.875305 13.997537 11.067273 10.242735 
dram[19]: 10.791815 11.434109 13.349633 13.954082 14.280000 15.381356 15.381503 15.107955 14.662162 14.170157 15.988406 15.400560 13.341981 12.995423 10.990958 10.717857 
dram[20]: 11.043557 10.934944 13.570352 14.219321 14.376344 15.800587 14.731844 15.857988 14.952909 14.994460 16.489552 15.956268 13.661017 13.111888 10.629371 10.639432 
dram[21]: 10.366269 12.169772 12.966587 14.433863 14.288000 15.494253 14.483606 15.363897 15.081006 14.890411 16.440475 15.729885 13.804401 13.739659 10.341837 11.070371 
dram[22]: 10.354344 12.151767 13.398515 14.025641 15.404012 15.766082 15.125000 15.120000 15.164773 15.587896 16.712992 16.263929 12.775510 12.947727 10.536842  9.858553 
dram[23]: 11.141284 11.499018 13.643939 13.674129 15.411428 15.797654 15.220000 15.359420 15.138810 15.357955 16.128281 16.311764 12.817768 12.845637 11.682879  9.848932 
dram[24]: 11.280669 11.339768 14.253926 15.129834 14.673913 15.883721 15.749253 15.459064 15.250704 14.754098 15.897436 16.204678 13.745763 12.672646 11.095589  9.660743 
dram[25]: 10.132107 12.142562 13.120481 15.144044 14.813187 16.934580 15.267442 15.397101 15.401710 15.428572 15.285714 16.758308 13.712561 12.625000 10.904505 10.280068 
dram[26]: 10.566957 11.889336 12.875000 14.517241 14.094241 15.650146 15.529411 15.457971 14.786302 14.939561 16.297619 15.959538 13.692683 12.110403 10.170033 10.372617 
dram[27]: 10.490500 11.262857 81.745888 14.002551 14.490566 15.098314 15.610620 15.443479 14.882192 14.950685 15.858381 15.859599 12.921839 12.116773 10.511304 10.808664 
dram[28]:  8.940705 10.567568 87.783592 12.041262 12.393484 13.036940 12.694736 13.772727 12.843989 12.808290 14.468572 13.815718 11.544218 11.638826  9.717048  9.365320 
dram[29]: 10.019802 11.481695 99.327118 13.098795 15.722544 14.779291 15.524927 16.365030 15.405028 14.088312 17.222910 16.573965 14.108313 12.902273 10.736185 10.166387 
dram[30]: 10.559381 11.558594 96.618553 14.764228 14.860274 15.100841 15.260116 15.596491 15.470085 15.108033 17.314465 16.052786 13.933661 12.869075 10.627451 10.308089 
dram[31]: 10.766666 10.895221 104.409256 13.885496 15.475783 15.083798 15.190202 15.904762 15.888889 15.016529 17.473017 16.695122 13.488095 12.329004 10.482456 10.926471 
average row locality = 3676290/217689 = 16.887808
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3616      3648      3580      3620      3664      3648      3556      3528      3600      3628      3680      3664      3680      3664      3728      3744 
dram[1]:      3656      3628      3576      3648      3600      3624      3576      3560      3652      3616      3688      3648      3648      3688      3705      3764 
dram[2]:      3672      3640      3600      3652      3616      3648      3576      3568      3640      3592      3664      3656      3688      3712      3704      3784 
dram[3]:      3632      3624      3576      3620      3612      3656      3560      3560      3624      3600      3644      3648      3672      3716      3696      3761 
dram[4]:      3648      3616      3568      3600      3616      3640      3560      3528      3648      3584      3660      3648      3680      3696      3728      3728 
dram[5]:      3632      3624      3576      3608      3616      3624      3568      3524      3648      3600      3664      3656      3696      3696      3721      3728 
dram[6]:      3632      3632      3596      3616      3624      3648      3576      3560      3636      3592      3664      3664      3664      3696      3720      3736 
dram[7]:      3624      3616      3600      3628      3632      3648      3576      3548      3628      3596      3664      3672      3656      3696      3720      3740 
dram[8]:      3632      3616      3624      3600      3624      3664      3568      3544      3616      3624      3672      3664      3673      3688      3760      3752 
dram[9]:      3608      3616      3592      3576      3608      3648      3552      3544      3616      3620      3664      3652      3672      3676      3720      3736 
dram[10]:      3620      3624      3564      3592      3612      3640      3544      3560      3628      3624      3636      3664      3680      3680      3688      3729 
dram[11]:      3632      3620      3584      3595      3616      3640      3560      3560      3632      3620      3640      3660      3684      3696      3700      3728 
dram[12]:      3616      3648      3568      3616      3628      3664      3560      3568      3624      3616      3652      3664      3696      3696      3745      3712 
dram[13]:      3624      3648      3576      3616      3624      3656      3560      3576      3624      3624      3656      3664      3696      3696      3732      3736 
dram[14]:      3608      3616      3560      3608      3592      3640      3528      3572      3600      3592      3664      3664      3692      3672      3712      3737 
dram[15]:      3600      3608      3560      3608      3608      3640      3544      3576      3604      3596      3664      3664      3688      3680      3720      3720 
dram[16]:      3595      3616      3564      3600      3608      3656      3560      3584      3592      3600      3668      3656      3708      3677      3704      3720 
dram[17]:      3632      3608      3608      3624      3656      3660      3544      3600      3624      3628      3684      3680      3712      3696      3744      3704 
dram[18]:      3628      3616      3640      3612      3648      3672      3552      3616      3600      3628      3688      3688      3712      3696      3761      3704 
dram[19]:      3616      3600      3624      3592      3616      3648      3520      3572      3592      3624      3680      3664      3688      3684      3736      3704 
dram[20]:      3600      3600      3600      3592      3632      3644      3504      3544      3584      3592      3680      3648      3700      3680      3736      3705 
dram[21]:      3600      3592      3608      3600      3632      3648      3508      3532      3584      3600      3680      3648      3696      3696      3736      3704 
dram[22]:      3624      3592      3596      3592      3624      3640      3536      3548      3572      3612      3688      3656      3676      3698      3745      3704 
dram[23]:      3616      3600      3580      3612      3632      3632      3528      3552      3576      3608      3688      3656      3672      3688      3752      3704 
dram[24]:      3624      3616      3608      3600      3648      3656      3532      3572      3576      3620      3688      3668      3688      3680      3744      3704 
dram[25]:      3616      3616      3600      3592      3632      3628      3508      3592      3568      3600      3672      3668      3680      3680      3736      3704 
dram[26]:      3600      3612      3600      3592      3624      3632      3508      3588      3568      3584      3664      3656      3684      3688      3736      3704 
dram[27]:      3608      3616      3608      3600      3616      3632      3516      3568      3584      3588      3674      3664      3680      3688      3736      3704 
dram[28]:      3632      3632      3632      3596      3672      3656      3544      3560      3648      3632      3680      3688      3672      3680      3744      3712 
dram[29]:      3632      3624      3640      3588      3664      3656      3524      3560      3648      3624      3680      3688      3664      3684      3744      3720 
dram[30]:      3648      3628      3616      3572      3664      3640      3504      3548      3632      3616      3656      3648      3672      3680      3732      3736 
dram[31]:      3640      3632      3612      3572      3664      3640      3484      3544      3632      3616      3652      3644      3669      3676      3728      3728 
total dram reads = 1862278
bank skew: 3784/3484 = 1.09
chip skew: 58461/58040 = 1.01
number of total write accesses:
dram[0]:      5926      6461      5273    127656      4950      5006      5031      4881      5123      5032      5118      5194      5098      5415      5590      5504 
dram[1]:      5948      6550      5275    130130      4950      5023      5042      4940      5142      5032      5118      5194      5123      5421      5594      5519 
dram[2]:      6637      6732      5091    127621      5040      4833      4801      4914      5094      5072      5106      5330      5373      5237      5656      5361 
dram[3]:      6619      6664      5202    131067      5040      4866      4847      4944      5110      5091      5106      5349      5381      5264      5690      5400 
dram[4]:      6617      6513      5240    129026      4912      4942      4858      4868      4867      4913      5073      5160      5183      5118      5632      5431 
dram[5]:      6574      6614      5260    131399      4958      4961      4876      4868      4878      4930      5080      5160      5191      5123      5666      5476 
dram[6]:      6527      6655      4979    128744      4867      4954      5088      4965      5026      5080      5106      5302      5182      5394      5528      5653 
dram[7]:      6502      6789      5072    129668      4900      4997      5088      4983      5026      5086      5106      5306      5200      5430      5569      5678 
dram[8]:      6590      6859      5190    126620      4930      4754      4886      4813      4947      5148      5120      5239      5166      5255      5488      5444 
dram[9]:      6660      6811      5216    131184      4966      4788      4890      4814      4981      5148      5138      5278      5173      5260      5529      5479 
dram[10]:      6500      6282      5296    129268      4886      4846      5022      5032      5154      5094      5260      5148      5454      5060      5630      5420 
dram[11]:      6503      5955      5286     18130      4941      4876      5037      5050      5158      5094      5270      5148      5482      5071      5657      5470 
dram[12]:      5442      5122      4144      3975      3940      4051      3892      3893      4077      4036      4337      4158      4319      4137      4617      4572 
dram[13]:      6410      6077      5111      4893      4947      5046      4889      4875      5088      4996      5340      5154      5338      5169      5620      5551 
dram[14]:      6534      6262      5161      5107      4933      5103      4980      5064      4979      5102      5216      5170      5257      5388      5857      5533 
dram[15]:      6524      6281      5158      5094      4946      5124      5004      5066      4996      5102      5230      5170      5285      5402      5848      5555 
dram[16]:      6759      6031      5257      5261      4859      5034      5066      4938      5230      5014      5124      5130      5332      5248      5595      5487 
dram[17]:      6749      6009      5236      5232      4887      5034      5074      4954      5244      5022      5158      5144      5331      5275      5604      5485 
dram[18]:      6574      6222      5062      5168      4858      4973      5008      4864      5090      4998      5096      5075      5254      5344      5623      5537 
dram[19]:      6479      6212      5032      5201      4867      4988      5038      4871      5109      5021      5096      5098      5267      5365      5674      5559 
dram[20]:      6707      6179      4952      5098      4799      4854      4950      5064      5076      5047      5146      5097      5192      5215      5713      5497 
dram[21]:      6746      6086      5045      5143      4827      4854      5009      5100      5080      5080      5146      5098      5208      5233      5712      5498 
dram[22]:      6631      6001      5025      5202      4914      4878      5002      4854      4918      5011      5128      5338      5209      5308      5479      5541 
dram[23]:      6613      5956      5013      5236      4942      4887      5031      4866      4926      5012      5128      5338      5209      5372      5484      5523 
dram[24]:      6431      6034      5079      5236      4862      5032      4884      4797      5098      4959      5290      5212      5292      5198      5524      5517 
dram[25]:      6422      6098      5104      5191      4888      5032      4884      4810      5098      5012      5290      5229      5321      5195      5581      5546 
dram[26]:      6569      6109      5196      5182      4932      4836      4946      4900      5082      5224      5028      5214      5155      5302      5573      5480 
dram[27]:      6593      6126    107509      5182      4932      4855      4956      4941      5129      5263      5029      5228      5189      5319      5613      5508 
dram[28]:      5482      5173    112930      4129      3918      4000      3948      3956      4246      4026      4214      4331      4126      4161      4527      4697 
dram[29]:      6517      6215    128530      5111      4934      4966      4935      4935      5240      5006      5214      5340      5176      5192      5543      5652 
dram[30]:      6574      6066    127995      5161      4918      4862      4944      5006      5006      5118      5128      5088      5316      5301      5387      5487 
dram[31]:      6537      6256    130352      5175      4938      4882      4976      5038      5016      5115      5135      5105      5320      5303      5444      5438 
total dram writes = 4649360
bank skew: 131399/3892 = 33.76
chip skew: 211640/68712 = 3.08
average mf latency per bank:
dram[0]:      23604     14871      2816      2608      2822      2877      2929      3088      2825      2887      2828      2809      2996      2882      3301      3530
dram[1]:      24775     14771      2959      2663      2918      2976      3038      3156      2940      3022      3044      2938      3228      3012      3420      3615
dram[2]:      30179     14450      2963      2548      2899      3055      3100      3191      2982      3053      3075      2977      3084      3203      3542      3597
dram[3]:      30906     14612      2752      2698      2767      2918      2936      2987      2789      2872      2866      2820      2882      3073      3420      3419
dram[4]:      31660     15045      2789      2618      2801      2933      2941      2976      2944      3039      2876      2942      2958      3079      3442      3573
dram[5]:      30574     14837      2797      2829      2834      2897      2911      2949      2923      2969      2852      2822      2963      2994      3401      3465
dram[6]:      28125     14991      2934      2816      2966      2949      2944      3001      2886      2921      2881      2821      2997      2937      3559      3409
dram[7]:      26702     14811      2901      2977      2894      2931      2890      3013      2847      2931      2847      2841      2967      2982      3394      3449
dram[8]:      25369     14755      2835      2892      2945      2977      2977      3056      2908      2837      2928      2857      3062      2971      3556      3485
dram[9]:      24118     14459      2849      2637      2949      3019      3037      3089      2894      2829      2919      2882      3063      3030      3579      3462
dram[10]:      28418     15181      2934      2530      3028      3046      3013      3064      2892      2936      2920      2905      2996      3094      3506      3547
dram[11]:      27926     15114      2860      3584      2942      2971      2933      3008      2834      2900      2850      2840      2950      2963      3378      3474
dram[12]:      33355     15246      2289      2266      2320      2237      2404      2353      2281      2312      2225      2184      2426      2334      2951      2921
dram[13]:      31046     15049      2949      2870      2896      2934      2952      3092      2869      3063      2800      2835      2951      2955      3543      3512
dram[14]:      29417     14489      3003      2830      3019      2834      3081      2877      2960      2824      2859      2796      3041      2891      3416      3432
dram[15]:      28184     14447      2927      2803      2987      2777      3030      2813      2903      2746      2802      2736      3004      2789      3389      3369
dram[16]:      19222     14869      2819      2767      2902      2853      2900      2929      2754      2861      2807      2855      2920      2901      3341      3397
dram[17]:      17789     15101      2894      2909      2936      2954      2983      3067      2844      3015      2937      2962      3093      3049      3381      3590
dram[18]:      14784     14858      2957      3029      2980      2988      3018      3102      2999      3110      2901      3117      3024      3149      3387      3630
dram[19]:      14098     14666      2768      2834      2796      2851      2858      2933      2813      2924      2753      2940      2800      2976      3282      3398
dram[20]:      13911     14683      2876      2740      2894      2867      2940      2892      2840      2907      2718      2839      2915      3009      3319      3421
dram[21]:      13896     14733      2888      2713      2911      2850      2953      2820      2867      2862      2774      2805      2929      2930      3391      3413
dram[22]:      13954     14883      2888      2708      2846      2863      2896      2943      2894      2885      2728      2681      2907      2834      3392      3401
dram[23]:      14051     15133      2900      2804      2876      2995      2919      3077      2893      2961      2779      2800      2946      3138      3440      3592
dram[24]:      14308     15024      2865      2801      2928      2965      2941      3100      2821      3016      2704      2850      2934      3191      3340      3595
dram[25]:      14407     14955      2944      2802      2989      2904      3038      3047      2897      2978      2762      2812      2980      3126      3521      3469
dram[26]:      14364     14936      3009      2819      3006      2940      3089      3080      3020      2881      2880      2804      3027      3102      3567      3425
dram[27]:      14837     14960      2510      2823      2995      2941      3058      3046      2968      2853      2888      2813      2985      3051      3543      3438
dram[28]:      15647     15307      2708      2232      2375      2275      2419      2327      2302      2344      2249      2199      2505      2561      2938      2978
dram[29]:      15088     14878      2684      2872      2940      2872      3037      2969      2785      2942      2817      2787      3096      3133      3526      3548
dram[30]:      14906     14978      2650      2874      2934      2924      3079      2988      2941      2954      2855      2852      2895      3067      3543      3557
dram[31]:      14851     14568      2718      2733      2875      2851      3055      2916      2907      2856      2822      2775      2872      3020      3535      3409
maximum mf latency per bank:
dram[0]:       9110      9809      9986     10343     10276     10281     10293     10303     10308     10353     10312     10314      8991      9695      8291     10635
dram[1]:       9112      9075      9428      9427     10274     10277     10293     10297     10307     10362     10311     10312      9981      9483      8493     11259
dram[2]:       9109      9321      9302      9782     10277     10283     10293     10302     10313     10360     10317     10318     10127      9786      9306     10998
dram[3]:       9108     10685      8101     10792     10274     10782     10293     10714     10308     10631     10311     10312      9428     11222     11129     11350
dram[4]:       9731     11354      8668     12488      9330     11803      9588     11748      9656     12342      9701     11659      9684     12309      9627     12402
dram[5]:      10442      9074      9679      9468      9677      9930     10294     10026      9744     10224      9866     10247     10296     10125     10370      9831
dram[6]:       9968      9976      9990      9997     10048     10189     10066     10201     10109     10297     10151     10215      9351     10048      9067      9741
dram[7]:       9840      9844     10283     10284     10299     10306     10316     10360     10305     10306     10164     10240      9831      9828      7753      9780
dram[8]:      10263      9707     10281     10285     10296     10303     10316     10357     10302     10331     10194     10260     10091     10565      9711      8771
dram[9]:      10812      9579     10318      9750     10149     10266     10743     10278     10268     10298     11076     10302     10911      9664     11069      9468
dram[10]:      10094     11410     10306     10884     10254     11997     10373     10160     10630     10482     10256     10974     10088      9813     10046     10798
dram[11]:       9739      9074     10277     10178     10294     10198     10295     10311     10278     10246      9815     10216      9550      7903      9430      9010
dram[12]:      10270      9787     13432     10201     10292     10281     11186     10315     12424     10353     10312     10314     10102      9467     10112      9602
dram[13]:       9259      9634     11943     10230     10291     10276     10334     10355     11731     10349     10313     10315      9344      9585      9369      9741
dram[14]:       9901      9072     10280     10255     10292     10275     10302     10362     10306     10318     10277     10279      9976      8659     10502      8975
dram[15]:      10772      9074     10152      9883     10928     10091     11773     10185     10204     10181     10146     10147     12266      8778     11729      9095
dram[16]:       9073      9072     10278      9989     10276     10281     10293     10303     10308     10353     10312     10314      8708      8384      9138      9033
dram[17]:       9075     10525      9739      9427     10273     10276     10292     10798     10306     10361     10310     10311      9959      9499      9563     10094
dram[18]:       9115     10854      9698      9303     10277     10754     10293     11239     10313     10360     10317     10318     10087      9675      9599      9734
dram[19]:       9071     10316      9094     11253     10274     12192     10293     10297     10308     10363     10311     10312      9641     11751      9911     10827
dram[20]:       9094     10669      9474     11407      9319     11487      9588     12024      9703     12132      9710     10398      9544     12250      8324     11752
dram[21]:       9752      9235     10108      9640      9509     11038      9671     10827      9730     11582      9748     10282     10005     11417      9658     10528
dram[22]:       9968      9976      9990      9997     10048     10202     10066     10201     10109     10297     10151     10220      9616      8668      8708      8598
dram[23]:       9840     10184     10751     11156     10299     11416     10316     10910     10305     10306     10164     11408      9998     11811      8316     11863
dram[24]:       9700     10772     10288     11590     10296     11546     11047     10553     10302     10330     10193     11205     10093     12255      7608     11145
dram[25]:      11664      9579     11291      9782     12557     10265     13272     10277     11225     10297     11584     10301     11623      8992     11921      8835
dram[26]:       9787      9072     10260     10146     10421      9982     11191     10147     10620     10319     10083     10291      9672      8684     11346     10105
dram[27]:      10122      9074     10277     10178     10294     10708     10295     10311     10278     10246      9831     10156      9436      7554      9666      8913
dram[28]:       9072      9072     12414     10201     10291     11029     10304     10311     10307     10601     10308     10608      9454      9277     10535      9240
dram[29]:       9074      9074     10273     10230     10291     10274     10302     10356     10306     10342     10308     10311      9576      9349      9842      9776
dram[30]:       9076      9805     10280     10255     10292     10275     10302     10362     10306     10310     10274     10277      8723     10687      9271     10653
dram[31]:       9342      9073     10791      9914     10186     10090     10221     10200     10204     10174     10141     10143      9265      8724      9256      8771
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=782283 n_act=6672 n_pre=6656 n_ref_event=0 n_req=140221 n_rd=58248 n_rd_L2_A=0 n_write=0 n_wr_bk=207258 bw_util=0.2513
n_activity=608656 dram_eff=0.4362
bk0: 3616a 1015034i bk1: 3648a 1011304i bk2: 3580a 1020453i bk3: 3620a 824037i bk4: 3664a 1021740i bk5: 3648a 1022007i bk6: 3556a 1024018i bk7: 3528a 1023889i bk8: 3600a 1023426i bk9: 3628a 1022926i bk10: 3680a 1025581i bk11: 3664a 1023456i bk12: 3680a 1017779i bk13: 3664a 1019222i bk14: 3728a 1010200i bk15: 3744a 1011363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952418
Row_Buffer_Locality_read = 0.943260
Row_Buffer_Locality_write = 0.958925
Bank_Level_Parallism = 1.687225
Bank_Level_Parallism_Col = 1.590150
Bank_Level_Parallism_Ready = 1.101365
write_to_read_ratio_blp_rw_average = 0.707497
GrpLevelPara = 1.424701 

BW Util details:
bwutil = 0.251269 
total_CMD = 1056660 
util_bw = 265506 
Wasted_Col = 258192 
Wasted_Row = 27708 
Idle = 505254 

BW Util Bottlenecks: 
RCDc_limit = 25815 
RCDWRc_limit = 20715 
WTRc_limit = 81822 
RTWc_limit = 53396 
CCDLc_limit = 219169 
rwq = 0 
CCDLc_limit_alone = 201580 
WTRc_limit_alone = 68565 
RTWc_limit_alone = 49064 

Commands details: 
total_CMD = 1056660 
n_nop = 782283 
Read = 58248 
Write = 0 
L2_Alloc = 0 
L2_WB = 207258 
n_act = 6672 
n_pre = 6656 
n_ref = 0 
n_req = 140221 
total_req = 265506 

Dual Bus Interface Util: 
issued_total_row = 13328 
issued_total_col = 265506 
Row_Bus_Util =  0.012613 
CoL_Bus_Util = 0.251269 
Either_Row_CoL_Bus_Util = 0.259664 
Issued_on_Two_Bus_Simul_Util = 0.004218 
issued_two_Eff = 0.016244 
queue_avg = 4.552953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55295
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=779507 n_act=6720 n_pre=6704 n_ref_event=0 n_req=142824 n_rd=58277 n_rd_L2_A=0 n_write=0 n_wr_bk=210001 bw_util=0.2539
n_activity=623001 dram_eff=0.4306
bk0: 3656a 1014878i bk1: 3628a 1010199i bk2: 3576a 1015969i bk3: 3648a 817442i bk4: 3600a 1021991i bk5: 3624a 1024544i bk6: 3576a 1023500i bk7: 3560a 1022587i bk8: 3652a 1024758i bk9: 3616a 1023876i bk10: 3688a 1022203i bk11: 3648a 1023024i bk12: 3648a 1013489i bk13: 3688a 1019020i bk14: 3705a 1008103i bk15: 3764a 1004459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952949
Row_Buffer_Locality_read = 0.943065
Row_Buffer_Locality_write = 0.959762
Bank_Level_Parallism = 1.722495
Bank_Level_Parallism_Col = 1.624868
Bank_Level_Parallism_Ready = 1.105715
write_to_read_ratio_blp_rw_average = 0.713500
GrpLevelPara = 1.436415 

BW Util details:
bwutil = 0.253892 
total_CMD = 1056660 
util_bw = 268278 
Wasted_Col = 261209 
Wasted_Row = 27462 
Idle = 499711 

BW Util Bottlenecks: 
RCDc_limit = 25424 
RCDWRc_limit = 20774 
WTRc_limit = 87185 
RTWc_limit = 60892 
CCDLc_limit = 221998 
rwq = 0 
CCDLc_limit_alone = 200383 
WTRc_limit_alone = 70444 
RTWc_limit_alone = 56018 

Commands details: 
total_CMD = 1056660 
n_nop = 779507 
Read = 58277 
Write = 0 
L2_Alloc = 0 
L2_WB = 210001 
n_act = 6720 
n_pre = 6704 
n_ref = 0 
n_req = 142824 
total_req = 268278 

Dual Bus Interface Util: 
issued_total_row = 13424 
issued_total_col = 268278 
Row_Bus_Util =  0.012704 
CoL_Bus_Util = 0.253892 
Either_Row_CoL_Bus_Util = 0.262292 
Issued_on_Two_Bus_Simul_Util = 0.004305 
issued_two_Eff = 0.016413 
queue_avg = 4.600838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.60084
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=781577 n_act=6781 n_pre=6765 n_ref_event=0 n_req=140481 n_rd=58412 n_rd_L2_A=0 n_write=0 n_wr_bk=207898 bw_util=0.252
n_activity=608538 dram_eff=0.4376
bk0: 3672a 1011531i bk1: 3640a 1009319i bk2: 3600a 1019379i bk3: 3652a 822154i bk4: 3616a 1021163i bk5: 3648a 1021911i bk6: 3576a 1023692i bk7: 3568a 1022376i bk8: 3640a 1025682i bk9: 3592a 1025565i bk10: 3664a 1023353i bk11: 3656a 1023962i bk12: 3688a 1017985i bk13: 3712a 1017061i bk14: 3704a 1012811i bk15: 3784a 1008243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951730
Row_Buffer_Locality_read = 0.941622
Row_Buffer_Locality_write = 0.958925
Bank_Level_Parallism = 1.708559
Bank_Level_Parallism_Col = 1.605222
Bank_Level_Parallism_Ready = 1.110356
write_to_read_ratio_blp_rw_average = 0.713786
GrpLevelPara = 1.424261 

BW Util details:
bwutil = 0.252030 
total_CMD = 1056660 
util_bw = 266310 
Wasted_Col = 257150 
Wasted_Row = 27211 
Idle = 505989 

BW Util Bottlenecks: 
RCDc_limit = 25675 
RCDWRc_limit = 20320 
WTRc_limit = 80710 
RTWc_limit = 56507 
CCDLc_limit = 219885 
rwq = 0 
CCDLc_limit_alone = 200440 
WTRc_limit_alone = 66144 
RTWc_limit_alone = 51628 

Commands details: 
total_CMD = 1056660 
n_nop = 781577 
Read = 58412 
Write = 0 
L2_Alloc = 0 
L2_WB = 207898 
n_act = 6781 
n_pre = 6765 
n_ref = 0 
n_req = 140481 
total_req = 266310 

Dual Bus Interface Util: 
issued_total_row = 13546 
issued_total_col = 266310 
Row_Bus_Util =  0.012820 
CoL_Bus_Util = 0.252030 
Either_Row_CoL_Bus_Util = 0.260333 
Issued_on_Two_Bus_Simul_Util = 0.004517 
issued_two_Eff = 0.017351 
queue_avg = 4.642918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.64292
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=777586 n_act=7031 n_pre=7015 n_ref_event=0 n_req=143310 n_rd=58201 n_rd_L2_A=0 n_write=0 n_wr_bk=211640 bw_util=0.2554
n_activity=627787 dram_eff=0.4298
bk0: 3632a 1006621i bk1: 3624a 1008449i bk2: 3576a 1017478i bk3: 3620a 813423i bk4: 3612a 1020448i bk5: 3656a 1018374i bk6: 3560a 1022553i bk7: 3560a 1020473i bk8: 3624a 1022589i bk9: 3600a 1021833i bk10: 3644a 1020954i bk11: 3648a 1019274i bk12: 3672a 1015975i bk13: 3716a 1013058i bk14: 3696a 1008576i bk15: 3761a 1003768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950939
Row_Buffer_Locality_read = 0.940018
Row_Buffer_Locality_write = 0.958406
Bank_Level_Parallism = 1.771201
Bank_Level_Parallism_Col = 1.672581
Bank_Level_Parallism_Ready = 1.110602
write_to_read_ratio_blp_rw_average = 0.702630
GrpLevelPara = 1.469696 

BW Util details:
bwutil = 0.255372 
total_CMD = 1056660 
util_bw = 269841 
Wasted_Col = 263551 
Wasted_Row = 28952 
Idle = 494316 

BW Util Bottlenecks: 
RCDc_limit = 26937 
RCDWRc_limit = 21604 
WTRc_limit = 98799 
RTWc_limit = 62667 
CCDLc_limit = 226787 
rwq = 0 
CCDLc_limit_alone = 200913 
WTRc_limit_alone = 78127 
RTWc_limit_alone = 57465 

Commands details: 
total_CMD = 1056660 
n_nop = 777586 
Read = 58201 
Write = 0 
L2_Alloc = 0 
L2_WB = 211640 
n_act = 7031 
n_pre = 7015 
n_ref = 0 
n_req = 143310 
total_req = 269841 

Dual Bus Interface Util: 
issued_total_row = 14046 
issued_total_col = 269841 
Row_Bus_Util =  0.013293 
CoL_Bus_Util = 0.255372 
Either_Row_CoL_Bus_Util = 0.264110 
Issued_on_Two_Bus_Simul_Util = 0.004555 
issued_two_Eff = 0.017246 
queue_avg = 5.222682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.22268
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=780995 n_act=7019 n_pre=7003 n_ref_event=0 n_req=140306 n_rd=58148 n_rd_L2_A=0 n_write=0 n_wr_bk=208353 bw_util=0.2522
n_activity=609551 dram_eff=0.4372
bk0: 3648a 1005438i bk1: 3616a 1008348i bk2: 3568a 1017715i bk3: 3600a 819431i bk4: 3616a 1024525i bk5: 3640a 1018175i bk6: 3560a 1020371i bk7: 3528a 1023418i bk8: 3648a 1025239i bk9: 3584a 1023059i bk10: 3660a 1021708i bk11: 3648a 1019751i bk12: 3680a 1015386i bk13: 3696a 1016643i bk14: 3728a 1010297i bk15: 3728a 1006244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949974
Row_Buffer_Locality_read = 0.939276
Row_Buffer_Locality_write = 0.957545
Bank_Level_Parallism = 1.751283
Bank_Level_Parallism_Col = 1.646734
Bank_Level_Parallism_Ready = 1.108551
write_to_read_ratio_blp_rw_average = 0.710633
GrpLevelPara = 1.457100 

BW Util details:
bwutil = 0.252211 
total_CMD = 1056660 
util_bw = 266501 
Wasted_Col = 259901 
Wasted_Row = 28116 
Idle = 502142 

BW Util Bottlenecks: 
RCDc_limit = 26958 
RCDWRc_limit = 21221 
WTRc_limit = 93243 
RTWc_limit = 56282 
CCDLc_limit = 224123 
rwq = 0 
CCDLc_limit_alone = 202981 
WTRc_limit_alone = 76682 
RTWc_limit_alone = 51701 

Commands details: 
total_CMD = 1056660 
n_nop = 780995 
Read = 58148 
Write = 0 
L2_Alloc = 0 
L2_WB = 208353 
n_act = 7019 
n_pre = 7003 
n_ref = 0 
n_req = 140306 
total_req = 266501 

Dual Bus Interface Util: 
issued_total_row = 14022 
issued_total_col = 266501 
Row_Bus_Util =  0.013270 
CoL_Bus_Util = 0.252211 
Either_Row_CoL_Bus_Util = 0.260883 
Issued_on_Two_Bus_Simul_Util = 0.004598 
issued_two_Eff = 0.017623 
queue_avg = 4.980352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.98035
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=778201 n_act=6949 n_pre=6933 n_ref_event=0 n_req=143351 n_rd=58181 n_rd_L2_A=0 n_write=0 n_wr_bk=211014 bw_util=0.2548
n_activity=629221 dram_eff=0.4278
bk0: 3632a 1007968i bk1: 3624a 1009597i bk2: 3576a 1016528i bk3: 3608a 815521i bk4: 3616a 1023314i bk5: 3624a 1021096i bk6: 3568a 1023156i bk7: 3524a 1024462i bk8: 3648a 1026312i bk9: 3600a 1025121i bk10: 3664a 1023463i bk11: 3656a 1020416i bk12: 3696a 1016813i bk13: 3696a 1019102i bk14: 3721a 1007955i bk15: 3728a 1007941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951525
Row_Buffer_Locality_read = 0.941269
Row_Buffer_Locality_write = 0.958530
Bank_Level_Parallism = 1.706165
Bank_Level_Parallism_Col = 1.606073
Bank_Level_Parallism_Ready = 1.102179
write_to_read_ratio_blp_rw_average = 0.714077
GrpLevelPara = 1.432170 

BW Util details:
bwutil = 0.254760 
total_CMD = 1056660 
util_bw = 269195 
Wasted_Col = 265030 
Wasted_Row = 29112 
Idle = 493323 

BW Util Bottlenecks: 
RCDc_limit = 26718 
RCDWRc_limit = 21866 
WTRc_limit = 88152 
RTWc_limit = 58694 
CCDLc_limit = 223516 
rwq = 0 
CCDLc_limit_alone = 203421 
WTRc_limit_alone = 72801 
RTWc_limit_alone = 53950 

Commands details: 
total_CMD = 1056660 
n_nop = 778201 
Read = 58181 
Write = 0 
L2_Alloc = 0 
L2_WB = 211014 
n_act = 6949 
n_pre = 6933 
n_ref = 0 
n_req = 143351 
total_req = 269195 

Dual Bus Interface Util: 
issued_total_row = 13882 
issued_total_col = 269195 
Row_Bus_Util =  0.013138 
CoL_Bus_Util = 0.254760 
Either_Row_CoL_Bus_Util = 0.263528 
Issued_on_Two_Bus_Simul_Util = 0.004370 
issued_two_Eff = 0.016584 
queue_avg = 4.840731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.84073
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=780158 n_act=6936 n_pre=6920 n_ref_event=0 n_req=140868 n_rd=58256 n_rd_L2_A=0 n_write=0 n_wr_bk=209050 bw_util=0.253
n_activity=610654 dram_eff=0.4377
bk0: 3632a 1008958i bk1: 3632a 1009451i bk2: 3596a 1019753i bk3: 3616a 819761i bk4: 3624a 1023299i bk5: 3648a 1020558i bk6: 3576a 1023351i bk7: 3560a 1022693i bk8: 3636a 1026827i bk9: 3592a 1024292i bk10: 3664a 1023812i bk11: 3664a 1021747i bk12: 3664a 1019973i bk13: 3696a 1018086i bk14: 3720a 1011113i bk15: 3736a 1010270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950762
Row_Buffer_Locality_read = 0.941517
Row_Buffer_Locality_write = 0.957282
Bank_Level_Parallism = 1.703910
Bank_Level_Parallism_Col = 1.598025
Bank_Level_Parallism_Ready = 1.104966
write_to_read_ratio_blp_rw_average = 0.719007
GrpLevelPara = 1.423357 

BW Util details:
bwutil = 0.252973 
total_CMD = 1056660 
util_bw = 267306 
Wasted_Col = 258476 
Wasted_Row = 27935 
Idle = 502943 

BW Util Bottlenecks: 
RCDc_limit = 26446 
RCDWRc_limit = 21774 
WTRc_limit = 81586 
RTWc_limit = 55094 
CCDLc_limit = 221644 
rwq = 0 
CCDLc_limit_alone = 202006 
WTRc_limit_alone = 66308 
RTWc_limit_alone = 50734 

Commands details: 
total_CMD = 1056660 
n_nop = 780158 
Read = 58256 
Write = 0 
L2_Alloc = 0 
L2_WB = 209050 
n_act = 6936 
n_pre = 6920 
n_ref = 0 
n_req = 140868 
total_req = 267306 

Dual Bus Interface Util: 
issued_total_row = 13856 
issued_total_col = 267306 
Row_Bus_Util =  0.013113 
CoL_Bus_Util = 0.252973 
Either_Row_CoL_Bus_Util = 0.261675 
Issued_on_Two_Bus_Simul_Util = 0.004410 
issued_two_Eff = 0.016853 
queue_avg = 4.898090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.89809
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=778670 n_act=7004 n_pre=6988 n_ref_event=0 n_req=142989 n_rd=58244 n_rd_L2_A=0 n_write=0 n_wr_bk=210400 bw_util=0.2542
n_activity=628371 dram_eff=0.4275
bk0: 3624a 1011729i bk1: 3616a 1009304i bk2: 3600a 1019928i bk3: 3628a 817915i bk4: 3632a 1022747i bk5: 3648a 1022078i bk6: 3576a 1020137i bk7: 3548a 1021920i bk8: 3628a 1024947i bk9: 3596a 1023012i bk10: 3664a 1020639i bk11: 3672a 1021354i bk12: 3656a 1019623i bk13: 3696a 1017229i bk14: 3720a 1010643i bk15: 3740a 1005608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951017
Row_Buffer_Locality_read = 0.940354
Row_Buffer_Locality_write = 0.958346
Bank_Level_Parallism = 1.709254
Bank_Level_Parallism_Col = 1.609944
Bank_Level_Parallism_Ready = 1.102470
write_to_read_ratio_blp_rw_average = 0.711111
GrpLevelPara = 1.427748 

BW Util details:
bwutil = 0.254239 
total_CMD = 1056660 
util_bw = 268644 
Wasted_Col = 264204 
Wasted_Row = 29231 
Idle = 494581 

BW Util Bottlenecks: 
RCDc_limit = 26808 
RCDWRc_limit = 21763 
WTRc_limit = 86900 
RTWc_limit = 60725 
CCDLc_limit = 224295 
rwq = 0 
CCDLc_limit_alone = 201931 
WTRc_limit_alone = 69147 
RTWc_limit_alone = 56114 

Commands details: 
total_CMD = 1056660 
n_nop = 778670 
Read = 58244 
Write = 0 
L2_Alloc = 0 
L2_WB = 210400 
n_act = 7004 
n_pre = 6988 
n_ref = 0 
n_req = 142989 
total_req = 268644 

Dual Bus Interface Util: 
issued_total_row = 13992 
issued_total_col = 268644 
Row_Bus_Util =  0.013242 
CoL_Bus_Util = 0.254239 
Either_Row_CoL_Bus_Util = 0.263084 
Issued_on_Two_Bus_Simul_Util = 0.004397 
issued_two_Eff = 0.016713 
queue_avg = 4.578147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57815
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=782706 n_act=6943 n_pre=6927 n_ref_event=0 n_req=139997 n_rd=58321 n_rd_L2_A=0 n_write=0 n_wr_bk=206449 bw_util=0.2506
n_activity=612383 dram_eff=0.4324
bk0: 3632a 1011005i bk1: 3616a 1011922i bk2: 3624a 1023152i bk3: 3600a 824356i bk4: 3624a 1023279i bk5: 3664a 1023143i bk6: 3568a 1022724i bk7: 3544a 1022305i bk8: 3616a 1024839i bk9: 3624a 1023165i bk10: 3672a 1019214i bk11: 3664a 1021346i bk12: 3673a 1021341i bk13: 3688a 1018183i bk14: 3760a 1011271i bk15: 3752a 1011980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950406
Row_Buffer_Locality_read = 0.941222
Row_Buffer_Locality_write = 0.956964
Bank_Level_Parallism = 1.688827
Bank_Level_Parallism_Col = 1.586717
Bank_Level_Parallism_Ready = 1.099509
write_to_read_ratio_blp_rw_average = 0.709500
GrpLevelPara = 1.414508 

BW Util details:
bwutil = 0.250573 
total_CMD = 1056660 
util_bw = 264770 
Wasted_Col = 258984 
Wasted_Row = 28897 
Idle = 504009 

BW Util Bottlenecks: 
RCDc_limit = 26564 
RCDWRc_limit = 21534 
WTRc_limit = 81592 
RTWc_limit = 53506 
CCDLc_limit = 221006 
rwq = 0 
CCDLc_limit_alone = 201421 
WTRc_limit_alone = 66329 
RTWc_limit_alone = 49184 

Commands details: 
total_CMD = 1056660 
n_nop = 782706 
Read = 58321 
Write = 0 
L2_Alloc = 0 
L2_WB = 206449 
n_act = 6943 
n_pre = 6927 
n_ref = 0 
n_req = 139997 
total_req = 264770 

Dual Bus Interface Util: 
issued_total_row = 13870 
issued_total_col = 264770 
Row_Bus_Util =  0.013126 
CoL_Bus_Util = 0.250573 
Either_Row_CoL_Bus_Util = 0.259264 
Issued_on_Two_Bus_Simul_Util = 0.004435 
issued_two_Eff = 0.017105 
queue_avg = 4.491872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49187
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=778003 n_act=7073 n_pre=7057 n_ref_event=0 n_req=143296 n_rd=58100 n_rd_L2_A=0 n_write=0 n_wr_bk=211315 bw_util=0.255
n_activity=628519 dram_eff=0.4287
bk0: 3608a 1007557i bk1: 3616a 1010065i bk2: 3592a 1019207i bk3: 3576a 815062i bk4: 3608a 1022114i bk5: 3648a 1021365i bk6: 3552a 1022643i bk7: 3544a 1022949i bk8: 3616a 1025187i bk9: 3620a 1024758i bk10: 3664a 1021906i bk11: 3652a 1022615i bk12: 3672a 1018128i bk13: 3676a 1014837i bk14: 3720a 1008453i bk15: 3736a 1008163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950641
Row_Buffer_Locality_read = 0.939432
Row_Buffer_Locality_write = 0.958284
Bank_Level_Parallism = 1.713928
Bank_Level_Parallism_Col = 1.607892
Bank_Level_Parallism_Ready = 1.105384
write_to_read_ratio_blp_rw_average = 0.714941
GrpLevelPara = 1.428472 

BW Util details:
bwutil = 0.254968 
total_CMD = 1056660 
util_bw = 269415 
Wasted_Col = 264874 
Wasted_Row = 28656 
Idle = 493715 

BW Util Bottlenecks: 
RCDc_limit = 26638 
RCDWRc_limit = 21805 
WTRc_limit = 85628 
RTWc_limit = 60500 
CCDLc_limit = 223338 
rwq = 0 
CCDLc_limit_alone = 203088 
WTRc_limit_alone = 70030 
RTWc_limit_alone = 55848 

Commands details: 
total_CMD = 1056660 
n_nop = 778003 
Read = 58100 
Write = 0 
L2_Alloc = 0 
L2_WB = 211315 
n_act = 7073 
n_pre = 7057 
n_ref = 0 
n_req = 143296 
total_req = 269415 

Dual Bus Interface Util: 
issued_total_row = 14130 
issued_total_col = 269415 
Row_Bus_Util =  0.013372 
CoL_Bus_Util = 0.254968 
Either_Row_CoL_Bus_Util = 0.263715 
Issued_on_Two_Bus_Simul_Util = 0.004626 
issued_two_Eff = 0.017541 
queue_avg = 4.713190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.71319
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=779981 n_act=7082 n_pre=7066 n_ref_event=0 n_req=141084 n_rd=58085 n_rd_L2_A=0 n_write=0 n_wr_bk=209352 bw_util=0.2531
n_activity=616760 dram_eff=0.4336
bk0: 3620a 1003303i bk1: 3624a 1009396i bk2: 3564a 1018126i bk3: 3592a 818518i bk4: 3612a 1021981i bk5: 3640a 1020449i bk6: 3544a 1022362i bk7: 3560a 1022476i bk8: 3628a 1023247i bk9: 3624a 1025355i bk10: 3636a 1022433i bk11: 3664a 1023722i bk12: 3680a 1016081i bk13: 3680a 1016671i bk14: 3688a 1009558i bk15: 3729a 1009328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949803
Row_Buffer_Locality_read = 0.938487
Row_Buffer_Locality_write = 0.957722
Bank_Level_Parallism = 1.726341
Bank_Level_Parallism_Col = 1.620495
Bank_Level_Parallism_Ready = 1.107588
write_to_read_ratio_blp_rw_average = 0.706528
GrpLevelPara = 1.438113 

BW Util details:
bwutil = 0.253097 
total_CMD = 1056660 
util_bw = 267437 
Wasted_Col = 262302 
Wasted_Row = 29037 
Idle = 497884 

BW Util Bottlenecks: 
RCDc_limit = 27127 
RCDWRc_limit = 21436 
WTRc_limit = 89850 
RTWc_limit = 54661 
CCDLc_limit = 225624 
rwq = 0 
CCDLc_limit_alone = 204732 
WTRc_limit_alone = 73766 
RTWc_limit_alone = 49853 

Commands details: 
total_CMD = 1056660 
n_nop = 779981 
Read = 58085 
Write = 0 
L2_Alloc = 0 
L2_WB = 209352 
n_act = 7082 
n_pre = 7066 
n_ref = 0 
n_req = 141084 
total_req = 267437 

Dual Bus Interface Util: 
issued_total_row = 14148 
issued_total_col = 267437 
Row_Bus_Util =  0.013389 
CoL_Bus_Util = 0.253097 
Either_Row_CoL_Bus_Util = 0.261843 
Issued_on_Two_Bus_Simul_Util = 0.004643 
issued_two_Eff = 0.017732 
queue_avg = 4.927719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92772
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=891028 n_act=7000 n_pre=6984 n_ref_event=0 n_req=98961 n_rd=58167 n_rd_L2_A=0 n_write=0 n_wr_bk=98128 bw_util=0.1479
n_activity=418199 dram_eff=0.3737
bk0: 3632a 1015332i bk1: 3620a 1019563i bk2: 3584a 1025893i bk3: 3595a 1001908i bk4: 3616a 1028321i bk5: 3640a 1027151i bk6: 3560a 1026100i bk7: 3560a 1028098i bk8: 3632a 1027730i bk9: 3620a 1027817i bk10: 3640a 1028861i bk11: 3660a 1029090i bk12: 3684a 1023671i bk13: 3696a 1025504i bk14: 3700a 1016869i bk15: 3728a 1016305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929265
Row_Buffer_Locality_read = 0.939278
Row_Buffer_Locality_write = 0.914988
Bank_Level_Parallism = 1.892453
Bank_Level_Parallism_Col = 1.746321
Bank_Level_Parallism_Ready = 1.172712
write_to_read_ratio_blp_rw_average = 0.597090
GrpLevelPara = 1.506588 

BW Util details:
bwutil = 0.147914 
total_CMD = 1056660 
util_bw = 156295 
Wasted_Col = 150533 
Wasted_Row = 29935 
Idle = 719897 

BW Util Bottlenecks: 
RCDc_limit = 28125 
RCDWRc_limit = 21248 
WTRc_limit = 38492 
RTWc_limit = 56573 
CCDLc_limit = 102781 
rwq = 0 
CCDLc_limit_alone = 92545 
WTRc_limit_alone = 32823 
RTWc_limit_alone = 52006 

Commands details: 
total_CMD = 1056660 
n_nop = 891028 
Read = 58167 
Write = 0 
L2_Alloc = 0 
L2_WB = 98128 
n_act = 7000 
n_pre = 6984 
n_ref = 0 
n_req = 98961 
total_req = 156295 

Dual Bus Interface Util: 
issued_total_row = 13984 
issued_total_col = 156295 
Row_Bus_Util =  0.013234 
CoL_Bus_Util = 0.147914 
Either_Row_CoL_Bus_Util = 0.156751 
Issued_on_Two_Bus_Simul_Util = 0.004398 
issued_two_Eff = 0.028056 
queue_avg = 2.151800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1518
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=920017 n_act=6951 n_pre=6935 n_ref_event=0 n_req=81671 n_rd=58273 n_rd_L2_A=0 n_write=0 n_wr_bk=68712 bw_util=0.1202
n_activity=343862 dram_eff=0.3693
bk0: 3616a 1018010i bk1: 3648a 1020655i bk2: 3568a 1027978i bk3: 3616a 1027475i bk4: 3628a 1028293i bk5: 3664a 1028493i bk6: 3560a 1029146i bk7: 3568a 1029297i bk8: 3624a 1029755i bk9: 3616a 1028941i bk10: 3652a 1028956i bk11: 3664a 1029515i bk12: 3696a 1026458i bk13: 3696a 1026429i bk14: 3745a 1019756i bk15: 3712a 1019093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914890
Row_Buffer_Locality_read = 0.940744
Row_Buffer_Locality_write = 0.850500
Bank_Level_Parallism = 1.996760
Bank_Level_Parallism_Col = 1.823300
Bank_Level_Parallism_Ready = 1.195653
write_to_read_ratio_blp_rw_average = 0.537710
GrpLevelPara = 1.542187 

BW Util details:
bwutil = 0.120176 
total_CMD = 1056660 
util_bw = 126985 
Wasted_Col = 129368 
Wasted_Row = 29100 
Idle = 771207 

BW Util Bottlenecks: 
RCDc_limit = 28212 
RCDWRc_limit = 21470 
WTRc_limit = 31238 
RTWc_limit = 56501 
CCDLc_limit = 85753 
rwq = 0 
CCDLc_limit_alone = 75821 
WTRc_limit_alone = 26279 
RTWc_limit_alone = 51528 

Commands details: 
total_CMD = 1056660 
n_nop = 920017 
Read = 58273 
Write = 0 
L2_Alloc = 0 
L2_WB = 68712 
n_act = 6951 
n_pre = 6935 
n_ref = 0 
n_req = 81671 
total_req = 126985 

Dual Bus Interface Util: 
issued_total_row = 13886 
issued_total_col = 126985 
Row_Bus_Util =  0.013141 
CoL_Bus_Util = 0.120176 
Either_Row_CoL_Bus_Util = 0.129316 
Issued_on_Two_Bus_Simul_Util = 0.004001 
issued_two_Eff = 0.030942 
queue_avg = 1.821834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82183
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=905049 n_act=6682 n_pre=6666 n_ref_event=0 n_req=89620 n_rd=58308 n_rd_L2_A=0 n_write=0 n_wr_bk=84504 bw_util=0.1352
n_activity=361288 dram_eff=0.3953
bk0: 3624a 1017410i bk1: 3648a 1019857i bk2: 3576a 1026803i bk3: 3616a 1026280i bk4: 3624a 1027506i bk5: 3656a 1027419i bk6: 3560a 1028494i bk7: 3576a 1028133i bk8: 3624a 1027972i bk9: 3624a 1027764i bk10: 3656a 1026854i bk11: 3664a 1027165i bk12: 3696a 1024391i bk13: 3696a 1024241i bk14: 3732a 1017487i bk15: 3736a 1015508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925441
Row_Buffer_Locality_read = 0.943661
Row_Buffer_Locality_write = 0.891511
Bank_Level_Parallism = 1.968608
Bank_Level_Parallism_Col = 1.813000
Bank_Level_Parallism_Ready = 1.191111
write_to_read_ratio_blp_rw_average = 0.555297
GrpLevelPara = 1.554842 

BW Util details:
bwutil = 0.135154 
total_CMD = 1056660 
util_bw = 142812 
Wasted_Col = 135839 
Wasted_Row = 27604 
Idle = 750405 

BW Util Bottlenecks: 
RCDc_limit = 26089 
RCDWRc_limit = 20651 
WTRc_limit = 37833 
RTWc_limit = 51691 
CCDLc_limit = 94901 
rwq = 0 
CCDLc_limit_alone = 85202 
WTRc_limit_alone = 32193 
RTWc_limit_alone = 47632 

Commands details: 
total_CMD = 1056660 
n_nop = 905049 
Read = 58308 
Write = 0 
L2_Alloc = 0 
L2_WB = 84504 
n_act = 6682 
n_pre = 6666 
n_ref = 0 
n_req = 89620 
total_req = 142812 

Dual Bus Interface Util: 
issued_total_row = 13348 
issued_total_col = 142812 
Row_Bus_Util =  0.012632 
CoL_Bus_Util = 0.135154 
Either_Row_CoL_Bus_Util = 0.143481 
Issued_on_Two_Bus_Simul_Util = 0.004305 
issued_two_Eff = 0.030004 
queue_avg = 1.993638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99364
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=904045 n_act=6660 n_pre=6644 n_ref_event=0 n_req=89767 n_rd=58057 n_rd_L2_A=0 n_write=0 n_wr_bk=85646 bw_util=0.136
n_activity=362648 dram_eff=0.3963
bk0: 3608a 1015218i bk1: 3616a 1020018i bk2: 3560a 1026591i bk3: 3608a 1026128i bk4: 3592a 1027655i bk5: 3640a 1027012i bk6: 3528a 1028086i bk7: 3572a 1027954i bk8: 3600a 1028917i bk9: 3592a 1027894i bk10: 3664a 1026586i bk11: 3664a 1027522i bk12: 3692a 1022917i bk13: 3672a 1025456i bk14: 3712a 1017738i bk15: 3737a 1019109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925808
Row_Buffer_Locality_read = 0.943866
Row_Buffer_Locality_write = 0.892747
Bank_Level_Parallism = 1.957169
Bank_Level_Parallism_Col = 1.807384
Bank_Level_Parallism_Ready = 1.182870
write_to_read_ratio_blp_rw_average = 0.563787
GrpLevelPara = 1.551752 

BW Util details:
bwutil = 0.135997 
total_CMD = 1056660 
util_bw = 143703 
Wasted_Col = 135748 
Wasted_Row = 27894 
Idle = 749315 

BW Util Bottlenecks: 
RCDc_limit = 25560 
RCDWRc_limit = 20696 
WTRc_limit = 36734 
RTWc_limit = 51413 
CCDLc_limit = 95617 
rwq = 0 
CCDLc_limit_alone = 85966 
WTRc_limit_alone = 31239 
RTWc_limit_alone = 47257 

Commands details: 
total_CMD = 1056660 
n_nop = 904045 
Read = 58057 
Write = 0 
L2_Alloc = 0 
L2_WB = 85646 
n_act = 6660 
n_pre = 6644 
n_ref = 0 
n_req = 89767 
total_req = 143703 

Dual Bus Interface Util: 
issued_total_row = 13304 
issued_total_col = 143703 
Row_Bus_Util =  0.012591 
CoL_Bus_Util = 0.135997 
Either_Row_CoL_Bus_Util = 0.144432 
Issued_on_Two_Bus_Simul_Util = 0.004156 
issued_two_Eff = 0.028778 
queue_avg = 2.098100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0981
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=904041 n_act=6583 n_pre=6567 n_ref_event=0 n_req=89885 n_rd=58080 n_rd_L2_A=0 n_write=0 n_wr_bk=85785 bw_util=0.1362
n_activity=361834 dram_eff=0.3976
bk0: 3600a 1016939i bk1: 3608a 1020493i bk2: 3560a 1026487i bk3: 3608a 1025375i bk4: 3608a 1027744i bk5: 3640a 1027648i bk6: 3544a 1028076i bk7: 3576a 1027227i bk8: 3604a 1029007i bk9: 3596a 1028120i bk10: 3664a 1026991i bk11: 3664a 1028104i bk12: 3688a 1024685i bk13: 3680a 1024817i bk14: 3720a 1017085i bk15: 3720a 1018402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926762
Row_Buffer_Locality_read = 0.944112
Row_Buffer_Locality_write = 0.895079
Bank_Level_Parallism = 1.948948
Bank_Level_Parallism_Col = 1.796550
Bank_Level_Parallism_Ready = 1.181768
write_to_read_ratio_blp_rw_average = 0.561309
GrpLevelPara = 1.542302 

BW Util details:
bwutil = 0.136151 
total_CMD = 1056660 
util_bw = 143865 
Wasted_Col = 136013 
Wasted_Row = 27593 
Idle = 749189 

BW Util Bottlenecks: 
RCDc_limit = 25663 
RCDWRc_limit = 20152 
WTRc_limit = 37151 
RTWc_limit = 50290 
CCDLc_limit = 96823 
rwq = 0 
CCDLc_limit_alone = 86285 
WTRc_limit_alone = 30989 
RTWc_limit_alone = 45914 

Commands details: 
total_CMD = 1056660 
n_nop = 904041 
Read = 58080 
Write = 0 
L2_Alloc = 0 
L2_WB = 85785 
n_act = 6583 
n_pre = 6567 
n_ref = 0 
n_req = 89885 
total_req = 143865 

Dual Bus Interface Util: 
issued_total_row = 13150 
issued_total_col = 143865 
Row_Bus_Util =  0.012445 
CoL_Bus_Util = 0.136151 
Either_Row_CoL_Bus_Util = 0.144435 
Issued_on_Two_Bus_Simul_Util = 0.004160 
issued_two_Eff = 0.028804 
queue_avg = 2.094408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09441
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=904641 n_act=6525 n_pre=6509 n_ref_event=0 n_req=89721 n_rd=58108 n_rd_L2_A=0 n_write=0 n_wr_bk=85365 bw_util=0.1358
n_activity=359934 dram_eff=0.3986
bk0: 3595a 1016086i bk1: 3616a 1020353i bk2: 3564a 1026005i bk3: 3600a 1026247i bk4: 3608a 1027495i bk5: 3656a 1027027i bk6: 3560a 1029156i bk7: 3584a 1028322i bk8: 3592a 1028177i bk9: 3600a 1028703i bk10: 3668a 1029047i bk11: 3656a 1027045i bk12: 3708a 1024732i bk13: 3677a 1024365i bk14: 3704a 1018819i bk15: 3720a 1018797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927275
Row_Buffer_Locality_read = 0.944448
Row_Buffer_Locality_write = 0.895707
Bank_Level_Parallism = 1.953473
Bank_Level_Parallism_Col = 1.797948
Bank_Level_Parallism_Ready = 1.185296
write_to_read_ratio_blp_rw_average = 0.562479
GrpLevelPara = 1.549600 

BW Util details:
bwutil = 0.135780 
total_CMD = 1056660 
util_bw = 143473 
Wasted_Col = 134865 
Wasted_Row = 26711 
Idle = 751611 

BW Util Bottlenecks: 
RCDc_limit = 25426 
RCDWRc_limit = 19641 
WTRc_limit = 35689 
RTWc_limit = 50560 
CCDLc_limit = 96212 
rwq = 0 
CCDLc_limit_alone = 86621 
WTRc_limit_alone = 30439 
RTWc_limit_alone = 46219 

Commands details: 
total_CMD = 1056660 
n_nop = 904641 
Read = 58108 
Write = 0 
L2_Alloc = 0 
L2_WB = 85365 
n_act = 6525 
n_pre = 6509 
n_ref = 0 
n_req = 89721 
total_req = 143473 

Dual Bus Interface Util: 
issued_total_row = 13034 
issued_total_col = 143473 
Row_Bus_Util =  0.012335 
CoL_Bus_Util = 0.135780 
Either_Row_CoL_Bus_Util = 0.143867 
Issued_on_Two_Bus_Simul_Util = 0.004247 
issued_two_Eff = 0.029523 
queue_avg = 2.051051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05105
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=904332 n_act=6434 n_pre=6418 n_ref_event=0 n_req=90089 n_rd=58404 n_rd_L2_A=0 n_write=0 n_wr_bk=85438 bw_util=0.1361
n_activity=358955 dram_eff=0.4007
bk0: 3632a 1016106i bk1: 3608a 1019748i bk2: 3608a 1026649i bk3: 3624a 1025726i bk4: 3656a 1027328i bk5: 3660a 1027574i bk6: 3544a 1029496i bk7: 3600a 1028267i bk8: 3624a 1027086i bk9: 3628a 1027564i bk10: 3684a 1029046i bk11: 3680a 1027848i bk12: 3712a 1024531i bk13: 3696a 1025666i bk14: 3744a 1017846i bk15: 3704a 1017215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928582
Row_Buffer_Locality_read = 0.944850
Row_Buffer_Locality_write = 0.898596
Bank_Level_Parallism = 1.965966
Bank_Level_Parallism_Col = 1.811973
Bank_Level_Parallism_Ready = 1.185363
write_to_read_ratio_blp_rw_average = 0.560601
GrpLevelPara = 1.555988 

BW Util details:
bwutil = 0.136129 
total_CMD = 1056660 
util_bw = 143842 
Wasted_Col = 134690 
Wasted_Row = 26129 
Idle = 751999 

BW Util Bottlenecks: 
RCDc_limit = 25111 
RCDWRc_limit = 19135 
WTRc_limit = 37484 
RTWc_limit = 50248 
CCDLc_limit = 95661 
rwq = 0 
CCDLc_limit_alone = 85994 
WTRc_limit_alone = 32086 
RTWc_limit_alone = 45979 

Commands details: 
total_CMD = 1056660 
n_nop = 904332 
Read = 58404 
Write = 0 
L2_Alloc = 0 
L2_WB = 85438 
n_act = 6434 
n_pre = 6418 
n_ref = 0 
n_req = 90089 
total_req = 143842 

Dual Bus Interface Util: 
issued_total_row = 12852 
issued_total_col = 143842 
Row_Bus_Util =  0.012163 
CoL_Bus_Util = 0.136129 
Either_Row_CoL_Bus_Util = 0.144160 
Issued_on_Two_Bus_Simul_Util = 0.004132 
issued_two_Eff = 0.028662 
queue_avg = 2.006454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00645
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=904742 n_act=6653 n_pre=6637 n_ref_event=0 n_req=89803 n_rd=58461 n_rd_L2_A=0 n_write=0 n_wr_bk=84746 bw_util=0.1355
n_activity=359271 dram_eff=0.3986
bk0: 3628a 1014448i bk1: 3616a 1019294i bk2: 3640a 1025552i bk3: 3612a 1025615i bk4: 3648a 1025486i bk5: 3672a 1027129i bk6: 3552a 1029422i bk7: 3616a 1027725i bk8: 3600a 1028392i bk9: 3628a 1027170i bk10: 3688a 1028494i bk11: 3688a 1027938i bk12: 3712a 1024781i bk13: 3696a 1024022i bk14: 3761a 1018074i bk15: 3704a 1018450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925916
Row_Buffer_Locality_read = 0.943364
Row_Buffer_Locality_write = 0.893370
Bank_Level_Parallism = 1.981025
Bank_Level_Parallism_Col = 1.825959
Bank_Level_Parallism_Ready = 1.188866
write_to_read_ratio_blp_rw_average = 0.560581
GrpLevelPara = 1.563036 

BW Util details:
bwutil = 0.135528 
total_CMD = 1056660 
util_bw = 143207 
Wasted_Col = 135047 
Wasted_Row = 26826 
Idle = 751580 

BW Util Bottlenecks: 
RCDc_limit = 25986 
RCDWRc_limit = 20037 
WTRc_limit = 37681 
RTWc_limit = 51783 
CCDLc_limit = 95054 
rwq = 0 
CCDLc_limit_alone = 85194 
WTRc_limit_alone = 32111 
RTWc_limit_alone = 47493 

Commands details: 
total_CMD = 1056660 
n_nop = 904742 
Read = 58461 
Write = 0 
L2_Alloc = 0 
L2_WB = 84746 
n_act = 6653 
n_pre = 6637 
n_ref = 0 
n_req = 89803 
total_req = 143207 

Dual Bus Interface Util: 
issued_total_row = 13290 
issued_total_col = 143207 
Row_Bus_Util =  0.012577 
CoL_Bus_Util = 0.135528 
Either_Row_CoL_Bus_Util = 0.143772 
Issued_on_Two_Bus_Simul_Util = 0.004333 
issued_two_Eff = 0.030141 
queue_avg = 2.068552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06855
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=904637 n_act=6734 n_pre=6718 n_ref_event=0 n_req=89603 n_rd=58160 n_rd_L2_A=0 n_write=0 n_wr_bk=84877 bw_util=0.1354
n_activity=359577 dram_eff=0.3978
bk0: 3616a 1016892i bk1: 3600a 1019738i bk2: 3624a 1025216i bk3: 3592a 1025869i bk4: 3616a 1026278i bk5: 3648a 1026847i bk6: 3520a 1028862i bk7: 3572a 1026935i bk8: 3592a 1027417i bk9: 3624a 1027453i bk10: 3680a 1027884i bk11: 3664a 1027346i bk12: 3688a 1023741i bk13: 3684a 1023876i bk14: 3736a 1018297i bk15: 3704a 1017427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924846
Row_Buffer_Locality_read = 0.942177
Row_Buffer_Locality_write = 0.892790
Bank_Level_Parallism = 1.979861
Bank_Level_Parallism_Col = 1.823638
Bank_Level_Parallism_Ready = 1.191629
write_to_read_ratio_blp_rw_average = 0.554661
GrpLevelPara = 1.567764 

BW Util details:
bwutil = 0.135367 
total_CMD = 1056660 
util_bw = 143037 
Wasted_Col = 135336 
Wasted_Row = 27752 
Idle = 750535 

BW Util Bottlenecks: 
RCDc_limit = 26822 
RCDWRc_limit = 20340 
WTRc_limit = 37181 
RTWc_limit = 50497 
CCDLc_limit = 94352 
rwq = 0 
CCDLc_limit_alone = 84932 
WTRc_limit_alone = 32110 
RTWc_limit_alone = 46148 

Commands details: 
total_CMD = 1056660 
n_nop = 904637 
Read = 58160 
Write = 0 
L2_Alloc = 0 
L2_WB = 84877 
n_act = 6734 
n_pre = 6718 
n_ref = 0 
n_req = 89603 
total_req = 143037 

Dual Bus Interface Util: 
issued_total_row = 13452 
issued_total_col = 143037 
Row_Bus_Util =  0.012731 
CoL_Bus_Util = 0.135367 
Either_Row_CoL_Bus_Util = 0.143871 
Issued_on_Two_Bus_Simul_Util = 0.004227 
issued_two_Eff = 0.029377 
queue_avg = 2.128574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12857
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=905052 n_act=6656 n_pre=6640 n_ref_event=0 n_req=89330 n_rd=58041 n_rd_L2_A=0 n_write=0 n_wr_bk=84586 bw_util=0.135
n_activity=356837 dram_eff=0.3997
bk0: 3600a 1017689i bk1: 3600a 1019879i bk2: 3600a 1027442i bk3: 3592a 1026434i bk4: 3632a 1027837i bk5: 3644a 1027910i bk6: 3504a 1028757i bk7: 3544a 1029016i bk8: 3584a 1028284i bk9: 3592a 1028912i bk10: 3680a 1027362i bk11: 3648a 1027470i bk12: 3700a 1025764i bk13: 3680a 1025042i bk14: 3736a 1016547i bk15: 3705a 1018313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925490
Row_Buffer_Locality_read = 0.942489
Row_Buffer_Locality_write = 0.893956
Bank_Level_Parallism = 1.934204
Bank_Level_Parallism_Col = 1.779054
Bank_Level_Parallism_Ready = 1.180408
write_to_read_ratio_blp_rw_average = 0.560336
GrpLevelPara = 1.538257 

BW Util details:
bwutil = 0.134979 
total_CMD = 1056660 
util_bw = 142627 
Wasted_Col = 135934 
Wasted_Row = 28145 
Idle = 749954 

BW Util Bottlenecks: 
RCDc_limit = 26765 
RCDWRc_limit = 20267 
WTRc_limit = 35905 
RTWc_limit = 48322 
CCDLc_limit = 95033 
rwq = 0 
CCDLc_limit_alone = 85763 
WTRc_limit_alone = 30509 
RTWc_limit_alone = 44448 

Commands details: 
total_CMD = 1056660 
n_nop = 905052 
Read = 58041 
Write = 0 
L2_Alloc = 0 
L2_WB = 84586 
n_act = 6656 
n_pre = 6640 
n_ref = 0 
n_req = 89330 
total_req = 142627 

Dual Bus Interface Util: 
issued_total_row = 13296 
issued_total_col = 142627 
Row_Bus_Util =  0.012583 
CoL_Bus_Util = 0.134979 
Either_Row_CoL_Bus_Util = 0.143479 
Issued_on_Two_Bus_Simul_Util = 0.004084 
issued_two_Eff = 0.028462 
queue_avg = 2.042883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04288
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=904825 n_act=6660 n_pre=6644 n_ref_event=0 n_req=89449 n_rd=58064 n_rd_L2_A=0 n_write=0 n_wr_bk=84865 bw_util=0.1353
n_activity=360570 dram_eff=0.3964
bk0: 3600a 1017067i bk1: 3592a 1021008i bk2: 3608a 1025225i bk3: 3600a 1026041i bk4: 3632a 1026739i bk5: 3648a 1027215i bk6: 3508a 1028311i bk7: 3532a 1028263i bk8: 3584a 1027789i bk9: 3600a 1028855i bk10: 3680a 1027970i bk11: 3648a 1027024i bk12: 3696a 1025011i bk13: 3696a 1025222i bk14: 3736a 1016954i bk15: 3704a 1019804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925544
Row_Buffer_Locality_read = 0.943166
Row_Buffer_Locality_write = 0.892942
Bank_Level_Parallism = 1.944934
Bank_Level_Parallism_Col = 1.789795
Bank_Level_Parallism_Ready = 1.187569
write_to_read_ratio_blp_rw_average = 0.558036
GrpLevelPara = 1.543587 

BW Util details:
bwutil = 0.135265 
total_CMD = 1056660 
util_bw = 142929 
Wasted_Col = 136824 
Wasted_Row = 27461 
Idle = 749446 

BW Util Bottlenecks: 
RCDc_limit = 26137 
RCDWRc_limit = 20599 
WTRc_limit = 36968 
RTWc_limit = 48862 
CCDLc_limit = 95932 
rwq = 0 
CCDLc_limit_alone = 86665 
WTRc_limit_alone = 31790 
RTWc_limit_alone = 44773 

Commands details: 
total_CMD = 1056660 
n_nop = 904825 
Read = 58064 
Write = 0 
L2_Alloc = 0 
L2_WB = 84865 
n_act = 6660 
n_pre = 6644 
n_ref = 0 
n_req = 89449 
total_req = 142929 

Dual Bus Interface Util: 
issued_total_row = 13304 
issued_total_col = 142929 
Row_Bus_Util =  0.012591 
CoL_Bus_Util = 0.135265 
Either_Row_CoL_Bus_Util = 0.143693 
Issued_on_Two_Bus_Simul_Util = 0.004162 
issued_two_Eff = 0.028966 
queue_avg = 2.066851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06685
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=905210 n_act=6685 n_pre=6669 n_ref_event=0 n_req=89346 n_rd=58103 n_rd_L2_A=0 n_write=0 n_wr_bk=84439 bw_util=0.1349
n_activity=356261 dram_eff=0.4001
bk0: 3624a 1016231i bk1: 3592a 1021210i bk2: 3596a 1025821i bk3: 3592a 1025075i bk4: 3624a 1028493i bk5: 3640a 1028555i bk6: 3536a 1028324i bk7: 3548a 1028561i bk8: 3572a 1028478i bk9: 3612a 1027974i bk10: 3688a 1029000i bk11: 3656a 1028515i bk12: 3676a 1024723i bk13: 3698a 1024300i bk14: 3745a 1019321i bk15: 3704a 1017852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925179
Row_Buffer_Locality_read = 0.942774
Row_Buffer_Locality_write = 0.892456
Bank_Level_Parallism = 1.938213
Bank_Level_Parallism_Col = 1.788948
Bank_Level_Parallism_Ready = 1.178537
write_to_read_ratio_blp_rw_average = 0.560638
GrpLevelPara = 1.544299 

BW Util details:
bwutil = 0.134899 
total_CMD = 1056660 
util_bw = 142542 
Wasted_Col = 135436 
Wasted_Row = 28218 
Idle = 750464 

BW Util Bottlenecks: 
RCDc_limit = 26517 
RCDWRc_limit = 20458 
WTRc_limit = 35833 
RTWc_limit = 49749 
CCDLc_limit = 95307 
rwq = 0 
CCDLc_limit_alone = 85505 
WTRc_limit_alone = 30154 
RTWc_limit_alone = 45626 

Commands details: 
total_CMD = 1056660 
n_nop = 905210 
Read = 58103 
Write = 0 
L2_Alloc = 0 
L2_WB = 84439 
n_act = 6685 
n_pre = 6669 
n_ref = 0 
n_req = 89346 
total_req = 142542 

Dual Bus Interface Util: 
issued_total_row = 13354 
issued_total_col = 142542 
Row_Bus_Util =  0.012638 
CoL_Bus_Util = 0.134899 
Either_Row_CoL_Bus_Util = 0.143329 
Issued_on_Two_Bus_Simul_Util = 0.004208 
issued_two_Eff = 0.029356 
queue_avg = 2.012788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01279
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=905159 n_act=6635 n_pre=6619 n_ref_event=0 n_req=89432 n_rd=58096 n_rd_L2_A=0 n_write=0 n_wr_bk=84536 bw_util=0.135
n_activity=360319 dram_eff=0.3958
bk0: 3616a 1017138i bk1: 3600a 1019588i bk2: 3580a 1026059i bk3: 3612a 1025286i bk4: 3632a 1027744i bk5: 3632a 1027398i bk6: 3528a 1026886i bk7: 3552a 1028412i bk8: 3576a 1028278i bk9: 3608a 1027422i bk10: 3688a 1027980i bk11: 3656a 1028081i bk12: 3672a 1024247i bk13: 3688a 1022814i bk14: 3752a 1020006i bk15: 3704a 1016723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925810
Row_Buffer_Locality_read = 0.942681
Row_Buffer_Locality_write = 0.894530
Bank_Level_Parallism = 1.961956
Bank_Level_Parallism_Col = 1.814176
Bank_Level_Parallism_Ready = 1.179427
write_to_read_ratio_blp_rw_average = 0.553078
GrpLevelPara = 1.553934 

BW Util details:
bwutil = 0.134984 
total_CMD = 1056660 
util_bw = 142632 
Wasted_Col = 135812 
Wasted_Row = 28357 
Idle = 749859 

BW Util Bottlenecks: 
RCDc_limit = 26370 
RCDWRc_limit = 20387 
WTRc_limit = 37430 
RTWc_limit = 50916 
CCDLc_limit = 96245 
rwq = 0 
CCDLc_limit_alone = 85809 
WTRc_limit_alone = 31738 
RTWc_limit_alone = 46172 

Commands details: 
total_CMD = 1056660 
n_nop = 905159 
Read = 58096 
Write = 0 
L2_Alloc = 0 
L2_WB = 84536 
n_act = 6635 
n_pre = 6619 
n_ref = 0 
n_req = 89432 
total_req = 142632 

Dual Bus Interface Util: 
issued_total_row = 13254 
issued_total_col = 142632 
Row_Bus_Util =  0.012543 
CoL_Bus_Util = 0.134984 
Either_Row_CoL_Bus_Util = 0.143377 
Issued_on_Two_Bus_Simul_Util = 0.004150 
issued_two_Eff = 0.028944 
queue_avg = 2.083700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0837
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=905202 n_act=6625 n_pre=6609 n_ref_event=0 n_req=89573 n_rd=58224 n_rd_L2_A=0 n_write=0 n_wr_bk=84445 bw_util=0.135
n_activity=358994 dram_eff=0.3974
bk0: 3624a 1017984i bk1: 3616a 1018319i bk2: 3608a 1027262i bk3: 3600a 1026796i bk4: 3648a 1028038i bk5: 3656a 1026813i bk6: 3532a 1028028i bk7: 3572a 1028688i bk8: 3576a 1028004i bk9: 3620a 1027621i bk10: 3688a 1028025i bk11: 3668a 1027550i bk12: 3688a 1025233i bk13: 3680a 1024091i bk14: 3744a 1017018i bk15: 3704a 1015532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926038
Row_Buffer_Locality_read = 0.942429
Row_Buffer_Locality_write = 0.895595
Bank_Level_Parallism = 1.966106
Bank_Level_Parallism_Col = 1.806217
Bank_Level_Parallism_Ready = 1.186130
write_to_read_ratio_blp_rw_average = 0.559796
GrpLevelPara = 1.539084 

BW Util details:
bwutil = 0.135019 
total_CMD = 1056660 
util_bw = 142669 
Wasted_Col = 136105 
Wasted_Row = 26973 
Idle = 750913 

BW Util Bottlenecks: 
RCDc_limit = 26189 
RCDWRc_limit = 19932 
WTRc_limit = 36023 
RTWc_limit = 51509 
CCDLc_limit = 96626 
rwq = 0 
CCDLc_limit_alone = 86391 
WTRc_limit_alone = 30303 
RTWc_limit_alone = 46994 

Commands details: 
total_CMD = 1056660 
n_nop = 905202 
Read = 58224 
Write = 0 
L2_Alloc = 0 
L2_WB = 84445 
n_act = 6625 
n_pre = 6609 
n_ref = 0 
n_req = 89573 
total_req = 142669 

Dual Bus Interface Util: 
issued_total_row = 13234 
issued_total_col = 142669 
Row_Bus_Util =  0.012524 
CoL_Bus_Util = 0.135019 
Either_Row_CoL_Bus_Util = 0.143337 
Issued_on_Two_Bus_Simul_Util = 0.004207 
issued_two_Eff = 0.029348 
queue_avg = 2.060668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06067
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=905031 n_act=6627 n_pre=6611 n_ref_event=0 n_req=89525 n_rd=58092 n_rd_L2_A=0 n_write=0 n_wr_bk=84701 bw_util=0.1351
n_activity=359384 dram_eff=0.3973
bk0: 3616a 1017828i bk1: 3616a 1020249i bk2: 3600a 1025359i bk3: 3592a 1027396i bk4: 3632a 1027495i bk5: 3628a 1028154i bk6: 3508a 1028583i bk7: 3592a 1028594i bk8: 3568a 1028014i bk9: 3600a 1028652i bk10: 3672a 1027444i bk11: 3668a 1027707i bk12: 3680a 1024652i bk13: 3680a 1023745i bk14: 3736a 1018527i bk15: 3704a 1018192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925976
Row_Buffer_Locality_read = 0.943142
Row_Buffer_Locality_write = 0.894251
Bank_Level_Parallism = 1.946084
Bank_Level_Parallism_Col = 1.791190
Bank_Level_Parallism_Ready = 1.181402
write_to_read_ratio_blp_rw_average = 0.558929
GrpLevelPara = 1.538213 

BW Util details:
bwutil = 0.135136 
total_CMD = 1056660 
util_bw = 142793 
Wasted_Col = 135322 
Wasted_Row = 27881 
Idle = 750664 

BW Util Bottlenecks: 
RCDc_limit = 26042 
RCDWRc_limit = 20042 
WTRc_limit = 35643 
RTWc_limit = 48715 
CCDLc_limit = 95352 
rwq = 0 
CCDLc_limit_alone = 85763 
WTRc_limit_alone = 30315 
RTWc_limit_alone = 44454 

Commands details: 
total_CMD = 1056660 
n_nop = 905031 
Read = 58092 
Write = 0 
L2_Alloc = 0 
L2_WB = 84701 
n_act = 6627 
n_pre = 6611 
n_ref = 0 
n_req = 89525 
total_req = 142793 

Dual Bus Interface Util: 
issued_total_row = 13238 
issued_total_col = 142793 
Row_Bus_Util =  0.012528 
CoL_Bus_Util = 0.135136 
Either_Row_CoL_Bus_Util = 0.143498 
Issued_on_Two_Bus_Simul_Util = 0.004166 
issued_two_Eff = 0.029031 
queue_avg = 2.052353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05235
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=904835 n_act=6746 n_pre=6730 n_ref_event=0 n_req=89459 n_rd=58040 n_rd_L2_A=0 n_write=0 n_wr_bk=84728 bw_util=0.1351
n_activity=360944 dram_eff=0.3955
bk0: 3600a 1016545i bk1: 3612a 1019299i bk2: 3600a 1024449i bk3: 3592a 1026668i bk4: 3624a 1026354i bk5: 3632a 1028014i bk6: 3508a 1028446i bk7: 3588a 1028331i bk8: 3568a 1028253i bk9: 3584a 1027834i bk10: 3664a 1026989i bk11: 3656a 1028851i bk12: 3684a 1025641i bk13: 3688a 1022233i bk14: 3736a 1016989i bk15: 3704a 1015882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924591
Row_Buffer_Locality_read = 0.941110
Row_Buffer_Locality_write = 0.894077
Bank_Level_Parallism = 1.960600
Bank_Level_Parallism_Col = 1.812156
Bank_Level_Parallism_Ready = 1.195562
write_to_read_ratio_blp_rw_average = 0.558209
GrpLevelPara = 1.557327 

BW Util details:
bwutil = 0.135113 
total_CMD = 1056660 
util_bw = 142768 
Wasted_Col = 137330 
Wasted_Row = 28604 
Idle = 747958 

BW Util Bottlenecks: 
RCDc_limit = 27545 
RCDWRc_limit = 20569 
WTRc_limit = 36776 
RTWc_limit = 52581 
CCDLc_limit = 95365 
rwq = 0 
CCDLc_limit_alone = 85463 
WTRc_limit_alone = 31515 
RTWc_limit_alone = 47940 

Commands details: 
total_CMD = 1056660 
n_nop = 904835 
Read = 58040 
Write = 0 
L2_Alloc = 0 
L2_WB = 84728 
n_act = 6746 
n_pre = 6730 
n_ref = 0 
n_req = 89459 
total_req = 142768 

Dual Bus Interface Util: 
issued_total_row = 13476 
issued_total_col = 142768 
Row_Bus_Util =  0.012753 
CoL_Bus_Util = 0.135113 
Either_Row_CoL_Bus_Util = 0.143684 
Issued_on_Two_Bus_Simul_Util = 0.004182 
issued_two_Eff = 0.029106 
queue_avg = 2.143247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14325
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=802101 n_act=6914 n_pre=6898 n_ref_event=0 n_req=128833 n_rd=58082 n_rd_L2_A=0 n_write=0 n_wr_bk=187372 bw_util=0.2323
n_activity=563635 dram_eff=0.4355
bk0: 3608a 1009991i bk1: 3616a 1014266i bk2: 3608a 852831i bk3: 3600a 1017908i bk4: 3616a 1018430i bk5: 3632a 1020071i bk6: 3516a 1016678i bk7: 3568a 1018094i bk8: 3584a 1018038i bk9: 3588a 1020168i bk10: 3674a 1017153i bk11: 3664a 1020163i bk12: 3680a 1013245i bk13: 3688a 1011530i bk14: 3736a 1007379i bk15: 3704a 1006888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946334
Row_Buffer_Locality_read = 0.940498
Row_Buffer_Locality_write = 0.951124
Bank_Level_Parallism = 1.859688
Bank_Level_Parallism_Col = 1.759952
Bank_Level_Parallism_Ready = 1.117598
write_to_read_ratio_blp_rw_average = 0.658759
GrpLevelPara = 1.537482 

BW Util details:
bwutil = 0.232292 
total_CMD = 1056660 
util_bw = 245454 
Wasted_Col = 238357 
Wasted_Row = 28404 
Idle = 544445 

BW Util Bottlenecks: 
RCDc_limit = 26893 
RCDWRc_limit = 21119 
WTRc_limit = 106231 
RTWc_limit = 54476 
CCDLc_limit = 209052 
rwq = 0 
CCDLc_limit_alone = 183414 
WTRc_limit_alone = 84723 
RTWc_limit_alone = 50346 

Commands details: 
total_CMD = 1056660 
n_nop = 802101 
Read = 58082 
Write = 0 
L2_Alloc = 0 
L2_WB = 187372 
n_act = 6914 
n_pre = 6898 
n_ref = 0 
n_req = 128833 
total_req = 245454 

Dual Bus Interface Util: 
issued_total_row = 13812 
issued_total_col = 245454 
Row_Bus_Util =  0.013071 
CoL_Bus_Util = 0.232292 
Either_Row_CoL_Bus_Util = 0.240909 
Issued_on_Two_Bus_Simul_Util = 0.004455 
issued_two_Eff = 0.018491 
queue_avg = 6.061988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.06199
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=810792 n_act=7180 n_pre=7164 n_ref_event=0 n_req=127339 n_rd=58380 n_rd_L2_A=0 n_write=0 n_wr_bk=177864 bw_util=0.2236
n_activity=556979 dram_eff=0.4242
bk0: 3632a 1007987i bk1: 3632a 1010636i bk2: 3632a 847351i bk3: 3596a 1016612i bk4: 3672a 1013648i bk5: 3656a 1019730i bk6: 3544a 1014404i bk7: 3560a 1018580i bk8: 3648a 1020695i bk9: 3632a 1017789i bk10: 3680a 1019388i bk11: 3688a 1018411i bk12: 3672a 1010230i bk13: 3680a 1011242i bk14: 3744a 1010370i bk15: 3712a 1005501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943615
Row_Buffer_Locality_read = 0.939174
Row_Buffer_Locality_write = 0.947375
Bank_Level_Parallism = 1.929679
Bank_Level_Parallism_Col = 1.824593
Bank_Level_Parallism_Ready = 1.120160
write_to_read_ratio_blp_rw_average = 0.645234
GrpLevelPara = 1.586862 

BW Util details:
bwutil = 0.223576 
total_CMD = 1056660 
util_bw = 236244 
Wasted_Col = 237960 
Wasted_Row = 29157 
Idle = 553299 

BW Util Bottlenecks: 
RCDc_limit = 28265 
RCDWRc_limit = 21955 
WTRc_limit = 117044 
RTWc_limit = 59267 
CCDLc_limit = 207293 
rwq = 0 
CCDLc_limit_alone = 181033 
WTRc_limit_alone = 96013 
RTWc_limit_alone = 54038 

Commands details: 
total_CMD = 1056660 
n_nop = 810792 
Read = 58380 
Write = 0 
L2_Alloc = 0 
L2_WB = 177864 
n_act = 7180 
n_pre = 7164 
n_ref = 0 
n_req = 127339 
total_req = 236244 

Dual Bus Interface Util: 
issued_total_row = 14344 
issued_total_col = 236244 
Row_Bus_Util =  0.013575 
CoL_Bus_Util = 0.223576 
Either_Row_CoL_Bus_Util = 0.232684 
Issued_on_Two_Bus_Simul_Util = 0.004467 
issued_two_Eff = 0.019197 
queue_avg = 6.718950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.71895
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=780840 n_act=6907 n_pre=6891 n_ref_event=0 n_req=143017 n_rd=58340 n_rd_L2_A=0 n_write=0 n_wr_bk=208506 bw_util=0.2525
n_activity=623269 dram_eff=0.4281
bk0: 3632a 1005826i bk1: 3624a 1007178i bk2: 3640a 819599i bk3: 3588a 1019077i bk4: 3664a 1022817i bk5: 3656a 1022124i bk6: 3524a 1022961i bk7: 3560a 1021865i bk8: 3648a 1024612i bk9: 3624a 1023151i bk10: 3680a 1026240i bk11: 3688a 1023897i bk12: 3664a 1019273i bk13: 3684a 1018122i bk14: 3744a 1008684i bk15: 3720a 1010281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951705
Row_Buffer_Locality_read = 0.941790
Row_Buffer_Locality_write = 0.958537
Bank_Level_Parallism = 1.715427
Bank_Level_Parallism_Col = 1.612110
Bank_Level_Parallism_Ready = 1.106076
write_to_read_ratio_blp_rw_average = 0.713678
GrpLevelPara = 1.431909 

BW Util details:
bwutil = 0.252537 
total_CMD = 1056660 
util_bw = 266846 
Wasted_Col = 261332 
Wasted_Row = 27876 
Idle = 500606 

BW Util Bottlenecks: 
RCDc_limit = 26108 
RCDWRc_limit = 21245 
WTRc_limit = 84521 
RTWc_limit = 61422 
CCDLc_limit = 218665 
rwq = 0 
CCDLc_limit_alone = 200260 
WTRc_limit_alone = 71031 
RTWc_limit_alone = 56507 

Commands details: 
total_CMD = 1056660 
n_nop = 780840 
Read = 58340 
Write = 0 
L2_Alloc = 0 
L2_WB = 208506 
n_act = 6907 
n_pre = 6891 
n_ref = 0 
n_req = 143017 
total_req = 266846 

Dual Bus Interface Util: 
issued_total_row = 13798 
issued_total_col = 266846 
Row_Bus_Util =  0.013058 
CoL_Bus_Util = 0.252537 
Either_Row_CoL_Bus_Util = 0.261030 
Issued_on_Two_Bus_Simul_Util = 0.004565 
issued_two_Eff = 0.017490 
queue_avg = 4.310385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.31038
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=782024 n_act=6817 n_pre=6801 n_ref_event=0 n_req=140349 n_rd=58192 n_rd_L2_A=0 n_write=0 n_wr_bk=207357 bw_util=0.2513
n_activity=609557 dram_eff=0.4356
bk0: 3648a 1010501i bk1: 3628a 1015742i bk2: 3616a 821064i bk3: 3572a 1019811i bk4: 3664a 1021141i bk5: 3640a 1023558i bk6: 3504a 1022736i bk7: 3548a 1020429i bk8: 3632a 1023631i bk9: 3616a 1025046i bk10: 3656a 1023686i bk11: 3648a 1023519i bk12: 3672a 1019679i bk13: 3680a 1018436i bk14: 3732a 1012831i bk15: 3736a 1011489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951428
Row_Buffer_Locality_read = 0.942810
Row_Buffer_Locality_write = 0.957533
Bank_Level_Parallism = 1.685204
Bank_Level_Parallism_Col = 1.586384
Bank_Level_Parallism_Ready = 1.104165
write_to_read_ratio_blp_rw_average = 0.716868
GrpLevelPara = 1.415714 

BW Util details:
bwutil = 0.251310 
total_CMD = 1056660 
util_bw = 265549 
Wasted_Col = 259696 
Wasted_Row = 28759 
Idle = 502656 

BW Util Bottlenecks: 
RCDc_limit = 25907 
RCDWRc_limit = 21621 
WTRc_limit = 78532 
RTWc_limit = 56312 
CCDLc_limit = 220763 
rwq = 0 
CCDLc_limit_alone = 203027 
WTRc_limit_alone = 65362 
RTWc_limit_alone = 51746 

Commands details: 
total_CMD = 1056660 
n_nop = 782024 
Read = 58192 
Write = 0 
L2_Alloc = 0 
L2_WB = 207357 
n_act = 6817 
n_pre = 6801 
n_ref = 0 
n_req = 140349 
total_req = 265549 

Dual Bus Interface Util: 
issued_total_row = 13618 
issued_total_col = 265549 
Row_Bus_Util =  0.012888 
CoL_Bus_Util = 0.251310 
Either_Row_CoL_Bus_Util = 0.259910 
Issued_on_Two_Bus_Simul_Util = 0.004288 
issued_two_Eff = 0.016498 
queue_avg = 4.615000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.615
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056660 n_nop=779553 n_act=6805 n_pre=6789 n_ref_event=0 n_req=142791 n_rd=58133 n_rd_L2_A=0 n_write=0 n_wr_bk=210030 bw_util=0.2538
n_activity=625907 dram_eff=0.4284
bk0: 3640a 1008268i bk1: 3632a 1010621i bk2: 3612a 818400i bk3: 3572a 1017669i bk4: 3664a 1022033i bk5: 3640a 1020629i bk6: 3484a 1021800i bk7: 3544a 1023150i bk8: 3632a 1023236i bk9: 3616a 1023822i bk10: 3652a 1021311i bk11: 3644a 1023791i bk12: 3669a 1019438i bk13: 3676a 1015643i bk14: 3728a 1008092i bk15: 3728a 1008807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952343
Row_Buffer_Locality_read = 0.942442
Row_Buffer_Locality_write = 0.959141
Bank_Level_Parallism = 1.715916
Bank_Level_Parallism_Col = 1.618795
Bank_Level_Parallism_Ready = 1.101517
write_to_read_ratio_blp_rw_average = 0.710231
GrpLevelPara = 1.433424 

BW Util details:
bwutil = 0.253784 
total_CMD = 1056660 
util_bw = 268163 
Wasted_Col = 264515 
Wasted_Row = 28329 
Idle = 495653 

BW Util Bottlenecks: 
RCDc_limit = 25759 
RCDWRc_limit = 21233 
WTRc_limit = 90606 
RTWc_limit = 59428 
CCDLc_limit = 225995 
rwq = 0 
CCDLc_limit_alone = 203914 
WTRc_limit_alone = 73051 
RTWc_limit_alone = 54902 

Commands details: 
total_CMD = 1056660 
n_nop = 779553 
Read = 58133 
Write = 0 
L2_Alloc = 0 
L2_WB = 210030 
n_act = 6805 
n_pre = 6789 
n_ref = 0 
n_req = 142791 
total_req = 268163 

Dual Bus Interface Util: 
issued_total_row = 13594 
issued_total_col = 268163 
Row_Bus_Util =  0.012865 
CoL_Bus_Util = 0.253784 
Either_Row_CoL_Bus_Util = 0.262248 
Issued_on_Two_Bus_Simul_Util = 0.004401 
issued_two_Eff = 0.016781 
queue_avg = 4.828581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.82858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321025, Miss = 76481, Miss_rate = 0.238, Pending_hits = 183, Reservation_fails = 11935
L2_cache_bank[1]: Access = 498282, Miss = 76772, Miss_rate = 0.154, Pending_hits = 207, Reservation_fails = 13749
L2_cache_bank[2]: Access = 334052, Miss = 76462, Miss_rate = 0.229, Pending_hits = 209, Reservation_fails = 11287
L2_cache_bank[3]: Access = 511630, Miss = 76808, Miss_rate = 0.150, Pending_hits = 218, Reservation_fails = 9067
L2_cache_bank[4]: Access = 487381, Miss = 223195, Miss_rate = 0.458, Pending_hits = 199, Reservation_fails = 7703
L2_cache_bank[5]: Access = 493541, Miss = 76883, Miss_rate = 0.156, Pending_hits = 211, Reservation_fails = 11382
L2_cache_bank[6]: Access = 500102, Miss = 242801, Miss_rate = 0.486, Pending_hits = 228, Reservation_fails = 19204
L2_cache_bank[7]: Access = 518242, Miss = 76804, Miss_rate = 0.148, Pending_hits = 224, Reservation_fails = 16987
L2_cache_bank[8]: Access = 512617, Miss = 252212, Miss_rate = 0.492, Pending_hits = 224, Reservation_fails = 17130
L2_cache_bank[9]: Access = 502436, Miss = 76672, Miss_rate = 0.153, Pending_hits = 191, Reservation_fails = 12566
L2_cache_bank[10]: Access = 496527, Miss = 242889, Miss_rate = 0.489, Pending_hits = 232, Reservation_fails = 14929
L2_cache_bank[11]: Access = 522902, Miss = 76690, Miss_rate = 0.147, Pending_hits = 222, Reservation_fails = 12405
L2_cache_bank[12]: Access = 511363, Miss = 252205, Miss_rate = 0.493, Pending_hits = 196, Reservation_fails = 11967
L2_cache_bank[13]: Access = 504403, Miss = 76773, Miss_rate = 0.152, Pending_hits = 226, Reservation_fails = 17394
L2_cache_bank[14]: Access = 495332, Miss = 242876, Miss_rate = 0.490, Pending_hits = 223, Reservation_fails = 11075
L2_cache_bank[15]: Access = 523551, Miss = 76751, Miss_rate = 0.147, Pending_hits = 208, Reservation_fails = 13080
L2_cache_bank[16]: Access = 518977, Miss = 252268, Miss_rate = 0.486, Pending_hits = 225, Reservation_fails = 15565
L2_cache_bank[17]: Access = 506895, Miss = 76792, Miss_rate = 0.151, Pending_hits = 194, Reservation_fails = 11587
L2_cache_bank[18]: Access = 503766, Miss = 242807, Miss_rate = 0.482, Pending_hits = 218, Reservation_fails = 13774
L2_cache_bank[19]: Access = 513789, Miss = 76697, Miss_rate = 0.149, Pending_hits = 239, Reservation_fails = 12971
L2_cache_bank[20]: Access = 520573, Miss = 252032, Miss_rate = 0.484, Pending_hits = 190, Reservation_fails = 12923
L2_cache_bank[21]: Access = 493736, Miss = 76622, Miss_rate = 0.155, Pending_hits = 240, Reservation_fails = 15532
L2_cache_bank[22]: Access = 503848, Miss = 242752, Miss_rate = 0.482, Pending_hits = 200, Reservation_fails = 10163
L2_cache_bank[23]: Access = 272187, Miss = 76485, Miss_rate = 0.281, Pending_hits = 218, Reservation_fails = 12041
L2_cache_bank[24]: Access = 474596, Miss = 252088, Miss_rate = 0.531, Pending_hits = 229, Reservation_fails = 9704
L2_cache_bank[25]: Access = 172504, Miss = 76554, Miss_rate = 0.444, Pending_hits = 207, Reservation_fails = 14680
L2_cache_bank[26]: Access = 505359, Miss = 242742, Miss_rate = 0.480, Pending_hits = 207, Reservation_fails = 10413
L2_cache_bank[27]: Access = 219220, Miss = 76577, Miss_rate = 0.349, Pending_hits = 195, Reservation_fails = 11546
L2_cache_bank[28]: Access = 510390, Miss = 251912, Miss_rate = 0.494, Pending_hits = 210, Reservation_fails = 11463
L2_cache_bank[29]: Access = 218721, Miss = 76462, Miss_rate = 0.350, Pending_hits = 224, Reservation_fails = 13277
L2_cache_bank[30]: Access = 492138, Miss = 242643, Miss_rate = 0.493, Pending_hits = 198, Reservation_fails = 12709
L2_cache_bank[31]: Access = 218331, Miss = 76461, Miss_rate = 0.350, Pending_hits = 212, Reservation_fails = 13063
L2_cache_bank[32]: Access = 413869, Miss = 251946, Miss_rate = 0.609, Pending_hits = 202, Reservation_fails = 9365
L2_cache_bank[33]: Access = 218713, Miss = 76470, Miss_rate = 0.350, Pending_hits = 214, Reservation_fails = 11026
L2_cache_bank[34]: Access = 384731, Miss = 242863, Miss_rate = 0.631, Pending_hits = 210, Reservation_fails = 10709
L2_cache_bank[35]: Access = 218533, Miss = 76577, Miss_rate = 0.350, Pending_hits = 221, Reservation_fails = 11028
L2_cache_bank[36]: Access = 248052, Miss = 105973, Miss_rate = 0.427, Pending_hits = 198, Reservation_fails = 6475
L2_cache_bank[37]: Access = 218803, Miss = 76593, Miss_rate = 0.350, Pending_hits = 201, Reservation_fails = 9313
L2_cache_bank[38]: Access = 218964, Miss = 76794, Miss_rate = 0.351, Pending_hits = 217, Reservation_fails = 10333
L2_cache_bank[39]: Access = 218970, Miss = 76448, Miss_rate = 0.349, Pending_hits = 205, Reservation_fails = 13917
L2_cache_bank[40]: Access = 219780, Miss = 76737, Miss_rate = 0.349, Pending_hits = 198, Reservation_fails = 14951
L2_cache_bank[41]: Access = 219434, Miss = 76358, Miss_rate = 0.348, Pending_hits = 205, Reservation_fails = 11251
L2_cache_bank[42]: Access = 219704, Miss = 76753, Miss_rate = 0.349, Pending_hits = 213, Reservation_fails = 13132
L2_cache_bank[43]: Access = 219328, Miss = 76401, Miss_rate = 0.348, Pending_hits = 198, Reservation_fails = 9769
L2_cache_bank[44]: Access = 219545, Miss = 76747, Miss_rate = 0.350, Pending_hits = 233, Reservation_fails = 12932
L2_cache_bank[45]: Access = 218904, Miss = 76420, Miss_rate = 0.349, Pending_hits = 206, Reservation_fails = 10407
L2_cache_bank[46]: Access = 219643, Miss = 76758, Miss_rate = 0.349, Pending_hits = 212, Reservation_fails = 12181
L2_cache_bank[47]: Access = 219591, Miss = 76427, Miss_rate = 0.348, Pending_hits = 224, Reservation_fails = 15245
L2_cache_bank[48]: Access = 219598, Miss = 76813, Miss_rate = 0.350, Pending_hits = 202, Reservation_fails = 11042
L2_cache_bank[49]: Access = 220430, Miss = 76477, Miss_rate = 0.347, Pending_hits = 241, Reservation_fails = 16145
L2_cache_bank[50]: Access = 219916, Miss = 76727, Miss_rate = 0.349, Pending_hits = 189, Reservation_fails = 10937
L2_cache_bank[51]: Access = 220291, Miss = 76456, Miss_rate = 0.347, Pending_hits = 203, Reservation_fails = 10277
L2_cache_bank[52]: Access = 220084, Miss = 76686, Miss_rate = 0.348, Pending_hits = 222, Reservation_fails = 11517
L2_cache_bank[53]: Access = 220201, Miss = 76428, Miss_rate = 0.347, Pending_hits = 217, Reservation_fails = 11031
L2_cache_bank[54]: Access = 464056, Miss = 76718, Miss_rate = 0.165, Pending_hits = 217, Reservation_fails = 14962
L2_cache_bank[55]: Access = 219981, Miss = 76436, Miss_rate = 0.347, Pending_hits = 218, Reservation_fails = 14422
L2_cache_bank[56]: Access = 452790, Miss = 76896, Miss_rate = 0.170, Pending_hits = 216, Reservation_fails = 8786
L2_cache_bank[57]: Access = 173497, Miss = 76536, Miss_rate = 0.441, Pending_hits = 239, Reservation_fails = 16403
L2_cache_bank[58]: Access = 519176, Miss = 76831, Miss_rate = 0.148, Pending_hits = 189, Reservation_fails = 10608
L2_cache_bank[59]: Access = 219579, Miss = 76513, Miss_rate = 0.348, Pending_hits = 211, Reservation_fails = 8704
L2_cache_bank[60]: Access = 501506, Miss = 76754, Miss_rate = 0.153, Pending_hits = 199, Reservation_fails = 11698
L2_cache_bank[61]: Access = 219413, Miss = 76443, Miss_rate = 0.348, Pending_hits = 206, Reservation_fails = 12334
L2_cache_bank[62]: Access = 516435, Miss = 76697, Miss_rate = 0.149, Pending_hits = 211, Reservation_fails = 10880
L2_cache_bank[63]: Access = 219098, Miss = 76406, Miss_rate = 0.349, Pending_hits = 198, Reservation_fails = 10257
L2_total_cache_accesses = 23101031
L2_total_cache_misses = 7637250
L2_total_cache_miss_rate = 0.3306
L2_total_cache_pending_hits = 13542
L2_total_cache_reservation_fails = 785308
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1736559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 465585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 785308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1396693
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13713680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5606866
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3612379
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19488652
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 188457
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 596851
L2_cache_data_port_util = 0.187
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=29076839
icnt_total_pkts_simt_to_mem=29076839
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 29076839
Req_Network_cycles = 1407224
Req_Network_injected_packets_per_cycle =      20.6626 
Req_Network_conflicts_per_cycle =      22.7599
Req_Network_conflicts_per_cycle_util =      23.6263
Req_Bank_Level_Parallism =      21.4491
Req_Network_in_buffer_full_per_cycle =       6.7965
Req_Network_in_buffer_avg_util =     133.7937
Req_Network_out_buffer_full_per_cycle =       0.0454
Req_Network_out_buffer_avg_util =       4.1749

Reply_Network_injected_packets_num = 29076839
Reply_Network_cycles = 1407224
Reply_Network_injected_packets_per_cycle =       20.6626
Reply_Network_conflicts_per_cycle =       21.3764
Reply_Network_conflicts_per_cycle_util =      22.2007
Reply_Bank_Level_Parallism =      21.4593
Reply_Network_in_buffer_full_per_cycle =       0.0058
Reply_Network_in_buffer_avg_util =      30.6694
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2583
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 20 min, 53 sec (15653 sec)
gpgpu_simulation_rate = 246157 (inst/sec)
gpgpu_simulation_rate = 89 (cycle/sec)
gpgpu_silicon_slowdown = 12719101x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
