# Compile of alu.v was successful.
# Compile of alu_shift_md.v was successful.
# Compile of br_control.v was successful.
# Compile of branch_dec.v was successful.
# Compile of control.v was successful.
# Compile of datapath.v was successful.
# Compile of dec.v was successful.
# Compile of driver.v was successful.
# Compile of exe.v was successful.
# Compile of fetch.v was successful.
# Compile of forward.v was successful.
# Compile of hazard_detection.v was successful.
# Compile of mem.v was successful.
# Compile of memory.v was successful.
# Compile of mips.v was successful.
# Compile of multdiv.v was successful.
# Compile of RF.v was successful.
# Compile of shifter.v was successful.
# Compile of toplevel.v was successful.
# Compile of utilities.v was successful.
# 20 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.driver
# vsim -voptargs=+acc work.driver 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.driver(fast)
# Loading work.toplevel(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'toplevel' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT
# Loading work.mips(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.alu_shift_md(fast)
# Loading work.mux_2(fast)
# Loading work.mux_2(fast__1)
# Loading work.branch_dec(fast)
# Loading work.br_control(fast)
# Loading work.flip_flop_enable(fast)
# Loading work.flip_flop_enable_clear(fast)
# Loading work.flip_flop_enable_clear(fast__1)
# Loading work.flip_flop_enable(fast__1)
# Loading work.datapath(fast)
# Loading work.cnt_dp(fast)
# Loading work.ncompare_to_zero(fast)
# Loading work.compare_equal(fast)
# Loading work.mux_2(fast__2)
# Loading work.flip_flop_enable_clear(fast__2)
# Loading work.flip_flop_enable(fast__2)
# Loading work.forward(fast)
# Loading work.hazard_detection(fast)
# Loading work.flip_flop_reset(fast)
# Loading work.fetch(fast)
# Loading work.mux_4(fast)
# Loading work.flip_flop_enable(fast__3)
# Loading work.flip_flop_enable_clear(fast__3)
# Loading work.dec(fast)
# Loading work.RF(fast)
# Loading work.mux_2(fast__3)
# Loading work.extend_sign(fast)
# Loading work.compare_equal(fast__1)
# Loading work.compare_to_zero(fast)
# Loading work.compare_gt_zero(fast)
# Loading work.compare_lt_zero(fast)
# Loading work.mux_3(fast)
# Loading work.exe(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# Loading work.mux_3(fast__1)
# Loading work.mdunit(fast)
# Loading work.flip_flop_enable(fast__4)
# Loading work.flip_flop_enable(fast__5)
# Loading work.flip_flop_enable(fast__6)
# Loading work.flip_flop_enable(fast__7)
# Loading work.mem(fast)
# Loading work.decoder_2(fast)
# Loading work.mux_2(fast__4)
# Loading work.mux_3(fast__2)
# Loading work.mux_4(fast__1)
# Loading work.mux_2(fast__5)
# Loading work.extend_sign(fast__1)
# Loading work.memory(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/data
# Loading work.memory(fast__1)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/instr
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd0'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd1'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'd'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'q'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/mips.v(106): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'byte_en_M'.
#         Region: /driver/DUT/proc/dp
add wave \
{sim:/driver/DUT/proc/clk } \
{sim:/driver/DUT/proc/reset } \
{sim:/driver/DUT/proc/pc_F } 
run -all
# using file data.txt
# using file shift
# Unexpected output for k =           0, addr: 14, expected:         21, got :          1
# Unexpected output for k =           1, addr: 00, expected:         55, got :          1
# Break in Module driver at H:/course/spring2010/ece554-group2/git/mipstest/driver.v line 76
# Can't move the Now cursor.
add wave sim:/driver/DUT/proc/dp/exe/shifter/*
restart
# Loading work.driver(fast)
# Loading work.toplevel(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'toplevel' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT
# Loading work.mips(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.alu_shift_md(fast)
# Loading work.mux_2(fast)
# Loading work.mux_2(fast__1)
# Loading work.branch_dec(fast)
# Loading work.br_control(fast)
# Loading work.flip_flop_enable(fast)
# Loading work.flip_flop_enable_clear(fast)
# Loading work.flip_flop_enable_clear(fast__1)
# Loading work.flip_flop_enable(fast__1)
# Loading work.datapath(fast)
# Loading work.cnt_dp(fast)
# Loading work.ncompare_to_zero(fast)
# Loading work.compare_equal(fast)
# Loading work.mux_2(fast__2)
# Loading work.flip_flop_enable_clear(fast__2)
# Loading work.flip_flop_enable(fast__2)
# Loading work.forward(fast)
# Loading work.hazard_detection(fast)
# Loading work.flip_flop_reset(fast)
# Loading work.fetch(fast)
# Loading work.mux_4(fast)
# Loading work.flip_flop_enable(fast__3)
# Loading work.flip_flop_enable_clear(fast__3)
# Loading work.dec(fast)
# Loading work.RF(fast)
# Loading work.mux_2(fast__3)
# Loading work.extend_sign(fast)
# Loading work.compare_equal(fast__1)
# Loading work.compare_to_zero(fast)
# Loading work.compare_gt_zero(fast)
# Loading work.compare_lt_zero(fast)
# Loading work.mux_3(fast)
# Loading work.exe(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# Loading work.mux_3(fast__1)
# Loading work.mdunit(fast)
# Loading work.flip_flop_enable(fast__4)
# Loading work.flip_flop_enable(fast__5)
# Loading work.flip_flop_enable(fast__6)
# Loading work.flip_flop_enable(fast__7)
# Loading work.mem(fast)
# Loading work.decoder_2(fast)
# Loading work.mux_2(fast__4)
# Loading work.mux_3(fast__2)
# Loading work.mux_4(fast__1)
# Loading work.mux_2(fast__5)
# Loading work.extend_sign(fast__1)
# Loading work.memory(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/data
# Loading work.memory(fast__1)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/instr
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd0'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd1'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'd'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'q'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/mips.v(106): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'byte_en_M'.
#         Region: /driver/DUT/proc/dp
run -all
# using file data.txt
# using file shift
# Unexpected output for k =           0, addr: 14, expected:         21, got :          1
# Unexpected output for k =           1, addr: 00, expected:         55, got :          1
# Break in Module driver at H:/course/spring2010/ece554-group2/git/mipstest/driver.v line 76
quit -sim
# Compile of alu.v was successful.
# Compile of alu_shift_md.v was successful.
# Compile of br_control.v was successful.
# Compile of branch_dec.v was successful.
# Compile of control.v was successful.
# Compile of datapath.v was successful.
# Compile of dec.v was successful.
# Compile of driver.v was successful.
# Compile of exe.v was successful.
# Compile of fetch.v was successful.
# Compile of forward.v was successful.
# Compile of hazard_detection.v was successful.
# Compile of mem.v was successful.
# Compile of memory.v was successful.
# Compile of mips.v was successful.
# Compile of multdiv.v was successful.
# Compile of RF.v was successful.
# Compile of shifter.v was successful.
# Compile of toplevel.v was successful.
# Compile of utilities.v was successful.
# 20 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.driver
# vsim -voptargs=+acc work.driver 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.driver(fast)
# Loading work.toplevel(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'toplevel' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT
# Loading work.mips(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.alu_shift_md(fast)
# Loading work.mux_2(fast)
# Loading work.mux_2(fast__1)
# Loading work.branch_dec(fast)
# Loading work.br_control(fast)
# Loading work.flip_flop_enable(fast)
# Loading work.flip_flop_enable_clear(fast)
# Loading work.flip_flop_enable_clear(fast__1)
# Loading work.flip_flop_enable(fast__1)
# Loading work.datapath(fast)
# Loading work.cnt_dp(fast)
# Loading work.ncompare_to_zero(fast)
# Loading work.compare_equal(fast)
# Loading work.mux_2(fast__2)
# Loading work.flip_flop_enable_clear(fast__2)
# Loading work.flip_flop_enable(fast__2)
# Loading work.forward(fast)
# Loading work.hazard_detection(fast)
# Loading work.flip_flop_reset(fast)
# Loading work.fetch(fast)
# Loading work.mux_4(fast)
# Loading work.flip_flop_enable(fast__3)
# Loading work.flip_flop_enable_clear(fast__3)
# Loading work.dec(fast)
# Loading work.RF(fast)
# Loading work.mux_2(fast__3)
# Loading work.extend_sign(fast)
# Loading work.compare_equal(fast__1)
# Loading work.compare_to_zero(fast)
# Loading work.compare_gt_zero(fast)
# Loading work.compare_lt_zero(fast)
# Loading work.mux_3(fast)
# Loading work.exe(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# Loading work.mux_3(fast__1)
# Loading work.mdunit(fast)
# Loading work.flip_flop_enable(fast__4)
# Loading work.flip_flop_enable(fast__5)
# Loading work.flip_flop_enable(fast__6)
# Loading work.flip_flop_enable(fast__7)
# Loading work.mem(fast)
# Loading work.decoder_2(fast)
# Loading work.mux_2(fast__4)
# Loading work.mux_3(fast__2)
# Loading work.mux_4(fast__1)
# Loading work.mux_2(fast__5)
# Loading work.extend_sign(fast__1)
# Loading work.memory(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/data
# Loading work.memory(fast__1)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/instr
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd0'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd1'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'd'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'q'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/mips.v(106): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'byte_en_M'.
#         Region: /driver/DUT/proc/dp
add wave \
{sim:/driver/DUT/proc/clk } \
{sim:/driver/DUT/proc/reset } \
{sim:/driver/DUT/proc/pc_F } 
run -all
# using file data.txt
# using file shift
# Unexpected output for k =           0, addr: 14, expected:         21, got :          1
# Unexpected output for k =           1, addr: 00, expected:         55, got :          1
# Break in Module driver at H:/course/spring2010/ece554-group2/git/mipstest/driver.v line 76
add wave \
{sim:/driver/DUT/proc/dp/exe/shifter/result } 
restart
# Loading work.driver(fast)
# Loading work.toplevel(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'toplevel' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT
# Loading work.mips(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.alu_shift_md(fast)
# Loading work.mux_2(fast)
# Loading work.mux_2(fast__1)
# Loading work.branch_dec(fast)
# Loading work.br_control(fast)
# Loading work.flip_flop_enable(fast)
# Loading work.flip_flop_enable_clear(fast)
# Loading work.flip_flop_enable_clear(fast__1)
# Loading work.flip_flop_enable(fast__1)
# Loading work.datapath(fast)
# Loading work.cnt_dp(fast)
# Loading work.ncompare_to_zero(fast)
# Loading work.compare_equal(fast)
# Loading work.mux_2(fast__2)
# Loading work.flip_flop_enable_clear(fast__2)
# Loading work.flip_flop_enable(fast__2)
# Loading work.forward(fast)
# Loading work.hazard_detection(fast)
# Loading work.flip_flop_reset(fast)
# Loading work.fetch(fast)
# Loading work.mux_4(fast)
# Loading work.flip_flop_enable(fast__3)
# Loading work.flip_flop_enable_clear(fast__3)
# Loading work.dec(fast)
# Loading work.RF(fast)
# Loading work.mux_2(fast__3)
# Loading work.extend_sign(fast)
# Loading work.compare_equal(fast__1)
# Loading work.compare_to_zero(fast)
# Loading work.compare_gt_zero(fast)
# Loading work.compare_lt_zero(fast)
# Loading work.mux_3(fast)
# Loading work.exe(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# Loading work.mux_3(fast__1)
# Loading work.mdunit(fast)
# Loading work.flip_flop_enable(fast__4)
# Loading work.flip_flop_enable(fast__5)
# Loading work.flip_flop_enable(fast__6)
# Loading work.flip_flop_enable(fast__7)
# Loading work.mem(fast)
# Loading work.decoder_2(fast)
# Loading work.mux_2(fast__4)
# Loading work.mux_3(fast__2)
# Loading work.mux_4(fast__1)
# Loading work.mux_2(fast__5)
# Loading work.extend_sign(fast__1)
# Loading work.memory(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/data
# Loading work.memory(fast__1)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/instr
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd0'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd1'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'd'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'q'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/mips.v(106): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'byte_en_M'.
#         Region: /driver/DUT/proc/dp
run -all
# using file data.txt
# using file shift
# Unexpected output for k =           0, addr: 14, expected:         21, got :          1
# Unexpected output for k =           1, addr: 00, expected:         55, got :          1
# Break in Module driver at H:/course/spring2010/ece554-group2/git/mipstest/driver.v line 76
# Compile of alu.v was successful.
# Compile of alu_shift_md.v was successful.
# Compile of br_control.v was successful.
# Compile of branch_dec.v was successful.
# Compile of control.v was successful.
# Compile of datapath.v was successful.
# Compile of dec.v was successful.
# Compile of driver.v was successful.
# Compile of exe.v was successful.
# Compile of fetch.v was successful.
# Compile of forward.v was successful.
# Compile of hazard_detection.v was successful.
# Compile of mem.v was successful.
# Compile of memory.v was successful.
# Compile of mips.v was successful.
# Compile of multdiv.v was successful.
# Compile of RF.v was successful.
# Compile of shifter.v was successful.
# Compile of toplevel.v was successful.
# Compile of utilities.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.driver(fast)
# Loading work.toplevel(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'toplevel' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT
# Loading work.mips(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.alu_shift_md(fast)
# Loading work.mux_2(fast)
# Loading work.mux_2(fast__1)
# Loading work.branch_dec(fast)
# Loading work.br_control(fast)
# Loading work.flip_flop_enable(fast)
# Loading work.flip_flop_enable_clear(fast)
# Loading work.flip_flop_enable_clear(fast__1)
# Loading work.flip_flop_enable(fast__1)
# Loading work.datapath(fast)
# Loading work.cnt_dp(fast)
# Loading work.ncompare_to_zero(fast)
# Loading work.compare_equal(fast)
# Loading work.mux_2(fast__2)
# Loading work.flip_flop_enable_clear(fast__2)
# Loading work.flip_flop_enable(fast__2)
# Loading work.forward(fast)
# Loading work.hazard_detection(fast)
# Loading work.flip_flop_reset(fast)
# Loading work.fetch(fast)
# Loading work.mux_4(fast)
# Loading work.flip_flop_enable(fast__3)
# Loading work.flip_flop_enable_clear(fast__3)
# Loading work.dec(fast)
# Loading work.RF(fast)
# Loading work.mux_2(fast__3)
# Loading work.extend_sign(fast)
# Loading work.compare_equal(fast__1)
# Loading work.compare_to_zero(fast)
# Loading work.compare_gt_zero(fast)
# Loading work.compare_lt_zero(fast)
# Loading work.mux_3(fast)
# Loading work.exe(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# Loading work.mux_3(fast__1)
# Loading work.mdunit(fast)
# Loading work.flip_flop_enable(fast__4)
# Loading work.flip_flop_enable(fast__5)
# Loading work.flip_flop_enable(fast__6)
# Loading work.flip_flop_enable(fast__7)
# Loading work.mem(fast)
# Loading work.decoder_2(fast)
# Loading work.mux_2(fast__4)
# Loading work.mux_3(fast__2)
# Loading work.mux_4(fast__1)
# Loading work.mux_2(fast__5)
# Loading work.extend_sign(fast__1)
# Loading work.memory(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/data
# Loading work.memory(fast__1)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/instr
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd0'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd1'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'd'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'q'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/mips.v(106): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'byte_en_M'.
#         Region: /driver/DUT/proc/dp
run -all
# using file data.txt
# using file fib.txt
# Unexpected output for k =           0, addr: 14, expected:         21, got :          1
# Unexpected output for k =           1, addr: 00, expected:         55, got :         21
# Break in Module driver at H:/course/spring2010/ece554-group2/git/mipstest/driver.v line 76
restart
# Loading work.driver(fast)
# Loading work.toplevel(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'toplevel' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT
# Loading work.mips(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.alu_shift_md(fast)
# Loading work.mux_2(fast)
# Loading work.mux_2(fast__1)
# Loading work.branch_dec(fast)
# Loading work.br_control(fast)
# Loading work.flip_flop_enable(fast)
# Loading work.flip_flop_enable_clear(fast)
# Loading work.flip_flop_enable_clear(fast__1)
# Loading work.flip_flop_enable(fast__1)
# Loading work.datapath(fast)
# Loading work.cnt_dp(fast)
# Loading work.ncompare_to_zero(fast)
# Loading work.compare_equal(fast)
# Loading work.mux_2(fast__2)
# Loading work.flip_flop_enable_clear(fast__2)
# Loading work.flip_flop_enable(fast__2)
# Loading work.forward(fast)
# Loading work.hazard_detection(fast)
# Loading work.flip_flop_reset(fast)
# Loading work.fetch(fast)
# Loading work.mux_4(fast)
# Loading work.flip_flop_enable(fast__3)
# Loading work.flip_flop_enable_clear(fast__3)
# Loading work.dec(fast)
# Loading work.RF(fast)
# Loading work.mux_2(fast__3)
# Loading work.extend_sign(fast)
# Loading work.compare_equal(fast__1)
# Loading work.compare_to_zero(fast)
# Loading work.compare_gt_zero(fast)
# Loading work.compare_lt_zero(fast)
# Loading work.mux_3(fast)
# Loading work.exe(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# Loading work.mux_3(fast__1)
# Loading work.mdunit(fast)
# Loading work.flip_flop_enable(fast__4)
# Loading work.flip_flop_enable(fast__5)
# Loading work.flip_flop_enable(fast__6)
# Loading work.flip_flop_enable(fast__7)
# Loading work.mem(fast)
# Loading work.decoder_2(fast)
# Loading work.mux_2(fast__4)
# Loading work.mux_3(fast__2)
# Loading work.mux_4(fast__1)
# Loading work.mux_2(fast__5)
# Loading work.extend_sign(fast__1)
# Loading work.memory(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/data
# Loading work.memory(fast__1)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/instr
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd0'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd1'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'd'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'q'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/mips.v(106): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'byte_en_M'.
#         Region: /driver/DUT/proc/dp
run -all
# using file data.txt
# using file fib.txt
# Unexpected output for k =           0, addr: 00, expected:          0, got :         21
# Unexpected output for k =           1, addr: 14, expected:         21, got :          1
# Unexpected output for k =           2, addr: 00, expected:         55, got :         21
# Break in Module driver at H:/course/spring2010/ece554-group2/git/mipstest/driver.v line 76
add wave \
{sim:/driver/DUT/proc/write_data_M } 
add wave \
{sim:/driver/DUT/proc/mem_write_M } 
restart
# Loading work.driver(fast)
# Loading work.toplevel(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'toplevel' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT
# Loading work.mips(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.alu_shift_md(fast)
# Loading work.mux_2(fast)
# Loading work.mux_2(fast__1)
# Loading work.branch_dec(fast)
# Loading work.br_control(fast)
# Loading work.flip_flop_enable(fast)
# Loading work.flip_flop_enable_clear(fast)
# Loading work.flip_flop_enable_clear(fast__1)
# Loading work.flip_flop_enable(fast__1)
# Loading work.datapath(fast)
# Loading work.cnt_dp(fast)
# Loading work.ncompare_to_zero(fast)
# Loading work.compare_equal(fast)
# Loading work.mux_2(fast__2)
# Loading work.flip_flop_enable_clear(fast__2)
# Loading work.flip_flop_enable(fast__2)
# Loading work.forward(fast)
# Loading work.hazard_detection(fast)
# Loading work.flip_flop_reset(fast)
# Loading work.fetch(fast)
# Loading work.mux_4(fast)
# Loading work.flip_flop_enable(fast__3)
# Loading work.flip_flop_enable_clear(fast__3)
# Loading work.dec(fast)
# Loading work.RF(fast)
# Loading work.mux_2(fast__3)
# Loading work.extend_sign(fast)
# Loading work.compare_equal(fast__1)
# Loading work.compare_to_zero(fast)
# Loading work.compare_gt_zero(fast)
# Loading work.compare_lt_zero(fast)
# Loading work.mux_3(fast)
# Loading work.exe(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# Loading work.mux_3(fast__1)
# Loading work.mdunit(fast)
# Loading work.flip_flop_enable(fast__4)
# Loading work.flip_flop_enable(fast__5)
# Loading work.flip_flop_enable(fast__6)
# Loading work.flip_flop_enable(fast__7)
# Loading work.mem(fast)
# Loading work.decoder_2(fast)
# Loading work.mux_2(fast__4)
# Loading work.mux_3(fast__2)
# Loading work.mux_4(fast__1)
# Loading work.mux_2(fast__5)
# Loading work.extend_sign(fast__1)
# Loading work.memory(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/data
# Loading work.memory(fast__1)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/instr
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd0'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd1'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'd'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'q'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/mips.v(106): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'byte_en_M'.
#         Region: /driver/DUT/proc/dp
run -all
# using file data.txt
# using file fib.txt
# Unexpected output for k =           0, addr: 00, expected:          0, got :         21
# Unexpected output for k =           1, addr: 14, expected:         21, got :          1
# Unexpected output for k =           2, addr: 00, expected:         55, got :         21
# Break in Module driver at H:/course/spring2010/ece554-group2/git/mipstest/driver.v line 76
add wave sim:/driver/DUT/proc/*
add wave \
{sim:/driver/DUT/proc/alu_out_M } 
restart
# Loading work.driver(fast)
# Loading work.toplevel(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'toplevel' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT
# Loading work.mips(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.alu_shift_md(fast)
# Loading work.mux_2(fast)
# Loading work.mux_2(fast__1)
# Loading work.branch_dec(fast)
# Loading work.br_control(fast)
# Loading work.flip_flop_enable(fast)
# Loading work.flip_flop_enable_clear(fast)
# Loading work.flip_flop_enable_clear(fast__1)
# Loading work.flip_flop_enable(fast__1)
# Loading work.datapath(fast)
# Loading work.cnt_dp(fast)
# Loading work.ncompare_to_zero(fast)
# Loading work.compare_equal(fast)
# Loading work.mux_2(fast__2)
# Loading work.flip_flop_enable_clear(fast__2)
# Loading work.flip_flop_enable(fast__2)
# Loading work.forward(fast)
# Loading work.hazard_detection(fast)
# Loading work.flip_flop_reset(fast)
# Loading work.fetch(fast)
# Loading work.mux_4(fast)
# Loading work.flip_flop_enable(fast__3)
# Loading work.flip_flop_enable_clear(fast__3)
# Loading work.dec(fast)
# Loading work.RF(fast)
# Loading work.mux_2(fast__3)
# Loading work.extend_sign(fast)
# Loading work.compare_equal(fast__1)
# Loading work.compare_to_zero(fast)
# Loading work.compare_gt_zero(fast)
# Loading work.compare_lt_zero(fast)
# Loading work.mux_3(fast)
# Loading work.exe(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# Loading work.mux_3(fast__1)
# Loading work.mdunit(fast)
# Loading work.flip_flop_enable(fast__4)
# Loading work.flip_flop_enable(fast__5)
# Loading work.flip_flop_enable(fast__6)
# Loading work.flip_flop_enable(fast__7)
# Loading work.mem(fast)
# Loading work.decoder_2(fast)
# Loading work.mux_2(fast__4)
# Loading work.mux_3(fast__2)
# Loading work.mux_4(fast__1)
# Loading work.mux_2(fast__5)
# Loading work.extend_sign(fast__1)
# Loading work.memory(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/data
# Loading work.memory(fast__1)
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /driver/DUT/instr
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd0'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/alu_shift_md.v(21): [PCDPC] - Port size (11 or 11) does not match connection size (13) for port 'd1'.
#         Region: /driver/DUT/proc/cont/ad/alu_mux
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'd'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/control.v(105): [PCDPC] - Port size (36 or 36) does not match connection size (31) for port 'q'.
#         Region: /driver/DUT/proc/cont/regE
# ** Warning: (vsim-3015) H:/course/spring2010/ece554-group2/git/mipstest/mips.v(106): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'byte_en_M'.
#         Region: /driver/DUT/proc/dp
run -all
# using file data.txt
# using file fib.txt
# Unexpected output for k =           0, addr: 00, expected:          0, got :         21
# Unexpected output for k =           1, addr: 14, expected:         21, got :          1
# Unexpected output for k =           2, addr: 00, expected:         55, got :         21
# Break in Module driver at H:/course/spring2010/ece554-group2/git/mipstest/driver.v line 76
