Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon Aug 06 20:19:05 2018
| Host         : WRFA1EF running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Prj1Hello_wrapper_control_sets_placed.rpt
| Design       : Prj1Hello_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    66 |
| Unused register locations in slices containing registers |   217 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             160 |           63 |
| No           | No                    | Yes                    |              29 |            7 |
| No           | Yes                   | No                     |             328 |          140 |
| Yes          | No                    | No                     |             224 |           65 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             612 |          197 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                                   Enable Signal                                                                                                   |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                              | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                              | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0  |                1 |              1 |
|  Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                              | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |
|  Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                              | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |
| ~Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                   | Prj1Hello_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                             |                                                                                                                                                 |                1 |              1 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |
| ~Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Prj1Hello_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                          | Prj1Hello_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                       |                1 |              1 |
|  Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                              | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/Read_Req                                                    | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              2 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/Read_Req                                                       | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              2 |
|  Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                   |                                                                                                                                                 |                1 |              3 |
|  Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | Prj1Hello_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                          | Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                              |                                                                                                                                                 |                1 |              4 |
| ~Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                   | Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0 | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              4 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                             |                                                                                                                                                 |                2 |              4 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                    | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              4 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Prj1Hello_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                          | Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/read_victim_valid_reg_n_0                                                                                                   | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                            |                2 |              4 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | Prj1Hello_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | Prj1Hello_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                 | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                  | Prj1Hello_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Prj1Hello_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                                    |                                                                                                                                                 |                1 |              6 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | Prj1Hello_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | Prj1Hello_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                               |                                                                                                                                                 |                3 |              6 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                          |                                                                                                                                                 |                2 |              6 |
|  Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | Prj1Hello_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                         |                                                                                                                                                 |                1 |              8 |
| ~Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | Prj1Hello_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                |                                                                                                                                                 |                2 |              8 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc          |                                                                                                                                                 |                7 |              8 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                |                                                                                                                                                 |                1 |              8 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                    | Prj1Hello_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |              8 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid                                                                                                                                     | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                3 |              8 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                      |                                                                                                                                                 |                1 |              8 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | Prj1Hello_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |              8 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Prj1Hello_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                      |                                                                                                                                                 |                2 |              8 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                             | Prj1Hello_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                               |                2 |             10 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                3 |             10 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                   | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |             10 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Prj1Hello_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                                        |                                                                                                                                                 |                4 |             10 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                      | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             16 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                      | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             20 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                   | Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                               |                4 |             23 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                              |                                                                                                                                                 |                7 |             26 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                        | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             26 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                         |                                                                                                                                                 |               10 |             28 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | Prj1Hello_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                               |               11 |             29 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                           |                                                                                                                                                 |               11 |             32 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                      | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               15 |             32 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                      |               12 |             32 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                              | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |                5 |             32 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                           | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                      |                                                                                                                                                 |                6 |             32 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                      | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |                7 |             32 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Prj1Hello_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                 |                                                                                                                                                 |               13 |             47 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                         |                                                                                                                                                 |               10 |             75 |
|  Prj1Hello_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                   |                                                                                                                                                 |               30 |             88 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                              | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               37 |             89 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[34]                                                                                                                                     |                                                                                                                                                 |               16 |            128 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   |                                                                                                                                                 |               48 |            162 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                             | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               69 |            218 |
|  Prj1Hello_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | Prj1Hello_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |              107 |            242 |
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     9 |
| 5      |                     3 |
| 6      |                     6 |
| 8      |                     9 |
| 10     |                     4 |
| 16+    |                    23 |
+--------+-----------------------+


