// Seed: 259719027
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    output id_4
);
  assign id_4 = id_1;
endmodule
