{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571190162637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571190162641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 21:42:42 2019 " "Processing started: Tue Oct 15 21:42:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571190162641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190162641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds -c dds " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190162641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571190163042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571190163042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave/synthesis/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave/synthesis/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave/synthesis/spi_slave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/spi_slave.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190169665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave/synthesis/submodules/spiphyslave.v 6 6 " "Found 6 design units, including 6 entities, in source file spi_slave/synthesis/submodules/spiphyslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhy " "Found entity 1: SPIPhy" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169668 ""} { "Info" "ISGN_ENTITY_NAME" "2 MOSIctl " "Found entity 2: MOSIctl" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169668 ""} { "Info" "ISGN_ENTITY_NAME" "3 MISOctl " "Found entity 3: MISOctl" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169668 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_phy_internal_altera_avalon_st_idle_remover " "Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169668 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_phy_internal_altera_avalon_st_idle_inserter " "Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169668 ""} { "Info" "ISGN_ENTITY_NAME" "6 single_output_pipeline_stage " "Found entity 6: single_output_pipeline_stage" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190169668 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds.v(92) " "Verilog HDL information at dds.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571190169671 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds.v(141) " "Verilog HDL information at dds.v(141): always construct contains both blocking and non-blocking assignments" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571190169671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190169672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190169674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_table_addr_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_table_addr_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_table_addr_mux " "Found entity 1: rom_table_addr_mux" {  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom_table_addr_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190169677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file config_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_ram " "Found entity 1: config_ram" {  } { { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190169680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds " "Elaborating entity \"dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571190169810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sine_val2 dds.v(12) " "Verilog HDL or VHDL warning at dds.v(12): object \"sine_val2\" assigned a value but never read" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571190169811 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 dds.v(109) " "Verilog HDL assignment warning at dds.v(109): truncated value with size 16 to match size of target (8)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571190169812 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds.v(124) " "Verilog HDL assignment warning at dds.v(124): truncated value with size 32 to match size of target (8)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571190169812 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 dds.v(136) " "Verilog HDL assignment warning at dds.v(136): truncated value with size 16 to match size of target (12)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571190169812 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dds.v(145) " "Verilog HDL assignment warning at dds.v(145): truncated value with size 32 to match size of target (5)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571190169813 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dds.v(155) " "Verilog HDL assignment warning at dds.v(155): truncated value with size 32 to match size of target (5)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571190169813 "|dds"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dds.v(171) " "Verilog HDL Case Statement information at dds.v(171): all case item expressions in this case statement are onehot" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 171 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571190169813 "|dds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:sine_table " "Elaborating entity \"rom\" for hierarchy \"rom:sine_table\"" {  } { { "dds.v" "sine_table" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190169842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:sine_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:sine_table\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190169878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:sine_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:sine_table\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190169879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:sine_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:sine_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine_table.mif " "Parameter \"init_file\" = \"sine_table.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169879 ""}  } { { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571190169879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4p91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4p91 " "Found entity 1: altsyncram_4p91" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190169920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4p91 rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated " "Elaborating entity \"altsyncram_4p91\" for hierarchy \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190169921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_ram config_ram:config_ram_inst " "Elaborating entity \"config_ram\" for hierarchy \"config_ram:config_ram_inst\"" {  } { { "dds.v" "config_ram_inst" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190169935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram config_ram:config_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "config_ram.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190169945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_ram:config_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190169945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_ram:config_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190169945 ""}  } { { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571190169945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fbn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fbn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fbn1 " "Found entity 1: altsyncram_fbn1" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190169985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190169985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fbn1 config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated " "Elaborating entity \"altsyncram_fbn1\" for hierarchy \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190169986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_table_addr_mux rom_table_addr_mux:phase_accumulator_mux " "Elaborating entity \"rom_table_addr_mux\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\"" {  } { { "dds.v" "phase_accumulator_mux" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190169996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "rom_table_addr_mux.v" "LPM_MUX_component" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170021 ""}  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571190170021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190170057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190170057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1tc rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\|mux_1tc:auto_generated " "Elaborating entity \"mux_1tc\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\|mux_1tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi0 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi0\"" {  } { { "dds.v" "spi0" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPhy spi_slave:spi0\|SPIPhy:spislave_0 " "Elaborating entity \"SPIPhy\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\"" {  } { { "SPI_slave/synthesis/spi_slave.v" "spislave_0" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/spi_slave.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOSIctl spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl " "Elaborating entity \"MOSIctl\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_MOSIctl" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "sync_mosi_stsrcvalid" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborated megafunction instantiation \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Instantiated megafunction \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170081 ""}  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571190170081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MISOctl spi_slave:spi0\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl " "Elaborating entity \"MISOctl\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_MISOctl" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_remover spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_remover\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_remover" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_output_pipeline_stage spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage " "Elaborating entity \"single_output_pipeline_stage\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_single_output_pipeline_stage" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_inserter spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_inserter\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_inserter" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170093 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170132 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571190170132 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170133 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571190170133 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571190170134 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571190170134 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[8\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[9\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[10\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[11\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[12\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[13\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[14\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[15\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[0\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[1\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[2\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[3\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[4\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[5\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[6\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170186 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a6"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571190170186 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571190170186 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[31\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170305 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571190170305 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571190170305 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "dds.v" "Mult0" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 124 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571190170365 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571190170365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190170403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571190170403 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571190170403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mbt " "Found entity 1: mult_mbt" {  } { { "db/mult_mbt.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/mult_mbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571190170439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190170439 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571190170619 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12 " "Ignored 12 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1571190170636 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1571190170636 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 605 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571190170638 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571190170638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571190170757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571190171060 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190171064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/Engineering/Code/training/FPGA/dds/output_files/dds.map.smsg " "Generated suppressed messages file E:/Documents/Engineering/Code/training/FPGA/dds/output_files/dds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190171124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571190171284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571190171284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571190171356 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571190171356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "255 " "Implemented 255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571190171356 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571190171356 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1571190171356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571190171356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571190171387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 21:42:51 2019 " "Processing ended: Tue Oct 15 21:42:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571190171387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571190171387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571190171387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571190171387 ""}
