{
	"CexPath" : "cex.vcd",
	"ModuleNameFilter" : "RTL.",
	"ModuleNameRemoval" : "RTL.",
	"AuxVarRemoval": [
		"cpuregs[31]",
		"cpuregs[30]",
		"cpuregs[29]",
		"cpuregs[28]",
		"cpuregs[27]",
		"cpuregs[26]",
		"cpuregs[25]",
		"cpuregs[24]",
		"cpuregs[23]",
		"cpuregs[22]",
		"cpuregs[21]",
		"cpuregs[20]",
		"cpuregs[19]",
		"cpuregs[18]",
		"cpuregs[17]",
		"cpuregs[16]",
		"cpuregs[15]",
		"cpuregs[14]",
		"cpuregs[13]",
		"cpuregs[12]",
		"cpuregs[11]",
		"cpuregs[10]",
		"cpuregs[9]",
		"cpuregs[8]",
		"cpuregs[7]",
		"cpuregs[6]",
		"cpuregs[5]",
		"cpuregs[4]",
		"cpuregs[3]",
		"cpuregs[2]",
		"cpuregs[1]",
		"cpuregs[0]"],
	"DataPathElements" : [
		"reg_op1",
		"reg_next_pc",
		"reg_out",
		"mem_rdata_q",
		"reg_op2",
		"dbg_insn_addr",
		"dbg_irq_ret",
		"alu_out_q",
		"cached_insn_opcode",
		"count_cycle",
		"count_instr",
		"cached_insn_rs1",
		"cached_insn_rs2",
		"decoded_rs1",
		"decoded_rs2",
		"reg_pc",
		"q_insn_opcode",
		"next_insn_opcode",
		"q_insn_rs1",
		"q_insn_rs2",
		"dbg_rs1val",
		"dbg_rs2val",
		"decoded_imm",
		"decoded_imm_j",
		"timer",
		"latched_rd",
		"reg_sh"
	]
}
