$comment
	File created using the following command:
		vcd file flipflop.msim.vcd -direction
$end
$date
	Thu Aug 16 14:59:55 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module flipflop_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " d $end
$var wire 1 # q $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * q~output_o $end
$var wire 1 + clk~input_o $end
$var wire 1 , d~input_o $end
$var wire 1 - q~reg0feeder_combout $end
$var wire 1 . q~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
0.
$end
#10000
1!
1+
#20000
1"
0!
1,
0+
1-
#30000
1!
1+
1.
1*
1#
#40000
0"
0!
0,
0+
0-
#50000
1!
1+
0.
0*
0#
#60000
1"
0!
1,
0+
1-
#70000
1!
1+
1.
1*
1#
#80000
0"
0!
0,
0+
0-
#90000
1!
1+
0.
0*
0#
#100000
1"
0!
1,
0+
1-
#110000
1!
1+
1.
1*
1#
#120000
