<pre>name: simple_arrays01
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/arrays01.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module uut_arrays01 (
	clock,
	we,
	addr,
	wr_data,
	rd_data
);
	input clock;
	input we;
	input [3:0] addr;
	input [3:0] wr_data;
	output [3:0] rd_data;
	reg [3:0] rd_data;
	reg [63:0] memory;
	always @(posedge clock) begin
		if (we) memory[(addr * 4)+:4] <= wr_data;
		rd_data <= memory[(addr * 4)+:4];
	end
endmodule
</pre>