Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May 30 15:00:45 2025
| Host         : SNPOR161 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_to_led_pc_timing_summary_routed.rpt -pb mic_to_led_pc_timing_summary_routed.pb -rpx mic_to_led_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_to_led_pc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.400        0.000                      0                  249        0.126        0.000                      0                  249       41.160        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.400        0.000                      0                  249        0.126        0.000                      0                  249       41.160        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.400ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/write_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.744ns (17.959%)  route 3.399ns (82.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 88.165 - 83.330 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.537     5.081    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  adc_dig_uart/adc_to_fifo/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  adc_dig_uart/adc_to_fifo/write_reg/Q
                         net (fo=3, routed)           1.208     6.707    <hidden>
    SLICE_X30Y69         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  <hidden>
                         net (fo=25, routed)          2.191     9.223    <hidden>
    RAMB18_X0Y28         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.470    88.165    <hidden>
    RAMB18_X0Y28         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.257    88.422    
                         clock uncertainty           -0.035    88.387    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.763    87.624    <hidden>
  -------------------------------------------------------------------
                         required time                         87.624    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                 78.400    

Slack (MET) :             78.494ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/write_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.744ns (18.372%)  route 3.306ns (81.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 88.165 - 83.330 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.537     5.081    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  adc_dig_uart/adc_to_fifo/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  adc_dig_uart/adc_to_fifo/write_reg/Q
                         net (fo=3, routed)           1.208     6.707    <hidden>
    SLICE_X30Y69         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  <hidden>
                         net (fo=25, routed)          2.098     9.130    <hidden>
    RAMB18_X0Y28         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.470    88.165    <hidden>
    RAMB18_X0Y28         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.257    88.422    
                         clock uncertainty           -0.035    88.387    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.763    87.624    <hidden>
  -------------------------------------------------------------------
                         required time                         87.624    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 78.494    

Slack (MET) :             78.612ns  (required time - arrival time)
  Source:                 adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/fifo_to_uart/sample_delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.016ns (25.395%)  route 2.985ns (74.605%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.539     5.083    adc_dig_uart/fifo_to_uart/clk_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.904     6.464    adc_dig_uart/fifo_to_uart/state[1]
    SLICE_X30Y71         LUT3 (Prop_lut3_I0_O)        0.295     6.759 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_6/O
                         net (fo=1, routed)           0.828     7.587    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_6_n_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.711 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_2/O
                         net (fo=15, routed)          0.538     8.249    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_2_n_0
    SLICE_X30Y72         LUT2 (Prop_lut2_I1_O)        0.119     8.368 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_1/O
                         net (fo=13, routed)          0.716     9.083    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_1_n_0
    SLICE_X31Y69         FDRE                                         r  adc_dig_uart/fifo_to_uart/sample_delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.424    88.118    adc_dig_uart/fifo_to_uart/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  adc_dig_uart/fifo_to_uart/sample_delay_reg[1]/C
                         clock pessimism              0.272    88.391    
                         clock uncertainty           -0.035    88.355    
    SLICE_X31Y69         FDRE (Setup_fdre_C_R)       -0.660    87.695    adc_dig_uart/fifo_to_uart/sample_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         87.695    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 78.612    

Slack (MET) :             78.612ns  (required time - arrival time)
  Source:                 adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/fifo_to_uart/sample_delay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.016ns (25.395%)  route 2.985ns (74.605%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.539     5.083    adc_dig_uart/fifo_to_uart/clk_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.904     6.464    adc_dig_uart/fifo_to_uart/state[1]
    SLICE_X30Y71         LUT3 (Prop_lut3_I0_O)        0.295     6.759 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_6/O
                         net (fo=1, routed)           0.828     7.587    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_6_n_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.711 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_2/O
                         net (fo=15, routed)          0.538     8.249    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_2_n_0
    SLICE_X30Y72         LUT2 (Prop_lut2_I1_O)        0.119     8.368 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_1/O
                         net (fo=13, routed)          0.716     9.083    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_1_n_0
    SLICE_X31Y69         FDRE                                         r  adc_dig_uart/fifo_to_uart/sample_delay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.424    88.118    adc_dig_uart/fifo_to_uart/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  adc_dig_uart/fifo_to_uart/sample_delay_reg[2]/C
                         clock pessimism              0.272    88.391    
                         clock uncertainty           -0.035    88.355    
    SLICE_X31Y69         FDRE (Setup_fdre_C_R)       -0.660    87.695    adc_dig_uart/fifo_to_uart/sample_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         87.695    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 78.612    

Slack (MET) :             78.612ns  (required time - arrival time)
  Source:                 adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/fifo_to_uart/sample_delay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.016ns (25.395%)  route 2.985ns (74.605%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.539     5.083    adc_dig_uart/fifo_to_uart/clk_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.904     6.464    adc_dig_uart/fifo_to_uart/state[1]
    SLICE_X30Y71         LUT3 (Prop_lut3_I0_O)        0.295     6.759 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_6/O
                         net (fo=1, routed)           0.828     7.587    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_6_n_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.711 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_2/O
                         net (fo=15, routed)          0.538     8.249    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_2_n_0
    SLICE_X30Y72         LUT2 (Prop_lut2_I1_O)        0.119     8.368 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_1/O
                         net (fo=13, routed)          0.716     9.083    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_1_n_0
    SLICE_X31Y69         FDRE                                         r  adc_dig_uart/fifo_to_uart/sample_delay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.424    88.118    adc_dig_uart/fifo_to_uart/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  adc_dig_uart/fifo_to_uart/sample_delay_reg[3]/C
                         clock pessimism              0.272    88.391    
                         clock uncertainty           -0.035    88.355    
    SLICE_X31Y69         FDRE (Setup_fdre_C_R)       -0.660    87.695    adc_dig_uart/fifo_to_uart/sample_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         87.695    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 78.612    

Slack (MET) :             78.612ns  (required time - arrival time)
  Source:                 adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/fifo_to_uart/sample_delay_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.016ns (25.395%)  route 2.985ns (74.605%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.539     5.083    adc_dig_uart/fifo_to_uart/clk_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  adc_dig_uart/fifo_to_uart/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.904     6.464    adc_dig_uart/fifo_to_uart/state[1]
    SLICE_X30Y71         LUT3 (Prop_lut3_I0_O)        0.295     6.759 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_6/O
                         net (fo=1, routed)           0.828     7.587    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_6_n_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.711 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_2/O
                         net (fo=15, routed)          0.538     8.249    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_2_n_0
    SLICE_X30Y72         LUT2 (Prop_lut2_I1_O)        0.119     8.368 r  adc_dig_uart/fifo_to_uart/sample_delay[13]_i_1/O
                         net (fo=13, routed)          0.716     9.083    adc_dig_uart/fifo_to_uart/sample_delay[13]_i_1_n_0
    SLICE_X31Y69         FDRE                                         r  adc_dig_uart/fifo_to_uart/sample_delay_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.424    88.118    adc_dig_uart/fifo_to_uart/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  adc_dig_uart/fifo_to_uart/sample_delay_reg[4]/C
                         clock pessimism              0.272    88.391    
                         clock uncertainty           -0.035    88.355    
    SLICE_X31Y69         FDRE (Setup_fdre_C_R)       -0.660    87.695    adc_dig_uart/fifo_to_uart/sample_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         87.695    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 78.612    

Slack (MET) :             78.616ns  (required time - arrival time)
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.214ns (30.893%)  route 2.716ns (69.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.533     5.077    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/Q
                         net (fo=6, routed)           0.932     6.428    adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]
    SLICE_X30Y74         LUT5 (Prop_lut5_I4_O)        0.327     6.755 f  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_4/O
                         net (fo=1, routed)           0.290     7.045    adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_4_n_0
    SLICE_X30Y74         LUT3 (Prop_lut3_I2_O)        0.348     7.393 r  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_3/O
                         net (fo=8, routed)           0.634     8.027    adc_dig_uart/fifo_to_uart/uart_inst/p_4_in
    SLICE_X28Y72         LUT4 (Prop_lut4_I2_O)        0.120     8.147 r  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.860     9.006    adc_dig_uart/fifo_to_uart/uart_inst/shift_reg
    SLICE_X30Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.418    88.112    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[3]/C
                         clock pessimism              0.272    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X30Y74         FDRE (Setup_fdre_C_R)       -0.727    87.622    adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         87.622    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 78.616    

Slack (MET) :             78.616ns  (required time - arrival time)
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.214ns (30.893%)  route 2.716ns (69.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.533     5.077    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/Q
                         net (fo=6, routed)           0.932     6.428    adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]
    SLICE_X30Y74         LUT5 (Prop_lut5_I4_O)        0.327     6.755 f  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_4/O
                         net (fo=1, routed)           0.290     7.045    adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_4_n_0
    SLICE_X30Y74         LUT3 (Prop_lut3_I2_O)        0.348     7.393 r  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_3/O
                         net (fo=8, routed)           0.634     8.027    adc_dig_uart/fifo_to_uart/uart_inst/p_4_in
    SLICE_X28Y72         LUT4 (Prop_lut4_I2_O)        0.120     8.147 r  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.860     9.006    adc_dig_uart/fifo_to_uart/uart_inst/shift_reg
    SLICE_X30Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.418    88.112    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[4]/C
                         clock pessimism              0.272    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X30Y74         FDRE (Setup_fdre_C_R)       -0.727    87.622    adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         87.622    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 78.616    

Slack (MET) :             78.616ns  (required time - arrival time)
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.214ns (30.893%)  route 2.716ns (69.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.533     5.077    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/Q
                         net (fo=6, routed)           0.932     6.428    adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]
    SLICE_X30Y74         LUT5 (Prop_lut5_I4_O)        0.327     6.755 f  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_4/O
                         net (fo=1, routed)           0.290     7.045    adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_4_n_0
    SLICE_X30Y74         LUT3 (Prop_lut3_I2_O)        0.348     7.393 r  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_3/O
                         net (fo=8, routed)           0.634     8.027    adc_dig_uart/fifo_to_uart/uart_inst/p_4_in
    SLICE_X28Y72         LUT4 (Prop_lut4_I2_O)        0.120     8.147 r  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.860     9.006    adc_dig_uart/fifo_to_uart/uart_inst/shift_reg
    SLICE_X30Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.418    88.112    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[5]/C
                         clock pessimism              0.272    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X30Y74         FDRE (Setup_fdre_C_R)       -0.727    87.622    adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         87.622    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 78.616    

Slack (MET) :             78.616ns  (required time - arrival time)
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.214ns (30.893%)  route 2.716ns (69.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.533     5.077    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]/Q
                         net (fo=6, routed)           0.932     6.428    adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[2]
    SLICE_X30Y74         LUT5 (Prop_lut5_I4_O)        0.327     6.755 f  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_4/O
                         net (fo=1, routed)           0.290     7.045    adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_4_n_0
    SLICE_X30Y74         LUT3 (Prop_lut3_I2_O)        0.348     7.393 r  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_3/O
                         net (fo=8, routed)           0.634     8.027    adc_dig_uart/fifo_to_uart/uart_inst/p_4_in
    SLICE_X28Y72         LUT4 (Prop_lut4_I2_O)        0.120     8.147 r  adc_dig_uart/fifo_to_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.860     9.006    adc_dig_uart/fifo_to_uart/uart_inst/shift_reg
    SLICE_X30Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.418    88.112    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[6]/C
                         clock pessimism              0.272    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X30Y74         FDRE (Setup_fdre_C_R)       -0.727    87.622    adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         87.622    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 78.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.554     1.458    <hidden>
    SLICE_X29Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  <hidden>
                         net (fo=2, routed)           0.056     1.655    <hidden>
    SLICE_X29Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.822     1.971    <hidden>
    SLICE_X29Y68         FDRE                                         r  <hidden>
                         clock pessimism             -0.513     1.458    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.071     1.529    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.554     1.458    <hidden>
    SLICE_X29Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  <hidden>
                         net (fo=2, routed)           0.067     1.666    <hidden>
    SLICE_X29Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.822     1.971    <hidden>
    SLICE_X29Y68         FDRE                                         r  <hidden>
                         clock pessimism             -0.513     1.458    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.076     1.534    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.452    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.099     1.691    adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[0]
    SLICE_X30Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.736 r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.736    adc_dig_uart/fifo_to_uart/uart_inst/p_0_in__0[5]
    SLICE_X30Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.813     1.963    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[5]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.121     1.586    adc_dig_uart/fifo_to_uart/uart_inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.639%)  route 0.122ns (46.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.552     1.456    <hidden>
    SLICE_X28Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  <hidden>
                         net (fo=2, routed)           0.122     1.719    <hidden>
    SLICE_X29Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.821     1.970    <hidden>
    SLICE_X29Y69         FDRE                                         r  <hidden>
                         clock pessimism             -0.499     1.471    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.072     1.543    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.552     1.456    <hidden>
    SLICE_X30Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  <hidden>
                         net (fo=8, routed)           0.079     1.699    <hidden>
    SLICE_X30Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.818     1.968    <hidden>
    SLICE_X30Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.512     1.456    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.060     1.516    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.709%)  route 0.125ns (43.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.552     1.456    <hidden>
    SLICE_X30Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  <hidden>
                         net (fo=2, routed)           0.125     1.745    <hidden>
    SLICE_X29Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.821     1.970    <hidden>
    SLICE_X29Y69         FDRE                                         r  <hidden>
                         clock pessimism             -0.479     1.491    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.071     1.562    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.553     1.457    <hidden>
    SLICE_X28Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  <hidden>
                         net (fo=2, routed)           0.114     1.711    <hidden>
    SLICE_X28Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.821     1.970    <hidden>
    SLICE_X28Y69         FDRE                                         r  <hidden>
                         clock pessimism             -0.513     1.457    
    SLICE_X28Y69         FDRE (Hold_fdre_C_D)         0.070     1.527    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.554     1.458    <hidden>
    SLICE_X28Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  <hidden>
                         net (fo=7, routed)           0.109     1.708    <hidden>
    SLICE_X29Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  <hidden>
                         net (fo=1, routed)           0.000     1.753    <hidden>
    SLICE_X29Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.822     1.971    <hidden>
    SLICE_X29Y68         FDRE                                         r  <hidden>
                         clock pessimism             -0.500     1.471    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.091     1.562    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.554     1.458    <hidden>
    SLICE_X28Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  <hidden>
                         net (fo=5, routed)           0.141     1.739    <hidden>
    SLICE_X29Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.822     1.971    <hidden>
    SLICE_X29Y68         FDRE                                         r  <hidden>
                         clock pessimism             -0.500     1.471    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.075     1.546    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.711%)  route 0.115ns (38.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.548     1.452    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  adc_dig_uart/adc_to_fifo/adc_sample_reg[2]/Q
                         net (fo=1, routed)           0.115     1.708    adc_dig_uart/adc_to_fifo/adc_sample[2]
    SLICE_X28Y73         LUT5 (Prop_lut5_I3_O)        0.045     1.753 r  adc_dig_uart/adc_to_fifo/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.753    adc_dig_uart/adc_to_fifo/data_in0_in[2]
    SLICE_X28Y73         FDRE                                         r  adc_dig_uart/adc_to_fifo/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.816     1.965    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  adc_dig_uart/adc_to_fifo/data_in_reg[2]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.091     1.557    adc_dig_uart/adc_to_fifo/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         83.330      79.330     XADC_X0Y0      xadc/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y28   <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y28   <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X29Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X28Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X28Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X29Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X29Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X28Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X28Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X30Y73   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X29Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X29Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X28Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X28Y74   adc_dig_uart/adc_to_fifo/adc_sample_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.514ns  (logic 5.106ns (44.349%)  route 6.407ns (55.651%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           4.879     6.353    led1_OBUF
    SLICE_X0Y125         LUT1 (Prop_lut1_I0_O)        0.124     6.477 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     8.006    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.514 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.514    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 4.967ns (44.995%)  route 6.071ns (55.005%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           6.071     7.546    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.038 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.038    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.722ns  (logic 1.436ns (38.571%)  route 2.286ns (61.429%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.286     2.529    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.722 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.722    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.878ns  (logic 1.496ns (38.587%)  route 2.381ns (61.413%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.100     2.342    led1_OBUF
    SLICE_X0Y125         LUT1 (Prop_lut1_I0_O)        0.045     2.387 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.282     2.669    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.878 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.878    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 3.981ns (54.049%)  route 3.384ns (45.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.540     5.084    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X28Y71         FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDSE (Prop_fdse_C_Q)         0.456     5.540 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           3.384     8.924    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.449 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.449    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.367ns (54.689%)  route 1.132ns (45.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.551     1.455    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X28Y71         FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDSE (Prop_fdse_C_Q)         0.141     1.596 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.132     2.728    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.954 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.954    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 1.474ns (35.454%)  route 2.684ns (64.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.684     4.158    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X28Y72         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.423     4.787    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X28Y72         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.242ns (17.211%)  route 1.165ns (82.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.165     1.407    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X28Y72         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.817     1.967    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X28Y72         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





