

================================================================
== Vivado HLS Report for 'updateBuffer'
================================================================
* Date:           Thu Dec 19 06:35:47 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|  231|    6|  231|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Update_Buffer_Outer_Loop   |    5|  230|  5 ~ 23  |          -|          -| 1 ~ 10 |    no    |
        | + Update_Buffer_Inner_Loop  |    2|   20|         2|          -|          -| 1 ~ 10 |    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    364|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     96|
|Register         |        -|      -|     305|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     305|    460|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |conv2D_ama_addmulcud_U12  |conv2D_ama_addmulcud  | i0 * (i1 + i2) + i3 |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ik_col_1_fu_216_p2  |     +    |      0|  0|  38|          31|           1|
    |ik_row_1_fu_201_p2  |     +    |      0|  0|  38|          31|           1|
    |next_mul_fu_187_p2  |     +    |      0|  0|  39|          32|          32|
    |tmp_13_fu_254_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_1_fu_171_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_8_fu_226_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_165_p2       |     +    |      0|  0|  39|           2|          32|
    |tmp_s_fu_237_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_2_fu_177_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_4_fu_196_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_fu_211_p2     |   icmp   |      0|  0|  18|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 364|         320|         290|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  33|          6|    1|          6|
    |buffer_r_address0  |  21|          4|    5|         20|
    |buffer_r_d0        |  15|          3|   32|         96|
    |ik_col_reg_150     |   9|          2|   31|         62|
    |ik_row_reg_126     |   9|          2|   31|         62|
    |phi_mul_reg_138    |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  96|         19|  132|        310|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   5|   0|    5|          0|
    |ik_col_1_reg_323  |  31|   0|   31|          0|
    |ik_col_reg_150    |  31|   0|   31|          0|
    |ik_row_1_reg_315  |  31|   0|   31|          0|
    |ik_row_reg_126    |  31|   0|   31|          0|
    |next_mul_reg_307  |  32|   0|   32|          0|
    |phi_mul_reg_138   |  32|   0|   32|          0|
    |tmp_13_reg_343    |  32|   0|   32|          0|
    |tmp_2_reg_298     |   1|   0|    1|          0|
    |tmp_3_reg_302     |  15|   0|   15|          0|
    |tmp_reg_292       |  32|   0|   32|          0|
    |tmp_s_reg_333     |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 305|   0|  305|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   updateBuffer  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   updateBuffer  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   updateBuffer  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   updateBuffer  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   updateBuffer  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   updateBuffer  | return value |
|buffer_r_address0  | out |    5|  ap_memory |     buffer_r    |     array    |
|buffer_r_ce0       | out |    1|  ap_memory |     buffer_r    |     array    |
|buffer_r_we0       | out |    1|  ap_memory |     buffer_r    |     array    |
|buffer_r_d0        | out |   32|  ap_memory |     buffer_r    |     array    |
|buffer_r_q0        |  in |   32|  ap_memory |     buffer_r    |     array    |
|in_data_address0   | out |   14|  ap_memory |     in_data     |     array    |
|in_data_ce0        | out |    1|  ap_memory |     in_data     |     array    |
|in_data_q0         |  in |   32|  ap_memory |     in_data     |     array    |
|index_row_out      |  in |   31|   ap_none  |  index_row_out  |    scalar    |
|index_col_out      |  in |   31|   ap_none  |  index_col_out  |    scalar    |
|kernel_size_row    |  in |   32|   ap_none  | kernel_size_row |    scalar    |
|kernel_size_col    |  in |   32|   ap_none  | kernel_size_col |    scalar    |
|col_in             |  in |   32|   ap_none  |      col_in     |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

