# <!-- XML:Generated(2007-10-04 11:01:32.744000) -->

# <!-- XML:AnnotatedFile:Generated(2007-08-22 13:56:09.937000) -->

# Device file info: $Id: PIC16F505.ann,v 1.4 2007/08/22 21:58:56 charled Exp $
# Macro file info: $Id: PIC16F505.ann,v 1.4 2007/08/22 21:58:56 charled Exp $

#device=PIC16F505
# DOS: DOS-00475
# PS:  DS-41226
# DS:  DS-41236

# Assuming these values are the same as those for 16C505
vpp (range=10.000-12.000  dflt=11.000)
vdd (range=2.500-5.500 dfltrange=3.000-5.500 nominal=5.500)

pgming (memtech=ee tries=1 lvpthresh=0)
    wait (pgm=3000 lvpgm=2000 eedata=2000 cfg=2000 userid=2000 erase=10000)
    latches(pgm=1 eedata=1 userid=1 cfg=1)


# <!-- XML:Regions:Begin() -->
pgmmem (region=0x0-0x3ff)
calmem (region=0x3ff-0x3ff)
testmem (region=0x400-0x43f)
userid (region=0x400-0x403)
cfgmem (region=0xfff-0xfff)
# <!-- XML:Regions:End() -->


# <!-- XML:SFRs:Begin() -->
sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PCL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=STATUS addr=0x3 size=1 access='rw r rw r r rw rw rw')
    reset (por='0-011xxx' mclr='q-0qquuu')
    bit (names='GPWUF - PA0 nTO nPD Z DC C' width='1 1 1 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='r rw rw rw rw rw rw rw')
    reset (por='110xxxxx' mclr='110uuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=OSCCAL addr=0x5 size=1 access='rw rw rw rw rw rw rw u')
    reset (por='xxxxxxx-' mclr='uuuuuuu-')
    bit (names='CAL -' width='7 1')
sfr (key=PORTB addr=0x6 size=1 access='u u rw rw r rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - RB5 RB4 RB3 RB2 RB1 RB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTC addr=0x7 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - RC5 RC4 RC3 RC2 RC1 RC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RC' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
# <!-- XML:SFRs:End() -->


# <!-- XML:DCRs:Begin() -->
cfgbits (key=CONFIG addr=0xfff unused=0x0)
    field (key=OSC mask=0x7 desc="Oscillator")
        setting (req=0x7 value=0x7 desc="External RC Clockout")
        setting (req=0x7 value=0x6 desc="External RC w/ RB4 on OSC2")
        setting (req=0x7 value=0x5 desc="INTOSC RC Clockout")
        setting (req=0x7 value=0x4 desc="INTOSC w/ RB4 on OSC2")
        setting (req=0x7 value=0x3 desc="EC w/ RB4 on OSC2")
        setting (req=0x7 value=0x2 desc="HS")
        setting (req=0x7 value=0x1 desc="XT")
        setting (req=0x7 value=0x0 desc="LP")
    field (key=WDT mask=0x8 desc="Watchdog Timer")
        setting (req=0x8 value=0x8 desc="On")
        setting (req=0x8 value=0x0 desc="Off")
    field (key=CP mask=0x10 desc="Code Protect")
        setting (req=0x10 value=0x10 desc="Off")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x10 value=0x0 desc="On")
            checksum (type=0x20 protregion=0x40-0x3FE)
    field (key=MCLRE mask=0x20 desc="Master Clear Enable")
        setting (req=0x20 value=0x20 desc="External")
        setting (req=0x20 value=0x0 desc="Internal")
# <!-- XML:DCRs:End() -->


                               # ---------------------------#
#------------------------------# Nonmemory-Mapped Registers #------------------------------------#
                               # ---------------------------#

nmmr (key=WREG addr=0x0 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='qqqqqqqq' mclr='qqqqqqqq')
    bit (names='WREG' width='8')
nmmr (key=STKPTR addr=0x1 size=1 flags=h access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='STKPTR' width='8')
#  Note that this part has no TRISA
nmmr (key=TRISB addr=0x3 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0')
nmmr (key=TRISC addr=0x4 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0')
nmmr (key=OPTION_REG addr=0x5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nGPWU nGPPU T0CS T0SE PSA PS' width='1 1 1 1 1 3')


                               # ------------#
NumBanks=4
NumHWBP=1  #Added for hardware break point May 23rd,2007
MirrorRegs (0x00-0x0f 0x20-0x2f 0x40-0x4f 0x60-0x6f)
