// Seed: 1127219502
module module_0 #(
    parameter id_27 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_26(
      1
  );
  assign module_1.id_5 = 0;
  assign id_4 = id_15;
  logic _id_27;
  wire [-1 : id_27] id_28;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input supply1 id_5,
    output tri id_6,
    output supply0 id_7,
    input tri0 id_8,
    output logic id_9,
    input tri id_10,
    input wire id_11,
    input uwire id_12
);
  parameter id_14 = ~-1, id_15 = -1, id_16 = 1, id_17 = id_5 == -1;
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17,
      id_16,
      id_15,
      id_14,
      id_15,
      id_17,
      id_16,
      id_17,
      id_15,
      id_16,
      id_14,
      id_15,
      id_17,
      id_14,
      id_16,
      id_16,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15,
      id_16
  );
  always
    if ("") begin : LABEL_0
      id_9 = -1 & id_2;
      id_9 <= 1;
      id_9 = -1;
    end else begin : LABEL_1
      return -1;
    end
  assign id_6 = -1;
endmodule
