# Router_1x3_Design
Architectural design of data router in Verilog
