

================================================================
== Vivado HLS Report for 'tansig'
================================================================
* Date:           Wed May 25 15:01:20 2016

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        tansig
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   68|   68|   69|   69|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     32|    5576|   8142|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     295|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     32|    5871|   8270|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     14|       5|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+------+------+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+------+------+
    |tansig_dadd_64ns_64ns_64_5_full_dsp_U3   |tansig_dadd_64ns_64ns_64_5_full_dsp   |        0|      3|   445|  1149|
    |tansig_ddiv_64ns_64ns_64_31_U4           |tansig_ddiv_64ns_64ns_64_31           |        0|      0|  3211|  3658|
    |tansig_dexp_64ns_64ns_64_18_full_dsp_U5  |tansig_dexp_64ns_64ns_64_18_full_dsp  |        0|     26|  1549|  2599|
    |tansig_fmul_32ns_32ns_32_4_max_dsp_U0    |tansig_fmul_32ns_32ns_32_4_max_dsp    |        0|      3|   143|   321|
    |tansig_fpext_32ns_64_3_U2                |tansig_fpext_32ns_64_3                |        0|      0|   100|   138|
    |tansig_fptrunc_64ns_32_3_U1              |tansig_fptrunc_64ns_32_3              |        0|      0|   128|   277|
    +-----------------------------------------+--------------------------------------+---------+-------+------+------+
    |Total                                    |                                      |        0|     32|  5576|  8142|
    +-----------------------------------------+--------------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |grp_fu_51_p0  |  64|          3|   64|        192|
    |grp_fu_51_p1  |  64|          3|   64|        192|
    +--------------+----+-----------+-----+-----------+
    |Total         | 128|          6|  128|        384|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   7|   0|    7|          0|
    |reg_67        |  64|   0|   64|          0|
    |tmp_1_reg_83  |  64|   0|   64|          0|
    |tmp_2_reg_88  |  64|   0|   64|          0|
    |tmp_4_reg_93  |  64|   0|   64|          0|
    |tmp_reg_78    |  32|   0|   32|          0|
    +--------------+----+----+-----+-----------+
    |Total         | 295|   0|  295|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    tansig    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    tansig    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    tansig    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    tansig    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    tansig    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    tansig    | return value |
|data           |  in |   32|   ap_none  |     data     |    pointer   |
|result         | out |   32|   ap_vld   |    result    |    pointer   |
|result_ap_vld  | out |    1|   ap_vld   |    result    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

