<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>&#34;High level languages&#34; | Genetic Logic Lab</title>
    <link>/tag/high-level-languages/</link>
      <atom:link href="/tag/high-level-languages/index.xml" rel="self" type="application/rss+xml" />
    <description>&#34;High level languages&#34;</description>
    <generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Thu, 01 Oct 2009 00:00:00 +0000</lastBuildDate>
    <image>
      <url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url>
      <title>&#34;High level languages&#34;</title>
      <link>/tag/high-level-languages/</link>
    </image>
    
    <item>
      <title>A New Verification Method for Embedded Systems</title>
      <link>/publication/new-verification-method-thacker-2009-a/</link>
      <pubDate>Thu, 01 Oct 2009 00:00:00 +0000</pubDate>
      <guid>/publication/new-verification-method-thacker-2009-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthesis of Timed Circuits Based on Decomposition</title>
      <link>/publication/synthesis-timed-circuits-yoneda-2007/</link>
      <pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate>
      <guid>/publication/synthesis-timed-circuits-yoneda-2007/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
