{
  "SRAM DATA BUFFER": {
    "component_box": [
      718.0,
      125.0,
      747.0,
      166.0
    ],
    "connections": {
      "input": [],
      "output": [],
      "inout": [
        {
          "name": "I/O BUFFERS AND LATCHES",
          "count": 1
        },
        {
          "name": "FLASH MEMORY ARRAY",
          "count": 1
        }
      ]
    }
  },
  "CONTROL AND PROTECTION LOGIC": {
    "component_box": [
      288.0,
      62.0,
      494.0,
      129.0
    ],
    "connections": {
      "input": [
        {
          "name": "I/O BUFFERS AND LATCHES",
          "count": 1
        },
        {
          "name": "INTERFACE CONTROL AND LOGIC",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "I/O BUFFERS AND LATCHES",
          "count": 1
        },
        {
          "name": "ADDRESS LATCH",
          "count": 1
        },
        {
          "name": "X-DECODER",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "FLASH MEMORY ARRAY": {
    "component_box": [
      561.0,
      257.0,
      806.0,
      500.0
    ],
    "connections": {
      "input": [
        {
          "name": "X-DECODER",
          "count": 1
        },
        {
          "name": "X-DECODER",
          "count": 1
        }
      ],
      "output": [],
      "inout": [
        {
          "name": "I/O BUFFERS AND LATCHES",
          "count": 1
        },
        {
          "name": "SRAM DATA BUFFER",
          "count": 1
        }
      ]
    }
  },
  "INTERFACE CONTROL AND LOGIC": {
    "component_box": [
      95.0,
      13.0,
      252.0,
      501.0
    ],
    "connections": {
      "input": [],
      "output": [
        {
          "name": "CONTROL AND PROTECTION LOGIC",
          "count": 1
        },
        {
          "name": "ADDRESS LATCH",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "ADDRESS LATCH": {
    "component_box": [
      289.0,
      258.0,
      356.0,
      500.0
    ],
    "connections": {
      "input": [
        {
          "name": "INTERFACE CONTROL AND LOGIC",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "X-DECODER",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "X-DECODER": {
    "component_box": [
      397.0,
      257.0,
      523.0,
      499.0
    ],
    "connections": {
      "input": [
        {
          "name": "ADDRESS LATCH",
          "count": 1
        },
        {
          "name": "CONTROL AND PROTECTION LOGIC",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "FLASH MEMORY ARRAY",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "I/O BUFFERS AND LATCHES": {
    "component_box": [
      562.0,
      60.0,
      806.0,
      130.0
    ],
    "connections": {
      "input": [
        {
          "name": "CONTROL AND PROTECTION LOGIC",
          "count": 1
        }
      ],
      "output": [],
      "inout": [
        {
          "name": "SRAM DATA BUFFER",
          "count": 1
        },
        {
          "name": "INTERFACE CONTROL AND LOGIC",
          "count": 1
        }
      ]
    }
  }
}