#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr  8 10:49:58 2022
# Process ID: 19396
# Current directory: /home/mallevil/Documents/Projet_info/Projet_Syst_Info
# Command line: vivado
# Log file: /home/mallevil/Documents/Projet_info/Projet_Syst_Info/vivado.log
# Journal file: /home/mallevil/Documents/Projet_info/Projet_Syst_Info/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/mallevil/Documents/Archi/TPArchi/project_1/project_1.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sources_1/new/UAL.v] -no_script -reset -force -quiet
remove_files  /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sources_1/new/UAL.v
close [ open /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sources_1/new/ALU.vhd w ]
add_files /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sources_1/new/ALU.vhd
open_project /home/mallevil/Documents/Archi/TPArchi/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
current_project project_1
update_compile_order -fileset sources_1
current_project project_1(2)
current_project project_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Fri Apr  8 11:45:17 2022] Launched synth_1...
Run output will be captured here: /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr  8 11:51:06 2022] Launched synth_1...
Run output will be captured here: /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr  8 11:51:44 2022] Launched synth_1...
Run output will be captured here: /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr  8 11:52:48 2022] Launched synth_1...
Run output will be captured here: /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr  8 11:53:25 2022] Launched synth_1...
Run output will be captured here: /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr  8 11:55:52 2022] Launched synth_1...
Run output will be captured here: /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Apr  8 11:56:30 2022] Launched impl_1...
Run output will be captured here: /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.runs/impl_1/runme.log
file mkdir /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sim_1/new/Test_ALU.vhd w ]
add_files -fileset sim_1 /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sim_1/new/Test_ALU.vhd
update_compile_order -fileset sim_1
current_project project_1(2)
close_project
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_ALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sim_1/new/Test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_ALU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9c364dab20e541d28a28898da52c9c5f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_ALU_behav xil_defaultlib.Test_ALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 3 [/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sim_1/new/Test_ALU.vhd:82]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr  8 12:07:41 2022] Launched synth_1...
Run output will be captured here: /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_ALU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9c364dab20e541d28a28898da52c9c5f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_ALU_behav xil_defaultlib.Test_ALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 3 [/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sim_1/new/Test_ALU.vhd:82]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_ALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.srcs/sim_1/new/Test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9c364dab20e541d28a28898da52c9c5f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_ALU_behav xil_defaultlib.Test_ALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.test_alu
Built simulation snapshot Test_ALU_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/Test_ALU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  8 12:14:18 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mallevil/Documents/Projet_info/Projet_Syst_Info/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_ALU_behav -key {Behavioral:sim_1:Functional:Test_ALU} -tclbatch {Test_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:42 . Memory (MB): peak = 7127.273 ; gain = 8.004 ; free physical = 56949 ; free virtual = 69728
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 7127.273 ; gain = 59.840 ; free physical = 56949 ; free virtual = 69728
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 7127.273 ; gain = 68.816 ; free physical = 56949 ; free virtual = 69728
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  8 12:15:32 2022...
