{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655191153447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655191153456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 15:19:13 2022 " "Processing started: Tue Jun 14 15:19:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655191153456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191153456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hc_sr04 -c hc_sr04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hc_sr04 -c hc_sr04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191153457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655191153854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655191153854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/a_a_jd/hc_sr04/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/a_a_jd/hc_sr04/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191162766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191162766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/a_a_jd/hc_sr04/rtl/hc_sr04_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/a_a_jd/hc_sr04/rtl/hc_sr04_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC_SR04_TOP " "Found entity 1: HC_SR04_TOP" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/HC_SR04_TOP.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191162768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191162768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/a_a_jd/hc_sr04/rtl/hc_sr_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/a_a_jd/hc_sr04/rtl/hc_sr_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc_sr_trig " "Found entity 1: hc_sr_trig" {  } { { "../rtl/hc_sr_trig.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/hc_sr_trig.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191162769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191162769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 hc_sr_echo.v(23) " "Verilog HDL Expression warning at hc_sr_echo.v(23): truncated literal to match 16 bits" {  } { { "../rtl/hc_sr_echo.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/hc_sr_echo.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1655191162771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/a_a_jd/hc_sr04/rtl/hc_sr_echo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/a_a_jd/hc_sr04/rtl/hc_sr_echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc_sr_echo " "Found entity 1: hc_sr_echo" {  } { { "../rtl/hc_sr_echo.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/hc_sr_echo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191162772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191162772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/a_a_jd/hc_sr04/rtl/hc_sr_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/a_a_jd/hc_sr04/rtl/hc_sr_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc_sr_driver " "Found entity 1: hc_sr_driver" {  } { { "../rtl/hc_sr_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/hc_sr_driver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191162774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191162774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/a_a_jd/hc_sr04/rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/a_a_jd/hc_sr04/rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191162776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191162776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HC_SR04_TOP " "Elaborating entity \"HC_SR04_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655191162834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc_sr_driver hc_sr_driver:hc_sr_driver " "Elaborating entity \"hc_sr_driver\" for hierarchy \"hc_sr_driver:hc_sr_driver\"" {  } { { "../rtl/HC_SR04_TOP.v" "hc_sr_driver" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/HC_SR04_TOP.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191162836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div hc_sr_driver:hc_sr_driver\|clk_div:clk_div " "Elaborating entity \"clk_div\" for hierarchy \"hc_sr_driver:hc_sr_driver\|clk_div:clk_div\"" {  } { { "../rtl/hc_sr_driver.v" "clk_div" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/hc_sr_driver.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191162838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc_sr_trig hc_sr_driver:hc_sr_driver\|hc_sr_trig:hc_sr_trig " "Elaborating entity \"hc_sr_trig\" for hierarchy \"hc_sr_driver:hc_sr_driver\|hc_sr_trig:hc_sr_trig\"" {  } { { "../rtl/hc_sr_driver.v" "hc_sr_trig" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/hc_sr_driver.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191162840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc_sr_echo hc_sr_driver:hc_sr_driver\|hc_sr_echo:hc_sr_echo " "Elaborating entity \"hc_sr_echo\" for hierarchy \"hc_sr_driver:hc_sr_driver\|hc_sr_echo:hc_sr_echo\"" {  } { { "../rtl/hc_sr_driver.v" "hc_sr_echo" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/hc_sr_driver.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191162843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo_pos hc_sr_echo.v(27) " "Verilog HDL or VHDL warning at hc_sr_echo.v(27): object \"echo_pos\" assigned a value but never read" {  } { { "../rtl/hc_sr_echo.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/hc_sr_echo.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655191162843 "|HC_SR04_TOP|hc_sr_driver:hc_sr_driver|hc_sr_echo:hc_sr_echo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:seg_driver\"" {  } { { "../rtl/HC_SR04_TOP.v" "seg_driver" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/HC_SR04_TOP.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191162852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(53) " "Verilog HDL assignment warning at seg_driver.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162853 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(54) " "Verilog HDL assignment warning at seg_driver.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(55) " "Verilog HDL assignment warning at seg_driver.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(56) " "Verilog HDL assignment warning at seg_driver.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(57) " "Verilog HDL assignment warning at seg_driver.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(58) " "Verilog HDL assignment warning at seg_driver.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(64) " "Verilog HDL assignment warning at seg_driver.v(64): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(65) " "Verilog HDL assignment warning at seg_driver.v(65): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(66) " "Verilog HDL assignment warning at seg_driver.v(66): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(67) " "Verilog HDL assignment warning at seg_driver.v(67): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(68) " "Verilog HDL assignment warning at seg_driver.v(68): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(69) " "Verilog HDL assignment warning at seg_driver.v(69): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(70) " "Verilog HDL assignment warning at seg_driver.v(70): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(71) " "Verilog HDL assignment warning at seg_driver.v(71): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(89) " "Verilog HDL assignment warning at seg_driver.v(89): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(90) " "Verilog HDL assignment warning at seg_driver.v(90): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(91) " "Verilog HDL assignment warning at seg_driver.v(91): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(92) " "Verilog HDL assignment warning at seg_driver.v(92): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(93) " "Verilog HDL assignment warning at seg_driver.v(93): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(94) " "Verilog HDL assignment warning at seg_driver.v(94): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(95) " "Verilog HDL assignment warning at seg_driver.v(95): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(96) " "Verilog HDL assignment warning at seg_driver.v(96): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(97) " "Verilog HDL assignment warning at seg_driver.v(97): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(98) " "Verilog HDL assignment warning at seg_driver.v(98): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(99) " "Verilog HDL assignment warning at seg_driver.v(99): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(81) " "Verilog HDL assignment warning at seg_driver.v(81): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655191162854 "|HC_SR04_TOP|seg_driver:seg_driver"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver\|Mod4\"" {  } { { "../rtl/seg_driver.v" "Mod4" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191163057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver\|Div4\"" {  } { { "../rtl/seg_driver.v" "Div4" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191163057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver\|Mod3\"" {  } { { "../rtl/seg_driver.v" "Mod3" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191163057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver\|Div3\"" {  } { { "../rtl/seg_driver.v" "Div3" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191163057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver\|Mod2\"" {  } { { "../rtl/seg_driver.v" "Mod2" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191163057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver\|Div2\"" {  } { { "../rtl/seg_driver.v" "Div2" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191163057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver\|Mod1\"" {  } { { "../rtl/seg_driver.v" "Mod1" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191163057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver\|Div1\"" {  } { { "../rtl/seg_driver.v" "Div1" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191163057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver\|Mod0\"" {  } { { "../rtl/seg_driver.v" "Mod0" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191163057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver\|Div0\"" {  } { { "../rtl/seg_driver.v" "Div0" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191163057 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655191163057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:seg_driver\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"seg_driver:seg_driver\|lpm_divide:Mod4\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191163100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:seg_driver\|lpm_divide:Mod4 " "Instantiated megafunction \"seg_driver:seg_driver\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163100 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655191163100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/lpm_divide_8bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:seg_driver\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_driver:seg_driver\|lpm_divide:Div4\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191163300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:seg_driver\|lpm_divide:Div4 " "Instantiated megafunction \"seg_driver:seg_driver\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163300 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655191163300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:seg_driver\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"seg_driver:seg_driver\|lpm_divide:Mod3\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191163353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:seg_driver\|lpm_divide:Mod3 " "Instantiated megafunction \"seg_driver:seg_driver\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163353 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655191163353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:seg_driver\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_driver:seg_driver\|lpm_divide:Div3\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191163361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:seg_driver\|lpm_divide:Div3 " "Instantiated megafunction \"seg_driver:seg_driver\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163361 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655191163361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_k7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:seg_driver\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_driver:seg_driver\|lpm_divide:Div2\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191163478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:seg_driver\|lpm_divide:Div2 " "Instantiated megafunction \"seg_driver:seg_driver\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163478 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655191163478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:seg_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_driver:seg_driver\|lpm_divide:Div1\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191163604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:seg_driver\|lpm_divide:Div1 " "Instantiated megafunction \"seg_driver:seg_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163604 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655191163604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:seg_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_driver:seg_driver\|lpm_divide:Div0\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191163724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:seg_driver\|lpm_divide:Div0 " "Instantiated megafunction \"seg_driver:seg_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655191163724 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/seg_driver.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655191163724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pkm " "Found entity 1: lpm_divide_pkm" {  } { { "db/lpm_divide_pkm.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/lpm_divide_pkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_maf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_maf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_maf " "Found entity 1: alt_u_div_maf" {  } { { "db/alt_u_div_maf.tdf" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_maf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655191163828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191163828 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/hc_sr_echo.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/hc_sr_echo.v" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655191164257 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655191164257 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/HC_SR04_TOP.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655191164502 "|HC_SR04_TOP|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/HC_SR04_TOP.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655191164502 "|HC_SR04_TOP|hex7[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655191164502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655191164598 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655191165183 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1655191165183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655191165353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655191165353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1668 " "Implemented 1668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655191165447 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655191165447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1608 " "Implemented 1608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655191165447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655191165447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655191165466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 15:19:25 2022 " "Processing ended: Tue Jun 14 15:19:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655191165466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655191165466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655191165466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655191165466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655191166868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655191166878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 15:19:26 2022 " "Processing started: Tue Jun 14 15:19:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655191166878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655191166878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hc_sr04 -c hc_sr04 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hc_sr04 -c hc_sr04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655191166878 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655191167034 ""}
{ "Info" "0" "" "Project  = hc_sr04" {  } {  } 0 0 "Project  = hc_sr04" 0 0 "Fitter" 0 0 1655191167035 ""}
{ "Info" "0" "" "Revision = hc_sr04" {  } {  } 0 0 "Revision = hc_sr04" 0 0 "Fitter" 0 0 1655191167035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655191167128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655191167128 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hc_sr04 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"hc_sr04\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655191167162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655191167219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655191167220 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655191167523 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655191167668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655191167668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655191167668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655191167668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655191167668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655191167668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655191167668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655191167668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655191167668 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1655191167668 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 3749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655191167672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 3751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655191167672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 3753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655191167672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 3755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655191167672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 3757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655191167672 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1655191167672 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655191167675 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hc_sr04.sdc " "Synopsys Design Constraints File file not found: 'hc_sr04.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655191168818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655191168818 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655191168827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655191168828 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655191168828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655191168903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[1\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[1\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[2\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[2\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[3\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[3\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[4\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[4\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[5\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[5\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168903 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655191168903 ""}  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/HC_SR04_TOP.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 3743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655191168903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|LessThan0  " "Automatically promoted node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655191168904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[1\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[1\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[2\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[2\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[3\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[3\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[4\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[4\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[5\] " "Destination node hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[5\]" {  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655191168904 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655191168904 ""}  } { { "../rtl/clk_div.v" "" { Text "D:/FPGA_Study/A_A_JD/HC_SR04/rtl/clk_div.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655191168904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655191169159 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655191169160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655191169160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655191169161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655191169162 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655191169162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655191169162 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655191169163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655191169200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1655191169200 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655191169200 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655191169390 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1655191169394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655191170958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655191171235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655191171268 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655191174646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655191174647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655191174966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/FPGA_Study/A_A_JD/HC_SR04/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655191177708 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655191177708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1655191178792 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655191178792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655191178796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655191178906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655191178921 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655191179174 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655191179175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655191179403 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655191179810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_Study/A_A_JD/HC_SR04/prj/output_files/hc_sr04.fit.smsg " "Generated suppressed messages file D:/FPGA_Study/A_A_JD/HC_SR04/prj/output_files/hc_sr04.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655191180343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6062 " "Peak virtual memory: 6062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655191180678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 15:19:40 2022 " "Processing ended: Tue Jun 14 15:19:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655191180678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655191180678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655191180678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655191180678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655191181745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655191181752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 15:19:41 2022 " "Processing started: Tue Jun 14 15:19:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655191181752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655191181752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hc_sr04 -c hc_sr04 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hc_sr04 -c hc_sr04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655191181752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655191182109 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1655191184228 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655191184319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655191184586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 15:19:44 2022 " "Processing ended: Tue Jun 14 15:19:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655191184586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655191184586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655191184586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655191184586 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655191185188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655191186078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655191186087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 15:19:45 2022 " "Processing started: Tue Jun 14 15:19:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655191186087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655191186087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hc_sr04 -c hc_sr04 " "Command: quartus_sta hc_sr04 -c hc_sr04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655191186087 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655191186268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655191186465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655191186465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191186520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191186520 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hc_sr04.sdc " "Synopsys Design Constraints File file not found: 'hc_sr04.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655191186979 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191186979 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " "create_clock -period 1.000 -name hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655191186984 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655191186984 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655191186984 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1655191186990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655191186990 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655191186991 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655191187001 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655191187039 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655191187039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.789 " "Worst-case setup slack is -34.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.789            -725.709 Clk  " "  -34.789            -725.709 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.754            -103.699 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]  " "   -3.754            -103.699 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191187042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.515 " "Worst-case hold slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]  " "    0.515               0.000 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 Clk  " "    0.567               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191187047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655191187049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655191187052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -134.070 Clk  " "   -3.000            -134.070 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -44.975 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]  " "   -1.285             -44.975 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191187054 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655191187202 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655191187202 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655191187206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655191187224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655191187531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655191187608 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655191187625 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655191187625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.270 " "Worst-case setup slack is -31.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.270            -650.682 Clk  " "  -31.270            -650.682 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.351             -91.550 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]  " "   -3.351             -91.550 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191187628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.464 " "Worst-case hold slack is 0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]  " "    0.464               0.000 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 Clk  " "    0.513               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191187637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655191187641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655191187646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -134.070 Clk  " "   -3.000            -134.070 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -44.975 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]  " "   -1.285             -44.975 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191187649 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655191187824 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655191187824 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655191187830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655191187915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655191187919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655191187919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.222 " "Worst-case setup slack is -16.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.222            -317.221 Clk  " "  -16.222            -317.221 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.275             -31.297 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]  " "   -1.275             -31.297 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191187924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]  " "    0.236               0.000 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 Clk  " "    0.259               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191187933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655191187937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655191187941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -111.683 Clk  " "   -3.000            -111.683 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\]  " "   -1.000             -35.000 hc_sr_driver:hc_sr_driver\|clk_div:clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655191187944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655191187944 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655191188098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655191188098 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655191188462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655191188462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655191188532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 15:19:48 2022 " "Processing ended: Tue Jun 14 15:19:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655191188532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655191188532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655191188532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655191188532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1655191189691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655191189700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 15:19:49 2022 " "Processing started: Tue Jun 14 15:19:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655191189700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1655191189700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hc_sr04 -c hc_sr04 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hc_sr04 -c hc_sr04" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1655191189700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1655191190261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc_sr04_7_1200mv_85c_slow.vo D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/ simulation " "Generated file hc_sr04_7_1200mv_85c_slow.vo in folder \"D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655191190568 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc_sr04_7_1200mv_0c_slow.vo D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/ simulation " "Generated file hc_sr04_7_1200mv_0c_slow.vo in folder \"D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655191190729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc_sr04_min_1200mv_0c_fast.vo D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/ simulation " "Generated file hc_sr04_min_1200mv_0c_fast.vo in folder \"D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655191190891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc_sr04.vo D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/ simulation " "Generated file hc_sr04.vo in folder \"D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655191191054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc_sr04_7_1200mv_85c_v_slow.sdo D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/ simulation " "Generated file hc_sr04_7_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655191191164 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc_sr04_7_1200mv_0c_v_slow.sdo D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/ simulation " "Generated file hc_sr04_7_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655191191282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc_sr04_min_1200mv_0c_v_fast.sdo D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/ simulation " "Generated file hc_sr04_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655191191403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc_sr04_v.sdo D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/ simulation " "Generated file hc_sr04_v.sdo in folder \"D:/FPGA_Study/A_A_JD/HC_SR04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655191191522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655191191566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 15:19:51 2022 " "Processing ended: Tue Jun 14 15:19:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655191191566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655191191566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655191191566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1655191191566 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1655191192190 ""}
