library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity SignalExtend is 
	port(dataIn  : in std_logic_vector(15 downto 0);
		  dataOut : out std_logic_vector(31 downto 0));
end SignalExtend;

architecture Behavioral of SignalExtend is
begin 
	dataOut(31 downto 16) <= (others(dataIn(15));
	dataOut(15 downto 0) <= dataIn(15 downto 0);
end Behavioral;
