virt	,	V_48
xgpu_ai_mailbox_rcv_irq_funcs	,	V_58
msleep	,	F_13
tmp	,	V_40
xgpu_ai_send_access_requests	,	F_15
state	,	V_39
val	,	V_12
init	,	V_31
"Doesn't get ack from pf.\n"	,	L_2
work	,	V_46
BIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW0	,	V_17
IDH_REL_GPU_FINI_ACCESS	,	V_33
AMDGPU_IRQ_STATE_ENABLE	,	V_44
TRN_MSG_ACK	,	V_25
amdgpu_irq_add_id	,	F_30
"RCV_MSG_VALID is not cleared\n"	,	L_1
mmBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW0	,	V_23
adev	,	V_2
pr_err	,	F_7
IDH_REL_GPU_INIT_ACCESS	,	V_32
BIF_BX_PF0_MAILBOX_CONTROL	,	V_7
amdgpu_irq_get	,	F_33
xgpu_ai_mailbox_flr_work	,	F_22
xgpu_ai_mailbox_set_valid	,	F_9
xgpu_ai_mailbox_send_ack	,	F_1
mmBIF_BX_PF0_MAILBOX_INT_CNTL	,	V_41
AI_MAILBOX_TIMEDOUT	,	V_5
IDH_REQ_GPU_RESET_ACCESS	,	V_29
amdgpu_interrupt_state	,	V_38
xgpu_ai_set_mailbox_rcv_irq	,	F_25
xgpu_ai_mailbox_ack_irq	,	F_19
amdgpu_iv_entry	,	V_36
ACK_INT_EN	,	V_43
REG_FIELD_MASK	,	F_2
xgpu_ai_mailbox_set_irq_funcs	,	F_28
xgpu_ai_mailbox_rcv_irq	,	F_26
event	,	V_20
INIT_WORK	,	F_34
ETIME	,	V_26
ENOENT	,	V_22
"get ack intr and do nothing.\n"	,	L_3
RCV_MSG_ACK	,	V_11
r	,	V_24
xgpu_ai_mailbox_rcv_msg	,	F_11
mdelay	,	F_8
amdgpu_sriov_gpu_reset	,	F_24
VALID_INT_EN	,	V_51
source	,	V_35
IDH_REQ_GPU_INIT_ACCESS	,	V_27
ack_irq	,	V_53
IDH_REQ_GPU_FINI_ACCESS	,	V_28
num_types	,	V_54
u32	,	T_1
reg	,	V_3
MSGBUF_DATA	,	V_18
xgpu_ai_release_full_gpu_access	,	F_18
REG_SET_FIELD	,	F_5
req	,	V_15
rcv_irq	,	V_57
entry	,	V_37
IDH_FLR_NOTIFICATION	,	V_52
TRN_MSG_VALID	,	V_13
IDH_READY_TO_ACCESS_GPU	,	V_30
amdgpu_virt	,	V_47
schedule_work	,	F_27
"failed to recieve FLR_CMPL\n"	,	L_4
xgpu_ai_mailbox_get_irq	,	F_32
work_struct	,	V_45
xgpu_ai_poll_msg	,	F_14
xgpu_ai_mailbox_trans_msg	,	F_10
amdgpu_irq_src	,	V_34
timeout	,	V_4
xgpu_ai_request_reset	,	F_16
xgpu_ai_mailbox_ack_irq_funcs	,	V_56
idh_request	,	V_14
IDH_FLR_NOTIFICATION_CMPL	,	V_21
flr_work	,	V_49
xgpu_ai_request_full_gpu_access	,	F_17
xgpu_ai_set_mailbox_ack_irq	,	F_21
xgpu_ai_mailbox_put_irq	,	F_35
SOC15_REG_OFFSET	,	F_4
xgpu_ai_poll_ack	,	F_12
mask	,	V_6
amdgpu_device	,	V_1
AMDGPU_IH_CLIENTID_LEGACY	,	V_59
amdgpu_irq_put	,	F_31
WREG32_NO_KIQ	,	F_6
src	,	V_50
mmBIF_BX_PF0_MAILBOX_CONTROL	,	V_10
BIF_BX_PF0_MAILBOX_INT_CNTL	,	V_42
xgpu_ai_mailbox_add_irq_id	,	F_29
container_of	,	F_23
RCV_MSG_VALID	,	V_8
mmBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW0	,	V_16
idh_event	,	V_19
DRM_DEBUG	,	F_20
funcs	,	V_55
RREG32_NO_KIQ	,	F_3
NBIO	,	V_9
