// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 11.0 Build 157 04/27/2011 SJ Full Version"

// DATE "03/25/2015 12:22:48"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module juliaset (
	LCD_BLON,
	LCD_EN,
	LCD_ON,
	LCD_RS,
	LCD_RW,
	UART_RTS,
	UART_TXD,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	KEY,
	SW,
	LCD_DATA,
	UART_CTS,
	UART_RXD);
output 	LCD_BLON;
output 	LCD_EN;
output 	LCD_ON;
output 	LCD_RS;
output 	LCD_RW;
output 	UART_RTS;
output 	UART_TXD;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	[3:0] KEY;
input 	[17:0] SW;
inout 	[7:0] LCD_DATA;
input 	UART_CTS;
input 	UART_RXD;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_CTS	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RTS	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("juliaset_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \u1|H_Cont[2]~44_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a152~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a144~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a136~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a128~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a153~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a146~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a138~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a130~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a147~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a139~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a143~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \display|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \u1|Add2~29_combout ;
wire \u1|Add2~35_combout ;
wire \we~q ;
wire \state.done~q ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT19 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT20 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT31 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT33 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT35 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~0 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~0 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT19 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT20 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT21 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT22 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT24 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT31 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT32 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT33 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT34 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~6_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~8_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~10_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~12_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~16_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~18_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~24_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~26_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~38_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~40_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~42_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~44_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~48_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~50_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~56_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~58_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~0 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~16 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[4]~8_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[6]~12_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[8]~16_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[14]~28_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[24]~48_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[30]~60_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~0 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT20 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT23 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT25 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT28 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT30 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT33 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT34 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~0_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~2_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~4_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~6_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~8_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~18_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~24_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~26_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~32_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~34_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~36_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~38_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~40_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~50_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~56_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~58_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~64_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~66_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~68_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~70_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~72_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~82_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~88_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~90_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~96_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~98_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~100_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT23 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT24 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT25 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT26 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT28 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT29 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT32 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT33 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~30_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~38_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~50_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~60_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~68_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~80_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~84_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~92_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT19 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT21 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT23 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT24 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT25 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT27 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT29 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT30 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT33 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT34 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~0 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~0 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT21 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT22 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT23 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT24 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT25 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT27 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT28 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT35 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~2_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~4_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~6_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~10_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~12_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~30_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~32_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~34_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~36_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~38_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~42_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~46_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~48_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~52_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~60_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~62_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~64_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~0 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~16 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[2]~4_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[8]~16_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[14]~28_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[18]~36_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[24]~48_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[30]~60_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~0 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT19 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT22 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT23 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT24 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT25 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT28 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT30 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT31 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT33 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT34 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~0_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~22_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~24_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~26_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~28_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~30_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~36_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~44_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~50_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~52_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~54_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~56_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~58_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~60_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~62_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~64_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~76_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~80_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~86_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~90_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~92_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~94_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT19 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT20 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT21 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT22 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT23 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT24 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT25 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT26 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT27 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT28 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT34 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT35 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~34_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~36_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~46_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~64_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~66_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~70_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~74_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~76_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~78_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~82_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~94_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~96_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~100_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~0 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[36]~73 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[37]~74_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~69 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~71 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~70_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~73 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~72_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~74_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~102_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~104_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~0 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[34]~68_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~66_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~68_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~70_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~72_combout ;
wire \Add6~1_combout ;
wire \Add6~6 ;
wire \Add6~8 ;
wire \Add6~7_combout ;
wire \Add6~10 ;
wire \Add6~9_combout ;
wire \Add6~12 ;
wire \Add6~11_combout ;
wire \Add6~14 ;
wire \Add6~13_combout ;
wire \Add6~16 ;
wire \Add6~15_combout ;
wire \Add6~18 ;
wire \Add6~17_combout ;
wire \Add6~28_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT20 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT21 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT22 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT23 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT24 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT25 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT27 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT28 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT31 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT33 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT35 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT19 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT21 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT23 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT24 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT25 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT26 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT27 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT29 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT32 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT33 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT34 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT35 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~0_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~2_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~4_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~6_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~10_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~12_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~18_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~20_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~0 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~0 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~16 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~0_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~4_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~6_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~8_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~10_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~14_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~18_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~22_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~24_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~26_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT19 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT24 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT26 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT28 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT32 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~2_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~6_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~12_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~18_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~20_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~26_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~28_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~30_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~32_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~34_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~44_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~50_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~52_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~58_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~60_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~62_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~64_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT20 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT22 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT23 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT25 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT26 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT29 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT30 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~32_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~34_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~44_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~50_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~52_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~58_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~60_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~62_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~64_combout ;
wire \Add5~5_combout ;
wire \Add5~7_combout ;
wire \Add5~21_combout ;
wire \Add5~31_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~30_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~66_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~66_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~32_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~32_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~34_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~34_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~36_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~0 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~0 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~16 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~38_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~38_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~40_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~76_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~76_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~42_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~42_combout ;
wire \Add5~56_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~40_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~44_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~46_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~82_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~82_combout ;
wire \Add5~62_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~48_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~84_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~84_combout ;
wire \Add5~65_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~50_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~52_combout ;
wire \Add5~71_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~54_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~90_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~90_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~56_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~92_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~92_combout ;
wire \Add5~77_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~54_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~94_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~94_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~96_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~96_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~51 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~63 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~98_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~98_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~52_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~64_combout ;
wire \Add3~1_combout ;
wire \Add3~9_combout ;
wire \Add3~11_combout ;
wire \Add3~15_combout ;
wire \Add3~19_combout ;
wire \Add3~25_combout ;
wire \Add3~27_combout ;
wire \Add4~31_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \Add4~34_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ;
wire \Add3~41_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ;
wire \Add3~47_combout ;
wire \Add3~51_combout ;
wire \Add3~53_combout ;
wire \Add3~55_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42_combout ;
wire \Add3~57_combout ;
wire \Add3~59_combout ;
wire \Add4~67_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ;
wire \Add3~72 ;
wire \Add4~83 ;
wire \Add3~73_combout ;
wire \Add4~100_combout ;
wire \u1|oVGA_V_SYNC~0_combout ;
wire \u1|LessThan4~1_combout ;
wire \u1|LessThan0~0_combout ;
wire \u1|oVGA_V_SYNC~5_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~78_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~79_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~80_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~81_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~77_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~82_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~83_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~84_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~85_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~78_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~79_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~80_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~81_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~82_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~83_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~84_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~85_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~86_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~87_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~88_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~89_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~86_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~87_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~88_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~89_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~90_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~91_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~92_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~93_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~94_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~95_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~96_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~97_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~96_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~97_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~98_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~99_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~100_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~101_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~102_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~103_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~105_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~104_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~105_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~106_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~107_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~115_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~116_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~117_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~118_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~119_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~120_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~110_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~111_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~112_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~113_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~122_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~123_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~124_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~125_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~126_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~127_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~128_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~129_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~116_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~117_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~118_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~119_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~133_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~134_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~135_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~136_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~137_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~138_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~122_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~123_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~124_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~141_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~142_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~143_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~144_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~145_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~146_combout ;
wire \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis37_combout ;
wire \data_reg~0_combout ;
wire \data_reg~1_combout ;
wire \data_reg~2_combout ;
wire \data_reg~3_combout ;
wire \display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis36_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis35_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis38_combout ;
wire \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis32_combout ;
wire \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis33_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis31_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis34_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis20_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis20_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis20_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis21_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis21_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis21_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis19_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis19_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis19_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis22_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis22_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis22_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis16_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis17_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis15_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis18_combout ;
wire \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis24_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis24_combout ;
wire \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis24_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis23_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis23_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis23_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis26_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis26_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis26_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis25_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis25_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis25_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis28_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis28_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis28_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis27_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis27_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis27_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis30_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis30_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis30_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis29_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis29_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis29_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis4_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis5_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis3_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis6_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis6_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis6_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis1_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis2_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis8_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis8_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis8_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis7_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis7_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis7_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis10_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis9_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis9_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis9_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis12_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis11_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis11_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis11_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis14_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis13_combout ;
wire \data_reg~5_combout ;
wire \data_reg~9_combout ;
wire \Selector86~1_combout ;
wire \Selector86~2_combout ;
wire \always1~6_combout ;
wire \Add6~23_combout ;
wire \Add6~25_combout ;
wire \LessThan3~1_combout ;
wire \Mult0_rtl_4|mult_core|_~1_combout ;
wire \Selector85~1_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][18]~0_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][4]~combout ;
wire \Mult1_rtl_2|mult_core|romout[1][2]~3_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][19]~11_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][20]~combout ;
wire \Mult1_rtl_2|mult_core|romout[1][17]~12_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][18]~combout ;
wire \Mult1_rtl_2|mult_core|romout[1][19]~combout ;
wire \Mult1_rtl_2|mult_core|romout[0][24]~14_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][21]~combout ;
wire \Mult1_rtl_2|mult_core|romout[0][26]~16_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][27]~17_combout ;
wire \Add5~64_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][28]~19_combout ;
wire \Add5~67_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][27]~22_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][28]~23_combout ;
wire \Add5~79_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][14]~0_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][17]~3_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][16]~4_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][11]~5_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][14]~combout ;
wire \Mult0_rtl_4|mult_core|romout[0][13]~combout ;
wire \Mult0_rtl_4|mult_core|romout[1][8]~combout ;
wire \Mult0_rtl_4|mult_core|romout[1][7]~9_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][10]~combout ;
wire \Mult0_rtl_4|mult_core|romout[1][5]~12_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][8]~combout ;
wire \Mult0_rtl_4|mult_core|_~2_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][19]~18_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][20]~19_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][21]~combout ;
wire \Mult0_rtl_4|mult_core|romout[1][18]~21_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][20]~23_combout ;
wire \Mult0_rtl_4|mult_core|_~4_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][25]~combout ;
wire \Mult0_rtl_4|mult_core|romout[0][26]~26_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][23]~27_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][24]~28_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][29]~31_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][26]~32_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][28]~combout ;
wire \Mult0_rtl_4|mult_core|romout[1][29]~33_combout ;
wire \Selector36~1_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis20_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis21_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis19_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis22_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis24_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis23_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis26_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis25_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis28_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis27_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis30_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis29_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis6_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis8_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis7_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis9_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis11_combout ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \UART_CTS~input_o ;
wire \UART_RXD~input_o ;
wire \LCD_DATA[0]~input_o ;
wire \LCD_DATA[1]~input_o ;
wire \LCD_DATA[2]~input_o ;
wire \LCD_DATA[3]~input_o ;
wire \LCD_DATA[4]~input_o ;
wire \LCD_DATA[5]~input_o ;
wire \LCD_DATA[6]~input_o ;
wire \LCD_DATA[7]~input_o ;
wire \KEY[1]~input_o ;
wire \u1|V_Cont[0]~41 ;
wire \u1|V_Cont[1]~42_combout ;
wire \KEY[0]~input_o ;
wire \u1|V_Cont[2]~45 ;
wire \u1|V_Cont[3]~47 ;
wire \u1|V_Cont[4]~48_combout ;
wire \u1|H_Cont[0]~41 ;
wire \u1|H_Cont[1]~42_combout ;
wire \u1|H_Cont[4]~49 ;
wire \u1|H_Cont[5]~50_combout ;
wire \u1|H_Cont[5]~51 ;
wire \u1|H_Cont[6]~52_combout ;
wire \u1|H_Cont[6]~53 ;
wire \u1|H_Cont[7]~54_combout ;
wire \u1|Equal7~5_combout ;
wire \u1|H_Cont[7]~55 ;
wire \u1|H_Cont[8]~57 ;
wire \u1|H_Cont[9]~58_combout ;
wire \u1|H_Cont[8]~56_combout ;
wire \u1|Equal7~6_combout ;
wire \u1|LessThan6~2_combout ;
wire \u1|H_Cont[1]~43 ;
wire \u1|H_Cont[2]~45 ;
wire \u1|H_Cont[3]~47 ;
wire \u1|H_Cont[4]~48_combout ;
wire \u1|H_Cont[3]~46_combout ;
wire \u1|Equal7~7_combout ;
wire \u1|Equal7~8_combout ;
wire \u1|V_Cont[4]~49 ;
wire \u1|V_Cont[5]~50_combout ;
wire \u1|V_Cont[5]~51 ;
wire \u1|V_Cont[6]~52_combout ;
wire \u1|V_Cont[6]~53 ;
wire \u1|V_Cont[7]~54_combout ;
wire \u1|V_Cont[7]~55 ;
wire \u1|V_Cont[8]~56_combout ;
wire \u1|LessThan5~1_combout ;
wire \u1|V_Cont[3]~46_combout ;
wire \u1|LessThan7~3_combout ;
wire \u1|V_Cont[8]~57 ;
wire \u1|V_Cont[9]~58_combout ;
wire \u1|LessThan7~4_combout ;
wire \u1|V_Cont[1]~43 ;
wire \u1|V_Cont[2]~44_combout ;
wire \u1|oVGA_V_SYNC~4_combout ;
wire \u1|LessThan4~4_combout ;
wire \u1|V_Cont[0]~40_combout ;
wire \u1|LessThan4~3_combout ;
wire \u1|LessThan4~5_combout ;
wire \u1|LessThan0~2_combout ;
wire \u1|always0~1_combout ;
wire \u1|Add2~22 ;
wire \u1|Add2~24 ;
wire \u1|Add2~26 ;
wire \u1|Add2~28 ;
wire \u1|Add2~30 ;
wire \u1|Add2~32 ;
wire \u1|Add2~33_combout ;
wire \u1|Add2~31_combout ;
wire \u1|oCoord_X[5]~21 ;
wire \u1|oCoord_X[6]~23 ;
wire \u1|oCoord_X[7]~24_combout ;
wire \u1|Add2~34 ;
wire \u1|Add2~36 ;
wire \u1|Add2~38 ;
wire \u1|Add2~39_combout ;
wire \u1|Add2~37_combout ;
wire \u1|always1~4_combout ;
wire \u1|always1~5_combout ;
wire \u1|always1~6_combout ;
wire \u1|oCoord_X[7]~25 ;
wire \u1|oCoord_X[8]~26_combout ;
wire \u1|oCoord_X[6]~22_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis18_combout ;
wire \CLOCK_50~input_o ;
wire \p1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \x_cursor[0]~43_combout ;
wire \KEY[0]~_wirecell_combout ;
wire \x_cursor[5]~56 ;
wire \x_cursor[6]~58 ;
wire \x_cursor[7]~59_combout ;
wire \~GND~combout ;
wire \y_cursor[0]~38 ;
wire \y_cursor[1]~41_combout ;
wire \y_cursor[1]~40_combout ;
wire \y_cursor[1]~42 ;
wire \y_cursor[2]~44 ;
wire \y_cursor[3]~45_combout ;
wire \y_cursor[3]~46 ;
wire \y_cursor[4]~47_combout ;
wire \y_cursor[4]~48 ;
wire \y_cursor[5]~49_combout ;
wire \LessThan3~2_combout ;
wire \y_cursor[0]~37_combout ;
wire \y_cursor[2]~43_combout ;
wire \Mult1_rtl_2|mult_core|_~0_combout ;
wire \Mult0_rtl_4|mult_core|_~0_combout ;
wire \y_cursor[5]~50 ;
wire \y_cursor[6]~51_combout ;
wire \Mult1_rtl_2|mult_core|_~1_combout ;
wire \always1~10_combout ;
wire \y_cursor[6]~52 ;
wire \y_cursor[7]~53_combout ;
wire \y_cursor[7]~54 ;
wire \y_cursor[8]~55_combout ;
wire \x_cursor[7]~60 ;
wire \x_cursor[8]~61_combout ;
wire \x_cursor[8]~62 ;
wire \x_cursor[9]~63_combout ;
wire \always1~9_combout ;
wire \state~29_combout ;
wire \state.compute_pixel_init~q ;
wire \z_real[27]~0_combout ;
wire \Selector36~2_combout ;
wire \Add5~3_combout ;
wire \Add5~89_combout ;
wire \z_comp[2]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][3]~6_combout ;
wire \Add5~90_combout ;
wire \z_comp[3]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][4]~combout ;
wire \Add5~91_combout ;
wire \z_comp[4]~SCLR_LUT_combout ;
wire \Mult0_rtl_4|mult_core|romout[2][9]~15_combout ;
wire \Mult0_rtl_4|mult_core|_~3_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][15]~6_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][10]~7_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][12]~8_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][12]~combout ;
wire \Mult0_rtl_4|mult_core|romout[0][11]~10_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][6]~11_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][12]~13_combout ;
wire \x_cursor[6]~57_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][7]~combout ;
wire \x_cursor[3]~51_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][6]~14_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \Mult0_rtl_4|mult_core|romout[2][6]~16_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ;
wire \Add5~36 ;
wire \Add5~38_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][5]~combout ;
wire \Mult1_rtl_2|mult_core|romout[0][17]~1_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][3]~combout ;
wire \Mult1_rtl_2|mult_core|romout[0][22]~4_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][5]~5_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][2]~7_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][6]~8_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][6]~9_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~21 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~23 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~25 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ;
wire \Add5~40_combout ;
wire \z_comp[19]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][25]~30_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][28]~29_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][23]~combout ;
wire \Mult0_rtl_4|mult_core|romout[1][22]~combout ;
wire \Mult0_rtl_4|mult_core|romout[1][21]~25_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][24]~24_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][19]~22_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][22]~combout ;
wire \Mult0_rtl_4|mult_core|romout[1][17]~20_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][16]~combout ;
wire \Mult0_rtl_4|mult_core|romout[1][15]~17_combout ;
wire \Mult0_rtl_4|mult_core|romout[0][18]~1_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][13]~2_combout ;
wire \Mult0_rtl_4|mult_core|romout[1][12]~combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~21 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~23 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~25 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~27 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~29 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~31 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~33 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~35 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~37 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~39 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~41 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~43 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~45 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~47 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~49 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~51 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~53 ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~52_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~48_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~44_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~40_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~38_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ;
wire \z_real~2_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ;
wire \Add4~33_combout ;
wire \z_real[18]~SCLR_LUT_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ;
wire \Add4~36_combout ;
wire \z_real[19]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][20]~combout ;
wire \Mult1_rtl_2|mult_core|romout[0][16]~2_combout ;
wire \Mult1_rtl_2|mult_core|romout[0][22]~combout ;
wire \Mult1_rtl_2|mult_core|romout[0][21]~13_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][16]~combout ;
wire \Mult1_rtl_2|mult_core|romout[1][22]~10_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~27 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~29 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~31 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~33 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~35 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~37 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~38_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ;
wire \Add5~39 ;
wire \Add5~42 ;
wire \Add5~45 ;
wire \Add5~48 ;
wire \Add5~51 ;
wire \Add5~53_combout ;
wire \Add5~55_combout ;
wire \z_comp[24]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ;
wire \Add5~58_combout ;
wire \z_comp[25]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|_~2_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][25]~20_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][26]~21_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][24]~18_combout ;
wire \Mult1_rtl_2|mult_core|romout[1][22]~combout ;
wire \Mult1_rtl_2|mult_core|romout[0][25]~15_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~39 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~41 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~43 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~45 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~47 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~49 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~51 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~53 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~55 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~57 ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~56_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~52_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~48_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~46_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~44_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ;
wire \z_comp[27]~SCLR_LUT_combout ;
wire \z_comp[28]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ;
wire \Add5~73_combout ;
wire \z_comp[30]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~51 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~52_combout ;
wire \z_comp[32]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout ;
wire \Add5~75 ;
wire \Add5~78 ;
wire \Add5~80_combout ;
wire \Add5~82_combout ;
wire \z_comp[33]~SCLR_LUT_combout ;
wire \Add5~81 ;
wire \Add5~83_combout ;
wire \Add5~85_combout ;
wire \z_comp[34]~SCLR_LUT_combout ;
wire \Add5~84 ;
wire \Add5~86_combout ;
wire \Add5~88_combout ;
wire \z_comp[35]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~0 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT2 ;
wire \Add4~2 ;
wire \Add4~3_combout ;
wire \Add4~86_combout ;
wire \Add4~4 ;
wire \Add4~5_combout ;
wire \Add4~87_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~0 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult11~16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT19 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT20 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT21 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT22 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT23 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT24 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT25 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT26 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT27 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT28 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT29 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT30 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT31 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT32 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT33 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT34 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT35 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT18 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ;
wire \Add5~33_combout ;
wire \Add5~104_combout ;
wire \z_comp[17]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \Add4~6 ;
wire \Add4~8 ;
wire \Add4~9_combout ;
wire \Add4~89_combout ;
wire \Add4~10 ;
wire \Add4~12 ;
wire \Add4~13_combout ;
wire \Add4~91_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \Add4~38 ;
wire \Add4~41 ;
wire \Add4~44 ;
wire \Add4~46_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ;
wire \Add4~48_combout ;
wire \z_real[23]~SCLR_LUT_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~0 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult15~16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[18]~37 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[19]~39 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[20]~41 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[20]~40_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~75 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~77 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~78_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~76_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \Add4~14 ;
wire \Add4~16 ;
wire \Add4~18 ;
wire \Add4~19_combout ;
wire \Add4~94_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \Add4~20 ;
wire \Add4~21_combout ;
wire \Add4~95_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~0 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT6 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \Add5~98_combout ;
wire \z_comp[11]~SCLR_LUT_combout ;
wire \Add5~16 ;
wire \Add5~18 ;
wire \Add5~20 ;
wire \Add5~22 ;
wire \Add5~23_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \Add5~99_combout ;
wire \z_comp[12]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT19 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT20 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT21 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT22 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT23 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT24 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT25 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT26 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT27 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT28 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT29 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT30 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT31 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT32 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT33 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT34 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT35 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT27 ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \Add5~24 ;
wire \Add5~26 ;
wire \Add5~27_combout ;
wire \Add5~101_combout ;
wire \z_comp[14]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \Add5~29_combout ;
wire \Add5~102_combout ;
wire \z_comp[15]~SCLR_LUT_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ;
wire \Add5~103_combout ;
wire \z_comp[16]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~0 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~16_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT25 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT22 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT12 ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ;
wire \Add4~47 ;
wire \Add4~50 ;
wire \Add4~52_combout ;
wire \Add4~54_combout ;
wire \z_real[25]~SCLR_LUT_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ;
wire \Add4~53 ;
wire \Add4~55_combout ;
wire \Add4~57_combout ;
wire \z_real[26]~SCLR_LUT_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ;
wire \Add4~56 ;
wire \Add4~58_combout ;
wire \Add4~60_combout ;
wire \z_real[27]~SCLR_LUT_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ;
wire \Add4~59 ;
wire \Add4~61_combout ;
wire \Add4~63_combout ;
wire \z_real[28]~SCLR_LUT_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ;
wire \Add4~62 ;
wire \Add4~64_combout ;
wire \Add4~66_combout ;
wire \z_real[29]~SCLR_LUT_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ;
wire \Add4~69_combout ;
wire \z_real[30]~SCLR_LUT_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[21]~43 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[22]~45 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[23]~47 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[24]~49 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[25]~51 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[26]~53 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[27]~55 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[28]~57 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[28]~56_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[26]~52_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[22]~44_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~79 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~81 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~83 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~85 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~87 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~89 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~91 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~93 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~94_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~92_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT27 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT26 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT25 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT24 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT23 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT22 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT21 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT19 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT20 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT21 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT22 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT23 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT24 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT25 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT26 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT27 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT28 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT29 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT30 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT31 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT32 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT33 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT34 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT35 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT30 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT29 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT28 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT27 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT26 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT25 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT23 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~17 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~19 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~21 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~23 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~25 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~27 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~29 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~31 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~33 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~35 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~37 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~39 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~41 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~43 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~45 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~47 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~49 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~51 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~53 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~54_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~52_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~86_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~84_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~46_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~80_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~79 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~81 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~83 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~85 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~87 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~89 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~91 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~93 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~94_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~90_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT30 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT29 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT28 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~55 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~57 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~59 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~60_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~95 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~96_combout ;
wire \Add3~66 ;
wire \Add3~67_combout ;
wire \Add3~61_combout ;
wire \Add4~65 ;
wire \Add4~68 ;
wire \Add4~71 ;
wire \Add4~74 ;
wire \Add4~76_combout ;
wire \Add4~78_combout ;
wire \z_real[33]~SCLR_LUT_combout ;
wire \Add3~68 ;
wire \Add3~69_combout ;
wire \Add4~77 ;
wire \Add4~79_combout ;
wire \Add4~81_combout ;
wire \z_real[34]~SCLR_LUT_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~0 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT19 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT20 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT21 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT22 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT23 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT24 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT25 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT26 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT27 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT28 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT29 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT30 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT31 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT32 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT33 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT34 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT35 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~0 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~0 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult5~16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out6~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[0]~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[1]~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[2]~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[3]~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[4]~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[5]~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[6]~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[7]~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[8]~17 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[9]~19 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[10]~21 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[11]~23 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[12]~25 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[13]~27 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[14]~29 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[15]~31 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[16]~33 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[17]~35 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[18]~37 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[19]~39 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[20]~41 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[21]~43 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[22]~45 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[23]~47 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[24]~49 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[25]~51 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[26]~52_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~0 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult11~16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[22]~44_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[20]~40_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT19 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT20 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT21 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT22 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT23 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT24 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT25 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT26 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT27 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT28 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT29 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT30 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT31 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT32 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT33 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT34 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT35 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT35 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT32 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[12]~24_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT29 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[10]~20_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT27 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT26 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[6]~12_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[4]~8_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT20 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[0]~0_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT19 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT20 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT21 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT22 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT23 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT24 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT25 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT26 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT27 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT28 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT29 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT30 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT31 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT32 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT33 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT34 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT35 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~17 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~19 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~21 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~23 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~25 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~27 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~29 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~31 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~33 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~35 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~37 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~39 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~41 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~43 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~45 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~47 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~49 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~51 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~53 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~55 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~57 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~59 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~61 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~63 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~65 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~67 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~69 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~71 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~73 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~75 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~77 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~79 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~81 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~83 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~85 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~87 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~88_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT22 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT20 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT34 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT33 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT32 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT31 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT20 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT19 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~17 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~19 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~21 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~23 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~25 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~27 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~29 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~31 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~33 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~35 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~37 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~39 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~41 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~43 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~45 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~47 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~49 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~50_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~84_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~82_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~44_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~78_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~40_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~74_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~72_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~70_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~66_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~28_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~26_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~20_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~18_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~48_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~46_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~8_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~40_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~38_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~0_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~34_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT17 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT19 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT20 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT21 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT22 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT23 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT24 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT25 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT26 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT27 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT28 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT29 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT30 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT31 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT32 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT33 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT34 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT35 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT33 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT32 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT31 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT30 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT29 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~20_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~18_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~16_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~14_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~12_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~10_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~8_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~6_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~4_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~2_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT18 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~1_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~3_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~5_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~7_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~9_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~11_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~13_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~15_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~17_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~19_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~21_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~23_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~25_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~27_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~29_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~31 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~33 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~35 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~37 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~39 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~41 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~43 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~45 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~47 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~49 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~51 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~53 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~55 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~57 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~59 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~61 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~63 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~65 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~67 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~69 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~71 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~73 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~75 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~77 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~79 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~81 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~83 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~85 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~87 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~88_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~86_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~84_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~82_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~80_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~76_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~32_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~30_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~0 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~0 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[0]~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[1]~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[2]~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[3]~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[4]~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[5]~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[6]~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[7]~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[8]~17 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[9]~19 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[10]~21 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[11]~23 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[12]~24_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT19 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT20 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT21 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT22 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT23 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT24 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT25 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT26 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT27 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT28 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT29 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT30 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT31 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT32 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT33 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT34 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT35 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT29 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[10]~20_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT27 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT26 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT24 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT22 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT21 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[2]~4_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT19 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[0]~0_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~17 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~19 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~21 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~23 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~25 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~27 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~29 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~31 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~33 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~35 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~37 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~39 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~41 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~43 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~45 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~47 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~49 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~51 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~53 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~55 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~57 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~59 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~60_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~22_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~20_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~54_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~52_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~14_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~48_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~44_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~42_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~4_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~2_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT19 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT20 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT21 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT22 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT23 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT24 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT25 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT26 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT27 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT28 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT29 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT30 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT31 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT32 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT33 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT34 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT35 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT34 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~30_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~28_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT31 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT30 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~22_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~20_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT27 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~16_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~14_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~12_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~10_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT22 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT21 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT20 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT19 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~1_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~3_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~5_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~7_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~9_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~11_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~13_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~15_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~17_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~19_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~21_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~23_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~25_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~27_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~29_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~31 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~33 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~35 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~37 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~39 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~41 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~43 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~45 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~47 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~49 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~51 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~53 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~55 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~57 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~59 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~61 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~63 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~65 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~67 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~69 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~70_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~66_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~56_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~54_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~48_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~44_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~40_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~38_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~30_combout ;
wire \Add3~2 ;
wire \Add3~4 ;
wire \Add3~6 ;
wire \Add3~8 ;
wire \Add3~10 ;
wire \Add3~12 ;
wire \Add3~14 ;
wire \Add3~16 ;
wire \Add3~18 ;
wire \Add3~20 ;
wire \Add3~22 ;
wire \Add3~24 ;
wire \Add3~26 ;
wire \Add3~28 ;
wire \Add3~30 ;
wire \Add3~32 ;
wire \Add3~34 ;
wire \Add3~36 ;
wire \Add3~38 ;
wire \Add3~40 ;
wire \Add3~42 ;
wire \Add3~44 ;
wire \Add3~46 ;
wire \Add3~48 ;
wire \Add3~50 ;
wire \Add3~52 ;
wire \Add3~54 ;
wire \Add3~56 ;
wire \Add3~58 ;
wire \Add3~60 ;
wire \Add3~62 ;
wire \Add3~64 ;
wire \Add3~65_combout ;
wire \Add4~73_combout ;
wire \Add4~75_combout ;
wire \z_real[32]~SCLR_LUT_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT28 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT26 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~51 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~53 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~55 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~56_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~54_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~89 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~91 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~92_combout ;
wire \Add3~63_combout ;
wire \Add4~70_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ;
wire \Add4~72_combout ;
wire \z_real[31]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT19 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT20 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT21 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT22 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT23 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT24 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT25 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT26 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT27 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT28 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT29 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT30 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT31 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT32 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT33 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT34 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT35 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~17 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~19 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~21 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~23 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~25 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~27 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~29 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~31 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~33 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~35 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~37 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~39 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~41 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~43 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~45 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~47 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~49 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~51 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~53 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~54_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT26 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT19 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT20 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT21 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT22 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT23 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT24 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT25 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT26 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT27 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT28 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT29 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT30 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT31 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT32 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT33 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT34 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT35 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT19 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~16_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~14_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~8_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT19 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT20 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT21 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT22 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT23 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT24 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT25 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT26 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT27 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT28 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT29 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT30 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT31 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT32 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT33 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT34 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT35 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT35 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT34 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT32 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT31 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~24_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~22_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT28 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT27 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~16_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~14_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT24 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~10_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~8_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT21 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~4_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT19 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~0_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~1_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~3_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~5_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~7_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~9_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~11_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~13_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~15_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~17_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~19_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~21_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~23_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~25_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~27_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~29_cout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~31 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~33 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~35 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~37 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~39 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~41 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~43 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~45 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~47 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~49 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~51 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~53 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~54_combout ;
wire \Add5~25_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \Add5~100_combout ;
wire \z_comp[13]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~12_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~48_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~48_combout ;
wire \Add5~19_combout ;
wire \Add5~97_combout ;
wire \z_comp[10]~SCLR_LUT_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult7~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT31 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~61 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~62_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~62_combout ;
wire \Add3~33_combout ;
wire \Add4~22 ;
wire \Add4~24 ;
wire \Add4~26 ;
wire \Add4~27_combout ;
wire \Add4~98_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT30 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~24_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~60_combout ;
wire \Add3~31_combout ;
wire \Add4~25_combout ;
wire \Add4~97_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT29 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~22_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~58_combout ;
wire \Add3~29_combout ;
wire \Add4~23_combout ;
wire \Add4~96_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT26 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~16_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~52_combout ;
wire \Add3~23_combout ;
wire \Add4~17_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \Add4~93_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT23 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~46_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~46_combout ;
wire \Add5~17_combout ;
wire \Add5~96_combout ;
wire \z_comp[9]~SCLR_LUT_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult3~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT35 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~34_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~71 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~73 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~75 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~77 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~78_combout ;
wire \Add3~49_combout ;
wire \Add4~49_combout ;
wire \Add4~51_combout ;
wire \z_real[24]~SCLR_LUT_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult9~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT7 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~14_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~50_combout ;
wire \Add3~21_combout ;
wire \Add4~15_combout ;
wire \Add4~92_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~36_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~36_combout ;
wire \Add5~4 ;
wire \Add5~6 ;
wire \Add5~8 ;
wire \Add5~10 ;
wire \Add5~12 ;
wire \Add5~14 ;
wire \Add5~15_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \Add5~95_combout ;
wire \z_comp[8]~SCLR_LUT_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT5 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~46_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~46_combout ;
wire \Add3~17_combout ;
wire \Add4~11_combout ;
wire \Add4~90_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT21 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~42_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~42_combout ;
wire \Add5~13_combout ;
wire \Add5~94_combout ;
wire \z_comp[7]~SCLR_LUT_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult13~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[12]~25 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[13]~27 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[14]~29 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[15]~31 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[16]~33 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[17]~35 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[18]~36_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT35 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[16]~32_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT32 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~63 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~65 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~67 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~69 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~71 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~73 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~74_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~74_combout ;
wire \Add3~45_combout ;
wire \Add4~43_combout ;
wire \Add4~45_combout ;
wire \z_real[22]~SCLR_LUT_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult7~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT21 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~42_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~42_combout ;
wire \Add3~13_combout ;
wire \Add4~7_combout ;
wire \Add4~88_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT33 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~17 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~19 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~21 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~23 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~25 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~27 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~28_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT31 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT30 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT29 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~55 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~57 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~59 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~61 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~63 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~65 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~67 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~69 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~71 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~73 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~75 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~77 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~79 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~81 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~83 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~85 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~87 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~88_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT22 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT20 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT34 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT32 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT30 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT29 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~17 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~19 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~21 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~23 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~25 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~27 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~29 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~31 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~33 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~35 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~37 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~39 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~41 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~43 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~45 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~47 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~48_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~46_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~78_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~40_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~30_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~28_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~26_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~24_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~22_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~55 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~57 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~59 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~61 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~63 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~65 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~67 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~69 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~71 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~73 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~75 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~77 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~79 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~81 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~83 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~85 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~87 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~88_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~78_combout ;
wire \Add5~54 ;
wire \Add5~57 ;
wire \Add5~60 ;
wire \Add5~63 ;
wire \Add5~66 ;
wire \Add5~69 ;
wire \Add5~72 ;
wire \Add5~74_combout ;
wire \Add5~76_combout ;
wire \z_comp[31]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT20 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~40_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~40_combout ;
wire \Add5~11_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \Add5~93_combout ;
wire \z_comp[6]~SCLR_LUT_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult5~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT18 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~36_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~72_combout ;
wire \Add3~43_combout ;
wire \Add4~40_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ;
wire \Add4~42_combout ;
wire \z_real[21]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT18 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~0 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~2 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~3 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~4 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~5 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~6 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~7 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~8 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~9 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~15 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT17 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT16 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT15 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~29 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~31 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~33 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~35 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~37 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~39 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~41 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~43 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~45 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~47 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~49 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~50_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~86_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~86_combout ;
wire \Add5~68_combout ;
wire \Add5~70_combout ;
wire \z_comp[29]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT14 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT13 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT12 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT11 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~53 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~55 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~57 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~59 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~61 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~63 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~64_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~62_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~60_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~58_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT9 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~89 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~91 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~93 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~95 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~97 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~99 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~100_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT31 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT30 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT28 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~49 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~51 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~53 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~55 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~57 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~59 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~61 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~62_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~60_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~58_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~56_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_4~54_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~89 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~91 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~93 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~95 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~97 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~99 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~100_combout ;
wire \Add5~87 ;
wire \Add5~105_combout ;
wire \z_comp~1_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT4 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~44_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~80_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~80_combout ;
wire \Add5~59_combout ;
wire \Add5~61_combout ;
wire \z_comp[26]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult11~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~74_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~74_combout ;
wire \Add5~50_combout ;
wire \Add5~52_combout ;
wire \z_comp[23]~SCLR_LUT_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~0_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~36_combout ;
wire \Add3~7_combout ;
wire \Add4~1_combout ;
wire \Add4~85_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult13~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[16]~32_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~68_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~68_combout ;
wire \Add3~39_combout ;
wire \Add3~37_combout ;
wire \Add4~28 ;
wire \Add4~30 ;
wire \Add4~32 ;
wire \Add4~35 ;
wire \Add4~37_combout ;
wire \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ;
wire \Add4~39_combout ;
wire \z_real[20]~SCLR_LUT_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult15~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[26]~53 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[27]~55 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[28]~57 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[29]~59 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[30]~61 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT11 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[28]~56_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT9 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~89 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~91 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~93 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~95 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~97 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~98_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~96_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~57 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~58_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~93 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~95 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~97 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~98_combout ;
wire \Add3~70 ;
wire \Add3~71_combout ;
wire \Add4~80 ;
wire \Add4~82_combout ;
wire \Add4~84_combout ;
wire \z_real[35]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult15~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out16~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~36_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~72_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~72_combout ;
wire \Add5~47_combout ;
wire \Add5~49_combout ;
wire \z_comp[22]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT35 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~70_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~70_combout ;
wire \Add5~44_combout ;
wire \Add5~46_combout ;
wire \z_comp[21]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult7~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT34 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~68_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~68_combout ;
wire \Add5~41_combout ;
wire \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ;
wire \Add5~43_combout ;
wire \z_comp[20]~SCLR_LUT_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT14 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~28_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~64_combout ;
wire \Add3~35_combout ;
wire \Add4~29_combout ;
wire \Add4~99_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult13~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT1 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~2_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~38_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~38_combout ;
wire \Add5~9_combout ;
wire \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \Add5~92_combout ;
wire \z_comp[5]~SCLR_LUT_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult1~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT35 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~34_combout ;
wire \Add3~5_combout ;
wire \z_real~1_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult3~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~32_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~32_combout ;
wire \Add3~3_combout ;
wire \Selector35~1_combout ;
wire \Selector35~2_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult1~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT33 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~30_combout ;
wire \z_comp~0_combout ;
wire \z_comp[1]~SCLR_LUT_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_mult5~dataout ;
wire \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT10 ;
wire \zcr|Mult0_rtl_3|auto_generated|op_3~20_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_1~56_combout ;
wire \zcr|Mult0_rtl_3|auto_generated|op_2~56_combout ;
wire \Add5~28 ;
wire \Add5~30 ;
wire \Add5~32 ;
wire \Add5~34 ;
wire \Add5~35_combout ;
wire \Add5~37_combout ;
wire \z_comp[18]~SCLR_LUT_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult9~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT32 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~61 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~63 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~64_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~62_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~97 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~99 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~100_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~98_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~90_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~88_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~86_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~72_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~62_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~58_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~56_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~54_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~52_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~48_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~44_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~42_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~40_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~32_combout ;
wire \Add2~2_cout ;
wire \Add2~4_cout ;
wire \Add2~6_cout ;
wire \Add2~8_cout ;
wire \Add2~10_cout ;
wire \Add2~12_cout ;
wire \Add2~14_cout ;
wire \Add2~16_cout ;
wire \Add2~18_cout ;
wire \Add2~20_cout ;
wire \Add2~22_cout ;
wire \Add2~24_cout ;
wire \Add2~26_cout ;
wire \Add2~28_cout ;
wire \Add2~30_cout ;
wire \Add2~32_cout ;
wire \Add2~34_cout ;
wire \Add2~36_cout ;
wire \Add2~38_cout ;
wire \Add2~40_cout ;
wire \Add2~42_cout ;
wire \Add2~44_cout ;
wire \Add2~46_cout ;
wire \Add2~48_cout ;
wire \Add2~50_cout ;
wire \Add2~52_cout ;
wire \Add2~54_cout ;
wire \Add2~56_cout ;
wire \Add2~58_cout ;
wire \Add2~60_cout ;
wire \Add2~62_cout ;
wire \Add2~64_cout ;
wire \Add2~66_cout ;
wire \Add2~68_cout ;
wire \Add2~70_cout ;
wire \Add2~71_combout ;
wire \Add6~20_combout ;
wire \Add6~27_combout ;
wire \Add6~26_combout ;
wire \always1~7_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~dataout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~0 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~2 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~3 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~4 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~5 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~6 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~7 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~8 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~9 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~10 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~11 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~12 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~14 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_mult17~15 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out18~DATAOUT1 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT17 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT16 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[29]~59 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[30]~61 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[31]~63 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[32]~65 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[33]~67 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[34]~69 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[35]~71 ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[36]~72_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[34]~68_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|add27_result[32]~64_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT13 ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT12 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~95 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~97 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~99 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~101 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~103 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~105 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~107 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~109 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~110_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~108_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_1~106_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT34 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~65 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~67 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~68_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_4~66_combout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~101 ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~103_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~105_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~107_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~109_cout ;
wire \zcs|Mult0_rtl_0|auto_generated|op_2~110_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~0 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~2 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~3 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~4 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~5 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~6 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~7 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~8 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~9 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~10 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~11 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~12 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~13 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~14 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_mult17~15 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~DATAOUT1 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out18~dataout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT14 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[31]~63 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[32]~65 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[33]~67 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[34]~69 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[35]~71 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[36]~72_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT16 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[32]~64_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~99 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~101 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~103 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~105 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~107 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~109 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~110_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[36]~73 ;
wire \zrs|Mult0_rtl_1|auto_generated|add27_result[37]~74_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT35 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT32 ;
wire \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT31 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~59 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~61 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~63 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~65 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~67 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~69 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~71 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~73 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_4~74_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~108_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~106_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~104_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~102_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_1~100_combout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~99 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~101 ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~103_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~105_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~107_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~109_cout ;
wire \zrs|Mult0_rtl_1|auto_generated|op_2~110_combout ;
wire \Add2~72 ;
wire \Add2~73_combout ;
wire \always1~8_combout ;
wire \Selector84~1_combout ;
wire \state.compute_pixel_loop~q ;
wire \state~27_combout ;
wire \state.draw_pixel~q ;
wire \state~28_combout ;
wire \state.draw_pixel1~q ;
wire \state~30_combout ;
wire \state.draw_pixel2~q ;
wire \x_cursor[2]~46_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \y_cursor[1]~39_combout ;
wire \x_cursor[2]~45_combout ;
wire \x_cursor[0]~44 ;
wire \x_cursor[1]~47_combout ;
wire \x_cursor[1]~48 ;
wire \x_cursor[2]~49_combout ;
wire \x_cursor[2]~50 ;
wire \x_cursor[3]~52 ;
wire \x_cursor[4]~53_combout ;
wire \x_cursor[4]~54 ;
wire \x_cursor[5]~55_combout ;
wire \addr_reg~34_combout ;
wire \addr_reg[13]~21_combout ;
wire \u1|Add2~27_combout ;
wire \addr_reg~39_combout ;
wire \addr_reg~38_combout ;
wire \addr_reg~37_combout ;
wire \u1|oCoord_X[8]~27 ;
wire \u1|oCoord_X[9]~28_combout ;
wire \addr_reg~36_combout ;
wire \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis18_combout ;
wire \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis18_combout ;
wire \data_reg~11_combout ;
wire \addr_reg~20_combout ;
wire \u1|oCoord_Y[1]~33_combout ;
wire \addr_reg~22_combout ;
wire \u1|oCoord_Y[1]~34 ;
wire \u1|oCoord_Y[2]~35_combout ;
wire \addr_reg~23_combout ;
wire \addr_reg~24_combout ;
wire \addr_reg~25_combout ;
wire \u1|oCoord_Y[2]~36 ;
wire \u1|oCoord_Y[3]~38 ;
wire \u1|oCoord_Y[4]~40 ;
wire \u1|oCoord_Y[5]~41_combout ;
wire \addr_reg~26_combout ;
wire \u1|oCoord_Y[5]~42 ;
wire \u1|oCoord_Y[6]~43_combout ;
wire \addr_reg~27_combout ;
wire \u1|oCoord_Y[6]~44 ;
wire \u1|oCoord_Y[7]~45_combout ;
wire \addr_reg~28_combout ;
wire \u1|oCoord_Y[7]~46 ;
wire \u1|oCoord_Y[8]~47_combout ;
wire \addr_reg~29_combout ;
wire \u1|H_Cont[0]~40_combout ;
wire \u1|oCoord_X[0]~feeder_combout ;
wire \addr_reg~30_combout ;
wire \u1|Add2~21_combout ;
wire \addr_reg~31_combout ;
wire \addr_reg~32_combout ;
wire \addr_reg~33_combout ;
wire \u1|oCoord_Y[0]~49_combout ;
wire \u1|oCoord_Y[3]~37_combout ;
wire \u1|oCoord_Y[4]~39_combout ;
wire \u1|Add2~23_combout ;
wire \u1|Add2~25_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis15_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis15_combout ;
wire \u1|oCoord_X[5]~20_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis15_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis17_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis17_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis17_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~120_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis16_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis16_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis16_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~121_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~132_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~139_combout ;
wire \display|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis0_combout ;
wire \addr_reg~35_combout ;
wire \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis0_combout ;
wire \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis0_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis2_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis2_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis2_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~125_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~140_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~147_combout ;
wire \display|altsyncram_component|auto_generated|address_reg_b[5]~feeder_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis37_combout ;
wire \display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis37_combout ;
wire \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis37_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a155~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis36_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis36_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis36_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a151~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~114_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~115_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~131_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis10_combout ;
wire \display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis10_combout ;
wire \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis10_combout ;
wire \Add6~30_combout ;
wire \Add6~2 ;
wire \Add6~3_combout ;
wire \Add6~24_combout ;
wire \Add6~21_combout ;
wire \Add6~4 ;
wire \Add6~5_combout ;
wire \Add6~22_combout ;
wire \data_reg~4_combout ;
wire \Add6~19_combout ;
wire \data_reg~6_combout ;
wire \data_reg~7_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~106_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~107_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis13_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis13_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis13_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis14_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis14_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis14_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~109_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis12_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis12_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis12_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~108_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~110_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis4_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis4_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis4_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis5_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis5_combout ;
wire \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis5_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis3_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis3_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis3_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~98_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~99_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis1_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis1_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis1_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~100_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~101_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~104_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~111_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis34_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis34_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis34_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis31_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis31_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis31_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a129~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis33_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis33_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis33_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a137~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~92_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis32_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis32_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis32_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~93_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis38_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis38_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis38_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a157~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a149~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis35_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis35_combout ;
wire \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis35_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a145~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~90_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~91_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~95_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ;
wire \data_reg~8_combout ;
wire \data_reg~10_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~108_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~109_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~114_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~121_combout ;
wire \display|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a154~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0 ;
wire \display|altsyncram_component|auto_generated|mux5|_~102_combout ;
wire \display|altsyncram_component|auto_generated|mux5|_~103_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~113_combout ;
wire \display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ;
wire \color~0_combout ;
wire \color~1_combout ;
wire \color[15]~2_combout ;
wire \u1|LessThan5~2_combout ;
wire \u1|oVGA_B[0]~3_combout ;
wire \u1|Equal7~0_combout ;
wire \u1|always0~0_combout ;
wire \u1|LessThan4~0_combout ;
wire \u1|always1~0_combout ;
wire \u1|oVGA_B[6]~1_combout ;
wire \color~3_combout ;
wire \u1|oVGA_B[7]~2_combout ;
wire \u1|oVGA_H_SYNC~3_combout ;
wire \u1|oVGA_H_SYNC~4_combout ;
wire \u1|oVGA_H_SYNC~5_combout ;
wire \u1|oVGA_H_SYNC~reg0_q ;
wire \u1|oVGA_V_SYNC~6_combout ;
wire \u1|oVGA_V_SYNC~7_combout ;
wire \u1|oVGA_V_SYNC~reg0_q ;
wire \u1|oVGA_BLANK~combout ;
wire \p1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \color~4_combout ;
wire \u1|oVGA_G[0]~3_combout ;
wire \u1|oVGA_G[5]~0_combout ;
wire \u1|oVGA_G[6]~1_combout ;
wire \color~5_combout ;
wire \u1|oVGA_G[7]~2_combout ;
wire \color~6_combout ;
wire \u1|oVGA_R[0]~3_combout ;
wire \u1|oVGA_R[5]~0_combout ;
wire \u1|oVGA_R[6]~1_combout ;
wire \color~7_combout ;
wire \u1|oVGA_R[7]~2_combout ;
wire [5:0] \display|altsyncram_component|auto_generated|address_reg_b ;
wire [5:0] \display|altsyncram_component|auto_generated|out_address_reg_b ;
wire [7:0] \u1|Cur_Color_B ;
wire [7:0] \u1|Cur_Color_G ;
wire [7:0] \u1|Cur_Color_R ;
wire [9:0] \u1|H_Cont ;
wire [9:0] \u1|V_Cont ;
wire [9:0] \u1|oCoord_X ;
wire [9:0] \u1|oCoord_Y ;
wire [4:0] \p1|altpll_component|auto_generated|wire_pll1_clk ;
wire [18:0] addr_reg;
wire [23:0] color;
wire [3:0] data_reg;
wire [9:0] i;
wire [9:0] x_cursor;
wire [8:0] y_cursor;
wire [36:0] z_comp;
wire [36:0] z_real;
wire [75:0] \zcs|Mult0_rtl_0|auto_generated|w1093w ;
wire [75:0] \zcr|Mult0_rtl_3|auto_generated|w1093w ;
wire [75:0] \zrs|Mult0_rtl_1|auto_generated|w1093w ;

wire [4:0] \p1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \display|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus ;
wire [17:0] \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus ;
wire [17:0] \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus ;
wire [35:0] \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus ;

assign \p1|altpll_component|auto_generated|wire_pll1_clk [0] = \p1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \p1|altpll_component|auto_generated|wire_pll1_clk [1] = \p1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \p1|altpll_component|auto_generated|wire_pll1_clk [2] = \p1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \p1|altpll_component|auto_generated|wire_pll1_clk [3] = \p1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \p1|altpll_component|auto_generated|wire_pll1_clk [4] = \p1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \display|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a152~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a144~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a136~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a128~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a153~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a149~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a145~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a157~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a137~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a129~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a154~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a146~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a138~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a130~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a155~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a151~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a147~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a139~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a143~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \display|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \display|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \display|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT19  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT20  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT21  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT22  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT23  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT24  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT25  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT26  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT27  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT28  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT29  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT30  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT31  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT32  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT33  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT34  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT35  = \zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~0  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~1  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~2  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~3  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~4  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~5  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~6  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~7  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~8  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~9  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~10  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~11  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~12  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~13  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~14  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~15  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~16  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~0  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~1  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~2  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~3  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~4  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~5  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~6  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~7  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~8  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~9  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~10  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~11  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~12  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~13  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~14  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~15  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~16  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT19  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT20  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT21  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT22  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT23  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT24  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT25  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT26  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT27  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT28  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT29  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT30  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT31  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT32  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT33  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT34  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT35  = \zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~0  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~1  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~2  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~3  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~4  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~5  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~6  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~7  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~8  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~9  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~10  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~11  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~12  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~13  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~14  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~15  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~16  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~0  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~1  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~2  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~3  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~4  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~5  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~6  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~7  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~8  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~9  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~10  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~11  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~12  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~13  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~14  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~15  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~16  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT19  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT20  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT21  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT22  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT23  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT24  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT25  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT26  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT27  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT28  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT29  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT30  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT31  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT32  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT33  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT34  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT35  = \zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|w1093w [0] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [1] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [2] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [3] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [4] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [5] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [6] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [7] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [8] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [9] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [10] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [11] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [12] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [13] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [14] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [15] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [16] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|w1093w [17] = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT19  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT20  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT21  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT22  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT23  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT24  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT25  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT26  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT27  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT28  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT29  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT30  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT31  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT32  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT33  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT34  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT35  = \zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT19  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT20  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT21  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT22  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT23  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT24  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT25  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT26  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT27  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT28  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT29  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT30  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT31  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT32  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT33  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT34  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT35  = \zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~0  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~1  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~2  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~3  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~4  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~5  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~6  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~7  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~8  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~9  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~10  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~11  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~12  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~13  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~14  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~15  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~16  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~0  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~1  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~2  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~3  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~4  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~5  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~6  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~7  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~8  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~9  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~10  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~11  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~12  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~13  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~14  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~15  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~16  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT19  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT20  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT21  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT22  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT23  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT24  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT25  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT26  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT27  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT28  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT29  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT30  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT31  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT32  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT33  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT34  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT35  = \zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~0  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~1  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~2  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~3  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~4  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~5  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~6  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~7  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~8  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~9  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~10  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~11  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~12  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~13  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~14  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~15  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~16  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~0  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~1  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~2  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~3  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~4  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~5  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~6  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~7  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~8  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~9  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~10  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~11  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~12  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~13  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~14  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~15  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~16  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT19  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT20  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT21  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT22  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT23  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT24  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT25  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT26  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT27  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT28  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT29  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT30  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT31  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT32  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT33  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT34  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT35  = \zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|w1093w [0] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [1] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [2] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [3] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [4] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [5] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [6] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [7] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [8] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [9] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [10] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [11] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [12] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [13] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [14] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [15] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [16] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|w1093w [17] = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT19  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT20  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT21  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT22  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT23  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT24  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT25  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT26  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT27  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT28  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT29  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT30  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT31  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT32  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT33  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT34  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT35  = \zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~0  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~1  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~2  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~3  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~4  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~5  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~6  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~7  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~8  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~9  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~10  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~11  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~12  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~13  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~14  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~15  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_out18~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus [17];

assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~0  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~1  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~2  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~3  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~4  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~5  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~6  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~7  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~8  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~9  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~10  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~11  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~12  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~13  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~14  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~15  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_out18~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus [17];

assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT19  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT20  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT21  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT22  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT23  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT24  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT25  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT26  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT27  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT28  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT29  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT30  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT31  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT32  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT33  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT34  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT35  = \zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~0  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~0  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT19  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT20  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT21  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT22  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT23  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT24  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT25  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT26  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT27  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT28  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT29  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT30  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT31  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT32  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT33  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT34  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT35  = \zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~0  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~0  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT19  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT20  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT21  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT22  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT23  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT24  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT25  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT26  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT27  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT28  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT29  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT30  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT31  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT32  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT33  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT34  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT35  = \zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT16  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT17  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT18  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT19  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT20  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT21  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT22  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT23  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT24  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT25  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT26  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT27  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT28  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT29  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT30  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT31  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT32  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT33  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT34  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT35  = \zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT19  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT20  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT21  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT22  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT23  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT24  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT25  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT26  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT27  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT28  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT29  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT30  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT31  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT32  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT33  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT34  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT35  = \zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~0  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~0  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT19  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT20  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT21  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT22  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT23  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT24  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT25  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT26  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT27  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT28  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT29  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT30  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT31  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT32  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT33  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT34  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT35  = \zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~0  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~0  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT19  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT20  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT21  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT22  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT23  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT24  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT25  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT26  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT27  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT28  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT29  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT30  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT31  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT32  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT33  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT34  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT35  = \zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus [35];

assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT16  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT17  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT18  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT19  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT20  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT21  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT22  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT23  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT24  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT25  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT26  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT27  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT28  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT29  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT30  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT31  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT32  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT33  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT34  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT35  = \zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~0  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [0];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [1];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~2  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [2];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~3  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [3];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~4  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [4];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~5  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [5];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~6  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [6];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~7  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [7];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~8  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [8];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~9  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [9];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~10  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [10];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~11  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [11];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~12  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [12];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~13  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [13];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~14  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [14];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~15  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [15];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~dataout  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [16];
assign \zcs|Mult0_rtl_0|auto_generated|mac_mult17~DATAOUT1  = \zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus [17];

assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~0  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [0];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [1];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~2  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [2];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~3  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [3];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~4  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [4];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~5  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [5];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~6  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [6];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~7  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [7];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~8  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [8];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~9  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [9];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~10  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [10];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~11  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [11];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~12  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [12];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~13  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [13];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~14  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [14];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~15  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [15];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~dataout  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [16];
assign \zrs|Mult0_rtl_1|auto_generated|mac_mult17~DATAOUT1  = \zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus [17];

assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT19  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT20  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT21  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT22  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT23  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT24  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT25  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT26  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT27  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT28  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT29  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT30  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT31  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT32  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT33  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT34  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT35  = \zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT19  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT20  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT21  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT22  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT23  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT24  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT25  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT26  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT27  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT28  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT29  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT30  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT31  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT32  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT33  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT34  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT35  = \zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~0  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~1  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~2  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~3  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~4  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~5  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~6  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~7  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~8  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~9  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~10  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~11  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~12  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~13  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~14  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~15  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~16  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~0  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~1  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~2  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~3  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~4  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~5  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~6  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~7  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~8  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~9  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~10  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~11  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~12  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~13  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~14  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~15  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~16  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT19  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT20  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT21  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT22  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT23  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT24  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT25  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT26  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT27  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT28  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT29  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT30  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT31  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT32  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT33  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT34  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT35  = \zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|w1093w [0] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [1] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [2] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [3] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [4] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [5] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [6] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [7] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [8] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [9] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [10] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [11] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [12] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [13] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [14] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [15] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [16] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|w1093w [17] = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT19  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT20  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT21  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT22  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT23  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT24  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT25  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT26  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT27  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT28  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT29  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT30  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT31  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT32  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT33  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT34  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT35  = \zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~0  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~1  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~2  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~3  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~4  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~5  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~6  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~7  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~8  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~9  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~10  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~11  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~12  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~13  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~14  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~15  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~16  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~0  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~1  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~2  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~3  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~4  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~5  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~6  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~7  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~8  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~9  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~10  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~11  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~12  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~13  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~14  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~15  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~16  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT19  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT20  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT21  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT22  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT23  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT24  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT25  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT26  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT27  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT28  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT29  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT30  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT31  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT32  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT33  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT34  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT35  = \zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT19  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT20  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT21  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT22  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT23  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT24  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT25  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT26  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT27  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT28  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT29  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT30  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT31  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT32  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT33  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT34  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT35  = \zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~0  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~0  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT19  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT20  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT21  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT22  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT23  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT24  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT25  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT26  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT27  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT28  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT29  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT30  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT31  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT32  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT33  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT34  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT35  = \zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT19  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT20  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT21  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT22  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT23  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT24  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT25  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT26  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT27  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT28  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT29  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT30  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT31  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT32  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT33  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT34  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT35  = \zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~0  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus [35];

assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~0  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [0];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [1];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [2];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [3];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [4];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [5];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [6];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [7];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [8];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [9];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [10];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [11];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [12];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [13];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [14];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [15];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [16];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~dataout  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [17];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT1  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [18];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT2  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [19];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT3  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [20];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT4  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [21];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT5  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [22];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT6  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [23];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT7  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [24];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT8  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [25];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT9  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [26];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT10  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [27];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT11  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [28];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT12  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [29];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT13  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [30];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT14  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [31];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT15  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [32];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT16  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [33];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT17  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [34];
assign \zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT18  = \zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus [35];

// Location: FF_X55_Y44_N11
dffeas \u1|H_Cont[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|H_Cont[2]~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[2] .is_wysiwyg = "true";
defparam \u1|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \u1|H_Cont[2]~44 (
// Equation(s):
// \u1|H_Cont[2]~44_combout  = (\u1|H_Cont [2] & (\u1|H_Cont[1]~43  $ (GND))) # (!\u1|H_Cont [2] & (!\u1|H_Cont[1]~43  & VCC))
// \u1|H_Cont[2]~45  = CARRY((\u1|H_Cont [2] & !\u1|H_Cont[1]~43 ))

	.dataa(\u1|H_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[1]~43 ),
	.combout(\u1|H_Cont[2]~44_combout ),
	.cout(\u1|H_Cont[2]~45 ));
// synopsys translate_off
defparam \u1|H_Cont[2]~44 .lut_mask = 16'hA50A;
defparam \u1|H_Cont[2]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis37_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis37_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis37_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis37_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis36_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis36_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis36_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis36_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis35_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis35_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis35_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis35_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis38_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis38_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis38_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis38_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis32_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis32_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis32_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis32_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis33_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis33_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis33_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis33_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis31_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis31_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis31_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis31_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis34_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis34_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis34_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis34_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis20_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis20_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis20_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis20_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis21_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis21_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis21_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis21_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis19_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis19_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis19_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis19_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis22_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis22_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis22_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis22_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis16_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis16_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis16_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis17_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis17_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis17_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis17_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis15_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis15_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis15_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis15_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis18_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis18_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis18_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis18_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis24_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis24_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis24_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis24_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis23_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis23_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis23_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis23_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis26_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis26_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis26_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis26_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis25_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis25_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis25_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis25_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis28_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis28_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis28_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis28_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis27_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis27_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis27_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis30_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis30_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis30_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis30_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis29_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis29_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis29_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis29_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis4_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis4_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis4_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis5_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis5_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis5_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis3_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis3_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis6_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis6_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis6_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis0_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis1_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis2_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis8_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis8_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis8_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis8_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis7_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis7_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis7_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis7_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis10_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis10_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis10_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis10_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis9_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis9_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis9_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis9_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis12_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis12_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis12_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis12_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis11_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis11_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis11_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis11_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis14_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis14_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis14_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis14_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis13_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis13_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis13_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis13_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[0]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis37_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis37_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis37_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis37_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis20_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis20_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis20_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis20_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis21_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis21_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis21_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis21_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis19_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis19_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis19_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis19_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis22_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis22_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis22_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis22_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis16_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis16_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis16_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis17_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis17_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis17_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis17_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis15_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis15_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis15_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis15_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis18_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis18_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis18_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis18_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis24_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis24_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis24_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis24_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis23_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis23_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis23_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis23_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis26_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis26_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis26_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis26_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis25_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis25_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis25_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis25_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis28_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis28_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis28_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis28_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis27_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis27_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis27_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis30_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis30_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis30_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis30_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis29_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis29_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis29_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis29_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis6_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis6_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis6_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis0_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis8_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis8_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis8_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis8_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis7_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis7_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis7_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis7_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis9_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis9_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis9_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis9_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis11_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis11_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis11_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis11_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis35_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis35_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis35_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis35_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis32_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis32_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis32_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis32_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis33_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis33_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis33_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis33_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis31_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis31_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis31_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis31_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis34_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis34_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis34_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis34_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis20_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis20_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis20_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis20_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis21_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis21_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis21_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis21_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis19_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis19_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis19_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis19_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis22_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis22_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis22_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis22_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis24_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis24_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis24_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis24_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis23_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis23_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis23_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis23_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis26_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis26_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis26_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis26_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis25_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis25_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis25_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis25_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis28_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis28_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis28_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis28_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis27_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis27_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis27_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis30_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis30_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis30_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis30_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis29_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis29_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis29_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis29_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis4_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis4_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis4_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis5_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis5_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis5_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis3_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis3_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis6_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis6_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis6_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis0_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis1_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis2_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis8_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis8_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis8_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis8_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis7_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis7_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis7_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis7_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis10_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis10_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis10_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis10_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis9_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis9_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis9_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis9_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis12_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis12_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis12_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis12_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis11_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis11_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis11_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis11_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis14_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis14_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis14_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis14_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis13_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis13_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis13_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis13_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis35_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis35_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis35_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis35_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis38_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis38_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis38_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis38_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis32_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis32_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis32_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis32_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis33_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis33_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis33_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis33_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis31_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis31_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis31_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis31_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis34_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis34_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis34_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis34_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis20_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis20_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis20_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis20_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis21_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis21_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis21_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis21_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis19_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis19_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis19_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis19_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis22_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis22_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis22_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis22_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis24_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis24_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis24_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis24_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis23_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis23_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis23_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis23_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis26_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis26_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis26_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis26_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis25_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis25_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis25_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis25_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis28_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis28_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis28_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis28_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis27_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis27_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis27_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis30_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis30_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis30_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis30_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis29_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis29_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis29_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis29_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis4_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis4_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis4_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis5_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis5_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis5_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis3_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis3_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis6_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis6_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis6_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis1_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis8_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis8_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis8_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis8_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis7_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis7_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis7_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis7_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis10_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis10_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis10_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis10_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis9_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis9_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis9_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis9_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis12_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis12_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis12_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis12_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis11_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis11_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis11_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis11_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis14_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis14_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis14_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis14_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis13_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis13_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis13_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis13_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X59_Y43_N21
dffeas \data_reg[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[0] .is_wysiwyg = "true";
defparam \data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneive_lcell_comb \u1|Add2~29 (
// Equation(s):
// \u1|Add2~29_combout  = (\u1|H_Cont [5] & (\u1|Add2~28  $ (GND))) # (!\u1|H_Cont [5] & (!\u1|Add2~28  & VCC))
// \u1|Add2~30  = CARRY((\u1|H_Cont [5] & !\u1|Add2~28 ))

	.dataa(\u1|H_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~28 ),
	.combout(\u1|Add2~29_combout ),
	.cout(\u1|Add2~30 ));
// synopsys translate_off
defparam \u1|Add2~29 .lut_mask = 16'hA50A;
defparam \u1|Add2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \u1|Add2~35 (
// Equation(s):
// \u1|Add2~35_combout  = (\u1|H_Cont [8] & (!\u1|Add2~34 )) # (!\u1|H_Cont [8] & ((\u1|Add2~34 ) # (GND)))
// \u1|Add2~36  = CARRY((!\u1|Add2~34 ) # (!\u1|H_Cont [8]))

	.dataa(gnd),
	.datab(\u1|H_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~34 ),
	.combout(\u1|Add2~35_combout ),
	.cout(\u1|Add2~36 ));
// synopsys translate_off
defparam \u1|Add2~35 .lut_mask = 16'h3C3F;
defparam \u1|Add2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y44_N17
dffeas we(
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector86~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\we~q ),
	.prn(vcc));
// synopsys translate_off
defparam we.is_wysiwyg = "true";
defparam we.power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N31
dffeas \i[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add6~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N27
dffeas \i[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add6~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i[3] .is_wysiwyg = "true";
defparam \i[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y44_N31
dffeas \state.done (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector85~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.done .is_wysiwyg = "true";
defparam \state.done .power_up = "low";
// synopsys translate_on

// Location: DSPOUT_X44_Y43_N2
cycloneive_mac_out \zcs|Mult0_rtl_0|auto_generated|mac_out10 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT35 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT34 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT33 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT32 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT31 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT30 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT29 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT28 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT27 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT26 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT25 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT24 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT23 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT22 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT21 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT20 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT19 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT18 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT17 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT16 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT15 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT12 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT11 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT10 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT8 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT7 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT5 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT3 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~DATAOUT1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult9~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_out10_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out10 .dataa_width = 36;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out10 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y41_N2
cycloneive_mac_out \zcs|Mult0_rtl_0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT18 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT17 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT16 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT15 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT12 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT11 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT10 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT8 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT7 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT6 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT5 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT3 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~DATAOUT1 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult5~dataout ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~16 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~15 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~13 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult5~12 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~11 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~10 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~8 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult5~7 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~5 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~3 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult5~2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out6 .dataa_width = 36;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y40_N2
cycloneive_mac_out \zcs|Mult0_rtl_0|auto_generated|mac_out14 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT18 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT17 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT16 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT15 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT12 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT11 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT10 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT8 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT7 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT5 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT3 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~DATAOUT1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~dataout ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~16 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~15 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult13~14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~12 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~11 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~10 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult13~9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~8 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~7 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~5 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult13~4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~3 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult13~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_out14_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out14 .dataa_width = 36;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out14 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y44_N2
cycloneive_mac_out \zcs|Mult0_rtl_0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT35 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT34 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT33 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT32 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT31 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT30 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT29 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT28 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT27 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT26 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT25 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT24 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT23 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT22 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT21 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT20 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT19 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT18 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT17 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT16 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT15 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT12 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT11 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT10 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT8 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT7 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT5 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT3 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~DATAOUT1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult3~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out4 .dataa_width = 36;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~6 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~6_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT21  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT3  & (\zcs|Mult0_rtl_0|auto_generated|op_4~5  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT3  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~5 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT21  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT3  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~5 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT3  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~5 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_4~7  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT21  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT3  & !\zcs|Mult0_rtl_0|auto_generated|op_4~5 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT21  & ((!\zcs|Mult0_rtl_0|auto_generated|op_4~5 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT3 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT21 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~5 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~6_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~7 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~6 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~8 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~8_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT22  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT4  $ (!\zcs|Mult0_rtl_0|auto_generated|op_4~7 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_4~9  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT22  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT4 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~7 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT22  & (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT4  & !\zcs|Mult0_rtl_0|auto_generated|op_4~7 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT22 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~7 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~8_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~9 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~8 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~10 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~10_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT5  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT23  & (\zcs|Mult0_rtl_0|auto_generated|op_4~9  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT23  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~9 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT5  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT23  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~9 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT23  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~9 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_4~11  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT5  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT23  & !\zcs|Mult0_rtl_0|auto_generated|op_4~9 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT5  & ((!\zcs|Mult0_rtl_0|auto_generated|op_4~9 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT23 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT5 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~9 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~10_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~11 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~10 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~12 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~12_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT24  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT6  $ (!\zcs|Mult0_rtl_0|auto_generated|op_4~11 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_4~13  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT24  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT6 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~11 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT24  & (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT6  & !\zcs|Mult0_rtl_0|auto_generated|op_4~11 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT24 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~11 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~12_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~13 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~12 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N26
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~16 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~16_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT8  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT26  $ (!\zcs|Mult0_rtl_0|auto_generated|op_4~15 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_4~17  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT8  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT26 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~15 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT8  & (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT26  & !\zcs|Mult0_rtl_0|auto_generated|op_4~15 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT8 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~15 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~16_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~17 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~16 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N28
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~18 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~18_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT9  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT27  & (\zcs|Mult0_rtl_0|auto_generated|op_4~17  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT27  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~17 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT9  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT27  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~17 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT27  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~17 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_4~19  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT9  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT27  & !\zcs|Mult0_rtl_0|auto_generated|op_4~17 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT9  & ((!\zcs|Mult0_rtl_0|auto_generated|op_4~17 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT27 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT9 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~17 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~18_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~19 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~18 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N2
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~24 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~24_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT12  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT30  $ (!\zcs|Mult0_rtl_0|auto_generated|op_4~23 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_4~25  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT12  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT30 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~23 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT12  & (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT30  & !\zcs|Mult0_rtl_0|auto_generated|op_4~23 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT12 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~23 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~24_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~25 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~24 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N4
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~26 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~26_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT31  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT13  & (\zcs|Mult0_rtl_0|auto_generated|op_4~25  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT13  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~25 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT31  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT13  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~25 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT13  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~25 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_4~27  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT31  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT13  & !\zcs|Mult0_rtl_0|auto_generated|op_4~25 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT31  & ((!\zcs|Mult0_rtl_0|auto_generated|op_4~25 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT13 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT31 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~25 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~26_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~27 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~26 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~38 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~38_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT19  & (\zcs|Mult0_rtl_0|auto_generated|op_4~37  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT19  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~37 ))
// \zcs|Mult0_rtl_0|auto_generated|op_4~39  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT19  & !\zcs|Mult0_rtl_0|auto_generated|op_4~37 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~37 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~38_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~39 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~38 .lut_mask = 16'hA505;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~40 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~40_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT20  & ((GND) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~39 ))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT20  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~39  $ (GND)))
// \zcs|Mult0_rtl_0|auto_generated|op_4~41  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT20 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~39 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~39 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~40_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~41 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~40 .lut_mask = 16'h5AAF;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~42 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~42_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT21  & (\zcs|Mult0_rtl_0|auto_generated|op_4~41  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT21  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~41 ))
// \zcs|Mult0_rtl_0|auto_generated|op_4~43  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT21  & !\zcs|Mult0_rtl_0|auto_generated|op_4~41 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~41 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~42_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~43 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~42 .lut_mask = 16'hC303;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~44 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~44_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT22  & ((GND) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~43 ))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT22  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~43  $ (GND)))
// \zcs|Mult0_rtl_0|auto_generated|op_4~45  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT22 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~43 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~43 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~44_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~45 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~44 .lut_mask = 16'h3CCF;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N26
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~48 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~48_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT24  & ((GND) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~47 ))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT24  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~47  $ (GND)))
// \zcs|Mult0_rtl_0|auto_generated|op_4~49  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT24 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~47 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~47 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~48_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~49 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~48 .lut_mask = 16'h3CCF;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N28
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~50 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~50_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT25  & (\zcs|Mult0_rtl_0|auto_generated|op_4~49  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT25  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~49 ))
// \zcs|Mult0_rtl_0|auto_generated|op_4~51  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT25  & !\zcs|Mult0_rtl_0|auto_generated|op_4~49 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~49 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~50_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~51 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~50 .lut_mask = 16'hC303;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N2
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~56 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~56_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT28  & ((GND) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~55 ))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT28  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~55  $ (GND)))
// \zcs|Mult0_rtl_0|auto_generated|op_4~57  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT28 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~55 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~55 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~56_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~57 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~56 .lut_mask = 16'h3CCF;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N4
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~58 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~58_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT29  & (\zcs|Mult0_rtl_0|auto_generated|op_4~57  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT29  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~57 ))
// \zcs|Mult0_rtl_0|auto_generated|op_4~59  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT29  & !\zcs|Mult0_rtl_0|auto_generated|op_4~57 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~57 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~58_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~59 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~58 .lut_mask = 16'hC303;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y42_N2
cycloneive_mac_out \zcs|Mult0_rtl_0|auto_generated|mac_out16 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT18 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT17 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT16 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT15 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT12 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT11 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT10 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT8 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT7 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT5 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT3 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~DATAOUT1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~dataout ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~16 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~15 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult15~14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~12 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~11 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~10 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult15~9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~8 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~7 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~5 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult15~4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~3 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult15~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_out16_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out16 .dataa_width = 36;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out16 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT1  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT1  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~1  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT1  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~1 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT1  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT1  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~1 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT1  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~1 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[1]~3  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT1  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT1  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~1 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT1  & ((!\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~1 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT1 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~1 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~3 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT3  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT3  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~5  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT3  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~5 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT3  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT3  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~5 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT3  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~5 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[3]~7  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT3  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT3  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~5 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT3  & ((!\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~5 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT3 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT3 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~5 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~7 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[4]~8 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[4]~8_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT4  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT4  $ (!\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~7 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|add27_result[4]~9  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT4  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT4 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~7 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT4  & (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT4  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~7 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~7 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~8_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~9 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[4]~8 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[6]~12 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[6]~12_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT6  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT6  $ (!\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~11 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|add27_result[6]~13  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT6  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT6 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~11 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT6  & (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT6  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~11 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~11 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~12_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~13 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[6]~12 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N26
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[8]~16 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[8]~16_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT8  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT8  $ (!\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~15 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|add27_result[8]~17  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT8  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT8 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~15 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT8  & (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT8  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~15 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~15 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~16_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~17 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[8]~16 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT9  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT9  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~17  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT9  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~17 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT9  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT9  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~17 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT9  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~17 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[9]~19  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT9  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT9  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~17 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT9  & ((!\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~17 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT9 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~17 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~19 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT11  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT11  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~21  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT11  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~21 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT11  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT11  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~21 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT11  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~21 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[11]~23  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT11  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT11  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~21 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT11  & ((!\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~21 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT11 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~21 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~23 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT13  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT13  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~25  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT13  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~25 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT13  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT13  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~25 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT13  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~25 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[13]~27  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT13  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT13  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~25 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT13  & ((!\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~25 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT13 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT13 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~25 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~27 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[14]~28 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[14]~28_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT14  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT14  $ (!\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~27 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|add27_result[14]~29  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT14  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT14 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~27 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT14  & (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT14  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~27 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT14 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~27 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~28_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~29 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[14]~28 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT17  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT17  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~33  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT17  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~33 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT17  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT17  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~33 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT17  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~33 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[17]~35  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT17  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT17  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~33 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT17  & ((!\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~33 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT17 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT17 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~33 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~35 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT1  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[18]~37 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT1  & 
// ((\zcs|Mult0_rtl_0|auto_generated|add27_result[18]~37 ) # (GND)))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[19]~39  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|add27_result[18]~37 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT1 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT1 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[18]~37 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~39 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38 .lut_mask = 16'h5A5F;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT5  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[22]~45 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT5  & 
// ((\zcs|Mult0_rtl_0|auto_generated|add27_result[22]~45 ) # (GND)))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[23]~47  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|add27_result[22]~45 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT5 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[22]~45 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~47 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46 .lut_mask = 16'h3C3F;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[24]~48 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[24]~48_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT6  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~47  $ (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT6  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~47  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[24]~49  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT6  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~47 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~47 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[24]~48_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[24]~49 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[24]~48 .lut_mask = 16'hC30C;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT7  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[24]~49 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT7  & 
// ((\zcs|Mult0_rtl_0|auto_generated|add27_result[24]~49 ) # (GND)))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[25]~51  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|add27_result[24]~49 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT7 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[24]~49 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~51 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50 .lut_mask = 16'h3C3F;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT9  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[26]~53 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT9  & 
// ((\zcs|Mult0_rtl_0|auto_generated|add27_result[26]~53 ) # (GND)))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[27]~55  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|add27_result[26]~53 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT9 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[26]~53 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~55 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54 .lut_mask = 16'h3C3F;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[30]~60 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[30]~60_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT12  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~59  $ (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT12  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~59  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[30]~61  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT12  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~59 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~59 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[30]~60_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[30]~61 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[30]~60 .lut_mask = 16'hC30C;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT13  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[30]~61 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT13  & 
// ((\zcs|Mult0_rtl_0|auto_generated|add27_result[30]~61 ) # (GND)))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[31]~63  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|add27_result[30]~61 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT13 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[30]~61 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~63 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62 .lut_mask = 16'h3C3F;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y46_N2
cycloneive_mac_out \zcs|Mult0_rtl_0|auto_generated|mac_out12 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT18 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT17 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT16 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT15 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT12 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT11 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT10 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT8 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT7 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT5 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT3 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~DATAOUT1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~dataout ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~16 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~15 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult11~14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~12 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~11 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~10 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult11~9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~8 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~7 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~5 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult11~4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~3 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult11~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_out12_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out12 .dataa_width = 36;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out12 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y45_N2
cycloneive_mac_out \zcs|Mult0_rtl_0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT35 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT34 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT33 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT32 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT31 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT30 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT29 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT28 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT27 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT26 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT25 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT24 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT23 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT22 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT21 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT20 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT19 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT18 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT17 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT16 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT15 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT12 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT11 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT10 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT8 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT7 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT5 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT3 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~DATAOUT1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult7~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out8 .dataa_width = 36;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~0 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~0_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out8~dataout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~dataout  & 
// (\zcs|Mult0_rtl_0|auto_generated|mac_out4~dataout  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|op_1~1  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~dataout  & \zcs|Mult0_rtl_0|auto_generated|mac_out4~dataout ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~dataout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~0_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~2 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~2_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT1  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT1  & (\zcs|Mult0_rtl_0|auto_generated|op_1~1  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT1  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~1 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT1  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT1  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~1 
// )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT1  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~1 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~3  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT1  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT1  & !\zcs|Mult0_rtl_0|auto_generated|op_1~1 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT1  
// & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~1 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~1 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~2_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~4 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~4_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT2  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT2  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~3 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~5  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT2  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT2 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~3 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT2  & (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT2  & !\zcs|Mult0_rtl_0|auto_generated|op_1~3 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT2 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~3 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~4_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~6 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~6_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT3  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT3  & (\zcs|Mult0_rtl_0|auto_generated|op_1~5  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT3  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~5 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT3  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT3  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~5 
// )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT3  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~5 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~7  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT3  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT3  & !\zcs|Mult0_rtl_0|auto_generated|op_1~5 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT3  
// & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~5 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT3 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~5 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~6_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~8 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~8_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT4  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT4  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~7 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~9  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT4  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT4 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~7 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT4  & (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT4  & !\zcs|Mult0_rtl_0|auto_generated|op_1~7 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT4 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~7 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~8_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N26
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~18 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~18_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT9  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT9  & (\zcs|Mult0_rtl_0|auto_generated|op_1~17  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT9  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~17 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT9  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT9  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~17 
// )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT9  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~17 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~19  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT9  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT9  & !\zcs|Mult0_rtl_0|auto_generated|op_1~17 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT9 
//  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~17 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT9 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~17 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~18_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N0
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~24 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~24_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT12  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT12  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~23 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~25  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT12  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT12 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~23 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT12  & (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT12  & !\zcs|Mult0_rtl_0|auto_generated|op_1~23 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~23 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~24_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N2
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~26 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~26_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT13  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT13  & (\zcs|Mult0_rtl_0|auto_generated|op_1~25  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT13  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~25 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT13  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT13  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~25 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT13  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~25 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~27  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT13  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT13  & !\zcs|Mult0_rtl_0|auto_generated|op_1~25 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT13  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~25 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT13 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~25 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~26_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~32 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~32_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT16  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT16  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~31 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~33  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT16  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT16 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~31 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT16  & (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT16  & !\zcs|Mult0_rtl_0|auto_generated|op_1~31 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT16 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~31 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~32_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~34 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~34_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT17  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT17  & (\zcs|Mult0_rtl_0|auto_generated|op_1~33  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT17  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~33 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT17  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT17  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~33 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT17  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~33 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~35  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT17  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT17  & !\zcs|Mult0_rtl_0|auto_generated|op_1~33 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT17  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~33 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT17 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT17 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~33 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~34_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~36 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~36_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT18  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~0_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~35 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~37  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT18  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~0_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~35 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT18  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~0_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~35 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT18 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~35 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~36_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~38 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~38_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT19  & (\zcs|Mult0_rtl_0|auto_generated|op_1~37  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT19  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~37 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT19  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~37 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT19  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~37 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~39  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT19  & !\zcs|Mult0_rtl_0|auto_generated|op_1~37 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~37 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT19 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~2_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~37 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~38_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~40 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~40_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT20  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~4_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~39 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~41  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT20  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~4_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~39 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT20  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~4_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~39 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT20 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~39 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~40_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N26
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~50 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~50_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT25  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_1~49  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~49 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT25  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14_combout  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~49 )) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~49 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~51  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT25  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~49 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT25  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~49 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT25 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~49 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~50_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N0
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~56 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~56_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT28  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~20_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~55 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~57  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT28  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~20_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~55 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT28  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~20_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~55 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT28 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~55 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~56_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~56 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N2
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~58 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~58_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT29  & (\zcs|Mult0_rtl_0|auto_generated|op_1~57  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT29  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~57 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT29  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~57 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT29  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~57 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~59  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT29  & !\zcs|Mult0_rtl_0|auto_generated|op_1~57 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~57 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT29 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~22_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~57 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~58_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~59 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~58 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~64 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~64_combout  = ((\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~28_combout  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT32  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~63 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~65  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~28_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT32 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~63 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~28_combout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT32  & !\zcs|Mult0_rtl_0|auto_generated|op_1~63 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~28_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~63 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~64_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~65 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~64 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~66 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~66_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT33  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_1~65  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~65 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT33  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30_combout  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~65 )) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~65 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~67  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT33  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~65 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT33  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~65 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT33 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~65 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~66_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~67 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~66 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~68 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~68_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT34  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~32_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~67 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~69  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT34  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~32_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~67 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT34  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~32_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~67 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT34 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~67 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~68_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~69 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~68 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~70 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~70_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT35  & (\zcs|Mult0_rtl_0|auto_generated|op_1~69  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT35  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~69 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT35  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~69 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT35  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~69 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~71  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT35  & !\zcs|Mult0_rtl_0|auto_generated|op_1~69 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~69 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT35 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~34_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~69 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~70_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~71 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~70 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~72 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~72_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~dataout  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[18]~36_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~71 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~73  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~dataout  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[18]~36_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~71 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~dataout  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[18]~36_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~71 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~dataout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~71 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~72_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~73 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~72 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N26
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~82 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~82_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT5  & (\zcs|Mult0_rtl_0|auto_generated|op_1~81  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT5  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~81 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT5  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~81 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT5  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~81 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~83  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT5  & !\zcs|Mult0_rtl_0|auto_generated|op_1~81 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~81 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT5 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[23]~46_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~81 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~82_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~83 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~82 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N0
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~88 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~88_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT8  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[26]~52_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~87 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~89  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT8  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[26]~52_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~87 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT8  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[26]~52_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~87 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT8 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~87 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~88_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~89 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~88 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N2
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~90 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~90_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT9  & (\zcs|Mult0_rtl_0|auto_generated|op_1~89  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT9  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~89 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT9  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~89 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT9  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~89 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~91  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT9  & !\zcs|Mult0_rtl_0|auto_generated|op_1~89 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~89 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT9 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~54_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~89 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~90_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~91 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~90 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~96 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~96_combout  = ((\zcs|Mult0_rtl_0|auto_generated|add27_result[30]~60_combout  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT12  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~95 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~97  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[30]~60_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT12 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~95 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[30]~60_combout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT12  & !\zcs|Mult0_rtl_0|auto_generated|op_1~95 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[30]~60_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~95 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~96_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~97 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~96 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~98 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~98_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT13  & (\zcs|Mult0_rtl_0|auto_generated|op_1~97  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT13  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~97 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT13  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~97 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT13  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~97 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~99  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT13  & !\zcs|Mult0_rtl_0|auto_generated|op_1~97 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~97 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT13 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~62_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~97 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~98_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~99 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~98 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~100 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~100_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT14  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[32]~64_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~99 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~101  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT14  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[32]~64_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~99 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT14  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[32]~64_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~99 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT14 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[32]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~99 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~100_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~101 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~100 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y53_N2
cycloneive_mac_out \zcs|Mult0_rtl_0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT35 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT34 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT33 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT32 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT31 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT30 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT29 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT28 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT27 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT26 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT25 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT24 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT23 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT22 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT21 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT20 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT19 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT18 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT17 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT16 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT15 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT13 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT12 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT11 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT10 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT8 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT7 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT5 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT3 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~DATAOUT1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out2 .dataa_width = 36;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N6
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~30 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~30_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT33  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~30_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~29_cout  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~30_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~29_cout )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT33  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~30_combout  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~29_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~30_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~29_cout ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~31  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT33  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~30_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~29_cout )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT33  & ((!\zcs|Mult0_rtl_0|auto_generated|op_2~29_cout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~30_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~29_cout ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~30_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~31 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~30 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~38 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~38_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_1~38_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~2_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~37  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~2_combout 
//  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~37 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~38_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~2_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~37 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~2_combout  & 
// ((\zcs|Mult0_rtl_0|auto_generated|op_2~37 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~39  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~38_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~2_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~37 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~38_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~37 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~2_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~38_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~37 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~38_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~39 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~38 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N26
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~50 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~50_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_1~50_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~14_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~49  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~14_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~49 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~50_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~14_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~49 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~14_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~49 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~51  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~50_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~14_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~49 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~50_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~49 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~14_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~50_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~49 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~50_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~51 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~50 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N4
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~60 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~60_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_4~24_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_1~60_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~59 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~61  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~24_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~60_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~59 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~24_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_1~60_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~59 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~24_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~59 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~60_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~61 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~60 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~68 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~68_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_1~68_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_4~32_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~67 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~69  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~68_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~32_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~67 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~68_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~32_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~67 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~68_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~67 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~68_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~69 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~68 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N24
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~80 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~80_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_4~44_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_1~80_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~79 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~81  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~44_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~80_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~79 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~44_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_1~80_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~79 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~44_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~79 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~80_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~81 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~80 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N28
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~84 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~84_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_4~48_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_1~84_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~83 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~85  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~48_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~84_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~83 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~48_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_1~84_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~83 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~48_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~83 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~84_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~85 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~84 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~92 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~92_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_4~56_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_1~92_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~91 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~93  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~56_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~92_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~91 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~56_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_1~92_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~91 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~56_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~91 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~92_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~93 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~92 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X71_Y46_N2
cycloneive_mac_out \zrs|Mult0_rtl_1|auto_generated|mac_out10 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT35 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT34 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT33 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT32 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT31 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT30 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT29 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT28 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT27 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT26 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT25 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT24 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT23 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT22 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT21 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT20 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT19 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT18 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT17 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT16 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT15 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT12 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT11 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT10 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT8 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT7 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT5 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT3 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~DATAOUT1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult9~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_out10_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out10 .dataa_width = 36;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out10 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y44_N2
cycloneive_mac_out \zrs|Mult0_rtl_1|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT18 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT17 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT16 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT15 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT12 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT11 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT10 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT8 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT7 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT6 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT5 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT3 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~DATAOUT1 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult5~dataout ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~16 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~15 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~13 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult5~12 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~11 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~10 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~8 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult5~7 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~5 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~3 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult5~2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out6 .dataa_width = 36;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y43_N2
cycloneive_mac_out \zrs|Mult0_rtl_1|auto_generated|mac_out14 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT18 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT17 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT16 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT15 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT12 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT11 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT10 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT8 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT7 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT5 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT3 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~DATAOUT1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~dataout ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~16 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~15 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult13~14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~12 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~11 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~10 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult13~9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~8 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~7 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~5 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult13~4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~3 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult13~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_out14_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out14 .dataa_width = 36;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out14 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y47_N2
cycloneive_mac_out \zrs|Mult0_rtl_1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT35 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT34 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT33 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT32 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT31 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT30 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT29 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT28 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT27 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT26 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT25 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT24 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT23 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT22 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT21 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT20 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT19 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT18 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT17 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT16 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT15 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT12 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT11 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT10 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT8 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT7 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT5 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT3 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~DATAOUT1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult3~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out4 .dataa_width = 36;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~2 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~2_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT1  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT19  & (\zrs|Mult0_rtl_1|auto_generated|op_4~1  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT19  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~1 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT1  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT19  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~1 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT19  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~1 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_4~3  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT1  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT19  & !\zrs|Mult0_rtl_1|auto_generated|op_4~1 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT1  & ((!\zrs|Mult0_rtl_1|auto_generated|op_4~1 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT19 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT1 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~1 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~2_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~3 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~2 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~4 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~4_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT2  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT20  $ (!\zrs|Mult0_rtl_1|auto_generated|op_4~3 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_4~5  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT2  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT20 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~3 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT2  & (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT20  & !\zrs|Mult0_rtl_1|auto_generated|op_4~3 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT2 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~3 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~4_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~5 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~4 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~6 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~6_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT21  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT3  & (\zrs|Mult0_rtl_1|auto_generated|op_4~5  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT3  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~5 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT21  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT3  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~5 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT3  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~5 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_4~7  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT21  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT3  & !\zrs|Mult0_rtl_1|auto_generated|op_4~5 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT21  & ((!\zrs|Mult0_rtl_1|auto_generated|op_4~5 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT3 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT21 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~5 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~6_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~7 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~6 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~10 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~10_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT23  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT5  & (\zrs|Mult0_rtl_1|auto_generated|op_4~9  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT5  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~9 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT23  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT5  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~9 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT5  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~9 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_4~11  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT23  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT5  & !\zrs|Mult0_rtl_1|auto_generated|op_4~9 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT23  & ((!\zrs|Mult0_rtl_1|auto_generated|op_4~9 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT5 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT23 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~9 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~10_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~11 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~10 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~12 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~12_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT24  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT6  $ (!\zrs|Mult0_rtl_1|auto_generated|op_4~11 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_4~13  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT24  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT6 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~11 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT24  & (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT6  & !\zrs|Mult0_rtl_1|auto_generated|op_4~11 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT24 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~11 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~12_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~13 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~12 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~30 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~30_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT15  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT33  & (\zrs|Mult0_rtl_1|auto_generated|op_4~29  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT33  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~29 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT15  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT33  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~29 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT33  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~29 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_4~31  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT15  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT33  & !\zrs|Mult0_rtl_1|auto_generated|op_4~29 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT15  & ((!\zrs|Mult0_rtl_1|auto_generated|op_4~29 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT33 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT15 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~29 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~30_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~31 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~30 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~32 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~32_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT16  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT34  $ (!\zrs|Mult0_rtl_1|auto_generated|op_4~31 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_4~33  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT16  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT34 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~31 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT16  & (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT34  & !\zrs|Mult0_rtl_1|auto_generated|op_4~31 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT16 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~31 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~32_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~33 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~32 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~34 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~34_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT35  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT17  & (\zrs|Mult0_rtl_1|auto_generated|op_4~33  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT17  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~33 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT35  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT17  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~33 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT17  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~33 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_4~35  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT35  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT17  & !\zrs|Mult0_rtl_1|auto_generated|op_4~33 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT35  & ((!\zrs|Mult0_rtl_1|auto_generated|op_4~33 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT17 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT35 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~33 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~34_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~35 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~34 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~36 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~36_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT18  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT18  $ (!\zrs|Mult0_rtl_1|auto_generated|op_4~35 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_4~37  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT18  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT18  & !\zrs|Mult0_rtl_1|auto_generated|op_4~35 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT18  & ((!\zrs|Mult0_rtl_1|auto_generated|op_4~35 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT18 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT18 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~35 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~36_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~37 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~36 .lut_mask = 16'h6917;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~38 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~38_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT19  & (\zrs|Mult0_rtl_1|auto_generated|op_4~37  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT19  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~37 ))
// \zrs|Mult0_rtl_1|auto_generated|op_4~39  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT19  & !\zrs|Mult0_rtl_1|auto_generated|op_4~37 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~37 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~38_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~39 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~38 .lut_mask = 16'hA505;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~42 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~42_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT21  & (\zrs|Mult0_rtl_1|auto_generated|op_4~41  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT21  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~41 ))
// \zrs|Mult0_rtl_1|auto_generated|op_4~43  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT21  & !\zrs|Mult0_rtl_1|auto_generated|op_4~41 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~41 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~42_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~43 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~42 .lut_mask = 16'hA505;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N24
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~46 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~46_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT23  & (\zrs|Mult0_rtl_1|auto_generated|op_4~45  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT23  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~45 ))
// \zrs|Mult0_rtl_1|auto_generated|op_4~47  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT23  & !\zrs|Mult0_rtl_1|auto_generated|op_4~45 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~45 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~46_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~47 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~46 .lut_mask = 16'hA505;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N26
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~48 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~48_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT24  & ((GND) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~47 ))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT24  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~47  $ (GND)))
// \zrs|Mult0_rtl_1|auto_generated|op_4~49  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT24 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~47 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT24 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~47 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~48_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~49 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~48 .lut_mask = 16'h5AAF;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N30
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~52 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~52_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT26  & ((GND) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~51 ))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT26  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~51  $ (GND)))
// \zrs|Mult0_rtl_1|auto_generated|op_4~53  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT26 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~51 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~51 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~52_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~53 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~52 .lut_mask = 16'h3CCF;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N6
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~60 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~60_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT30  & ((GND) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~59 ))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT30  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~59  $ (GND)))
// \zrs|Mult0_rtl_1|auto_generated|op_4~61  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT30 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~59 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT30 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~59 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~60_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~61 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~60 .lut_mask = 16'h5AAF;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~62 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~62_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT31  & (\zrs|Mult0_rtl_1|auto_generated|op_4~61  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT31  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~61 ))
// \zrs|Mult0_rtl_1|auto_generated|op_4~63  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT31  & !\zrs|Mult0_rtl_1|auto_generated|op_4~61 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~61 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~62_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~63 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~62 .lut_mask = 16'hC303;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~64 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~64_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT32  & ((GND) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~63 ))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT32  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~63  $ (GND)))
// \zrs|Mult0_rtl_1|auto_generated|op_4~65  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT32 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~63 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~63 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~64_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~65 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~64 .lut_mask = 16'h3CCF;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X71_Y42_N2
cycloneive_mac_out \zrs|Mult0_rtl_1|auto_generated|mac_out16 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT18 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT17 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT16 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT15 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT12 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT11 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT10 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT8 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT7 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT5 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT3 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~DATAOUT1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~dataout ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~16 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~15 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult15~14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~12 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~11 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~10 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult15~9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~8 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~7 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~5 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult15~4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~3 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult15~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_out16_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out16 .dataa_width = 36;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out16 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[2]~4 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[2]~4_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT2  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT2  $ (!\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~3 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|add27_result[2]~5  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT2  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT2 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~3 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT2  & (\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT2  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~3 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT2 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~3 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~4_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~5 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[2]~4 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT3  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT3  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~5  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT3  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~5 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT3  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT3  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~5 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT3  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~5 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[3]~7  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT3  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT3  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~5 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT3  & ((!\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~5 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT3 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~5 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~7 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N26
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[8]~16 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[8]~16_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT8  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT8  $ (!\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~15 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|add27_result[8]~17  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT8  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT8 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~15 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT8  & (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT8  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~15 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT8 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~15 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~16_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~17 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[8]~16 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N28
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT9  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT9  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~17  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT9  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~17 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT9  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT9  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~17 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT9  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~17 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[9]~19  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT9  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT9  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~17 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT9  & ((!\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~17 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT9 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~17 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~19 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N0
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT11  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT11  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~21  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT11  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~21 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT11  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT11  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~21 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT11  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~21 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[11]~23  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT11  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT11  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~21 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT11  & ((!\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~21 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT11 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~21 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~23 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N6
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[14]~28 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[14]~28_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT14  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT14  $ (!\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~27 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|add27_result[14]~29  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT14  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT14 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~27 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT14  & (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT14  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~27 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT14 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~27 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~28_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~29 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[14]~28 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT17  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT17  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~33  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT17  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~33 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT17  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT17  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~33 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT17  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~33 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[17]~35  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT17  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT17  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~33 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT17  & ((!\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~33 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT17 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT17 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~33 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~35 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[18]~36 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[18]~36_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out16~dataout  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT18  $ (!\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~35 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|add27_result[18]~37  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out16~dataout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT18 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~35 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~dataout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT18  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~35 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out16~dataout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~35 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[18]~36_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[18]~37 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[18]~36 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT3  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[20]~41 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT3  & 
// ((\zrs|Mult0_rtl_1|auto_generated|add27_result[20]~41 ) # (GND)))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[21]~43  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|add27_result[20]~41 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT3 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT3 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[20]~41 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~43 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42 .lut_mask = 16'h5A5F;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N26
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[24]~48 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[24]~48_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT6  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~47  $ (GND))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT6  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~47  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[24]~49  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT6  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~47 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~47 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[24]~48_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[24]~49 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[24]~48 .lut_mask = 16'hC30C;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N28
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT7  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[24]~49 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT7  & 
// ((\zrs|Mult0_rtl_1|auto_generated|add27_result[24]~49 ) # (GND)))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[25]~51  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|add27_result[24]~49 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT7 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT7 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[24]~49 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~51 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50 .lut_mask = 16'h5A5F;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N0
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT9  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[26]~53 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT9  & 
// ((\zrs|Mult0_rtl_1|auto_generated|add27_result[26]~53 ) # (GND)))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[27]~55  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|add27_result[26]~53 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT9 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[26]~53 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~55 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54 .lut_mask = 16'h3C3F;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N4
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT11  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[28]~57 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT11  & 
// ((\zrs|Mult0_rtl_1|auto_generated|add27_result[28]~57 ) # (GND)))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[29]~59  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|add27_result[28]~57 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT11 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT11 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[28]~57 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~59 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58 .lut_mask = 16'h5A5F;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N6
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[30]~60 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[30]~60_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT12  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~59  $ (GND))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT12  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~59  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[30]~61  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT12  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~59 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~59 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[30]~60_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[30]~61 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[30]~60 .lut_mask = 16'hC30C;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X71_Y45_N2
cycloneive_mac_out \zrs|Mult0_rtl_1|auto_generated|mac_out12 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT18 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT17 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT16 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT15 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT12 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT11 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT10 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT8 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT7 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT5 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT3 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~DATAOUT1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~dataout ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~16 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~15 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult11~14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~12 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~11 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~10 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult11~9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~8 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~7 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~5 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult11~4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~3 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult11~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_out12_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out12 .dataa_width = 36;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out12 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y48_N2
cycloneive_mac_out \zrs|Mult0_rtl_1|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT35 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT34 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT33 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT32 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT31 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT30 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT29 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT28 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT27 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT26 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT25 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT24 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT23 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT22 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT21 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT20 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT19 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT18 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT17 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT16 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT15 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT12 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT11 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT10 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT8 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT7 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT5 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT3 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~DATAOUT1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult7~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out8 .dataa_width = 36;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~0 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~0_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out8~dataout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~dataout  & 
// (\zrs|Mult0_rtl_1|auto_generated|mac_out4~dataout  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|op_1~1  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~dataout  & \zrs|Mult0_rtl_1|auto_generated|mac_out4~dataout ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~dataout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~0_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N30
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~22 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~22_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT11  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT11  & (\zrs|Mult0_rtl_1|auto_generated|op_1~21  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT11  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~21 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT11  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT11  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~21 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT11  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~21 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~23  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT11  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT11  & !\zrs|Mult0_rtl_1|auto_generated|op_1~21 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT11  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~21 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT11 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~21 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~22_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N0
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~24 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~24_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT12  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT12  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~23 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~25  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT12  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT12 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~23 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT12  & (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT12  & !\zrs|Mult0_rtl_1|auto_generated|op_1~23 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~23 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~24_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N2
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~26 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~26_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT13  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT13  & (\zrs|Mult0_rtl_1|auto_generated|op_1~25  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT13  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~25 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT13  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT13  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~25 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT13  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~25 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~27  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT13  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT13  & !\zrs|Mult0_rtl_1|auto_generated|op_1~25 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT13  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~25 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT13 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~25 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~26_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N4
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~28 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~28_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT14  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT14  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~27 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~29  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT14  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT14 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~27 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT14  & (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT14  & !\zrs|Mult0_rtl_1|auto_generated|op_1~27 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~27 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~28_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N6
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~30 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~30_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT15  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT15  & (\zrs|Mult0_rtl_1|auto_generated|op_1~29  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT15  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~29 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT15  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT15  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~29 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT15  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~29 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~31  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT15  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT15  & !\zrs|Mult0_rtl_1|auto_generated|op_1~29 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT15  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~29 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT15 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~29 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~30_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~36 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~36_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT18  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~0_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~35 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~37  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT18  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~0_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~35 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT18  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~0_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~35 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT18 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~35 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~36_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~44 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~44_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT22  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~8_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~43 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~45  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT22  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~8_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~43 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT22  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~8_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~43 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT22 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~43 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~44_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N26
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~50 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~50_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT25  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~49  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~49 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT25  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14_combout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~49 )) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~49 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~51  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT25  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~49 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT25  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~49 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT25 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~49 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~50_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N28
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~52 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~52_combout  = ((\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~16_combout  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT26  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~51 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~53  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~16_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT26 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~51 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~16_combout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT26  & !\zrs|Mult0_rtl_1|auto_generated|op_1~51 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[8]~16_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~51 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~52_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~52 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N30
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~54 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~54_combout  = (\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT27  & (\zrs|Mult0_rtl_1|auto_generated|op_1~53  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT27  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~53 )))) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT27  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~53 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT27  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~53 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~55  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT27  & !\zrs|Mult0_rtl_1|auto_generated|op_1~53 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~53 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT27 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~18_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~53 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~54_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~54 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N0
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~56 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~56_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT28  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~20_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~55 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~57  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT28  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~20_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~55 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT28  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~20_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~55 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT28 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~55 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~56_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~56 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N2
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~58 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~58_combout  = (\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT29  & (\zrs|Mult0_rtl_1|auto_generated|op_1~57  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT29  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~57 )))) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT29  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~57 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT29  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~57 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~59  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT29  & !\zrs|Mult0_rtl_1|auto_generated|op_1~57 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~57 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT29 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~22_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~57 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~58_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~59 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~58 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N4
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~60 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~60_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT30  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~24_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~59 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~61  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT30  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~24_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~59 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT30  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~24_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~59 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT30 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~59 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~60_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~61 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~60 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N6
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~62 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~62_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT31  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~61  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~61 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT31  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26_combout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~61 )) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~61 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~63  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT31  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~61 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT31  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~61 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT31 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~61 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~62_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~63 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~62 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~64 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~64_combout  = ((\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~28_combout  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT32  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~63 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~65  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~28_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT32 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~63 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~28_combout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT32  & !\zrs|Mult0_rtl_1|auto_generated|op_1~63 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~28_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~63 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~64_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~65 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~64 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~76 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~76_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT2  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[20]~40_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~75 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~77  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT2  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[20]~40_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~75 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT2  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[20]~40_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~75 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT2 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~75 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~76_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~77 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~76 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N24
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~80 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~80_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT4  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[22]~44_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~79 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~81  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT4  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[22]~44_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~79 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT4  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[22]~44_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~79 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT4 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[22]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~79 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~80_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~81 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~80 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N30
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~86 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~86_combout  = (\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT7  & (\zrs|Mult0_rtl_1|auto_generated|op_1~85  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT7  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~85 )))) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT7  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~85 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT7  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~85 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~87  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT7  & !\zrs|Mult0_rtl_1|auto_generated|op_1~85 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~85 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT7 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~50_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~85 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~86_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~87 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~86 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N2
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~90 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~90_combout  = (\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT9  & (\zrs|Mult0_rtl_1|auto_generated|op_1~89  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT9  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~89 )))) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT9  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~89 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT9  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~89 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~91  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT9  & !\zrs|Mult0_rtl_1|auto_generated|op_1~89 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~89 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT9 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~54_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~89 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~90_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~91 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~90 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N4
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~92 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~92_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT10  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[28]~56_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~91 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~93  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT10  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[28]~56_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~91 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT10  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[28]~56_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~91 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT10 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[28]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~91 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~92_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~93 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~92 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N6
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~94 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~94_combout  = (\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT11  & (\zrs|Mult0_rtl_1|auto_generated|op_1~93  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT11  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~93 )))) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT11  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~93 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT11  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~93 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~95  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT11  & !\zrs|Mult0_rtl_1|auto_generated|op_1~93 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~93 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT11 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[29]~58_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~93 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~94_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~95 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~94 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X71_Y51_N2
cycloneive_mac_out \zrs|Mult0_rtl_1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT35 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT34 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT33 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT32 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT31 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT30 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT29 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT28 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT27 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT26 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT25 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT24 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT23 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT22 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT21 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT20 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT19 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT18 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT17 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT16 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT15 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT13 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT12 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT11 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT10 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT8 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT7 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT5 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT3 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~DATAOUT1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out2 .dataa_width = 36;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~34 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~34_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT35  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~34_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~33  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~34_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~33 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT35  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~34_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~33 )) 
// # (!\zrs|Mult0_rtl_1|auto_generated|op_1~34_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~33 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~35  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT35  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~34_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~33 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT35 
//  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~33 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~34_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT35 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~33 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~34_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~35 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~34 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~36 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~36_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_1~36_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_4~0_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~35 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~37  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~36_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~0_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~35 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~36_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~0_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~35 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~36_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~35 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~36_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~37 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~36 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~46 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~46_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_4~10_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~46_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~45  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~46_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~45 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~10_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~46_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~45 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~46_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~45 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~47  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~10_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~46_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~45 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~10_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~45 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~46_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~10_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~45 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~46_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~47 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~46 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~64 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~64_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_1~64_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_4~28_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~63 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~65  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~64_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~28_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~63 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~64_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~28_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~63 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~64_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~63 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~64_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~65 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~64 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~66 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~66_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_4~30_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~66_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~65  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~66_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~65 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~30_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~66_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~65 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~66_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~65 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~67  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~30_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~66_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~65 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~30_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~65 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~66_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~30_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~65 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~66_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~67 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~66 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~70 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~70_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_4~34_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~70_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~69  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~70_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~69 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~34_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~70_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~69 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~70_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~69 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~71  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~34_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~70_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~69 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~34_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~69 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~70_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~34_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~69 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~70_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~71 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~70 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~74 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~74_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_4~38_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~74_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~73  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~74_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~73 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~38_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~74_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~73 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~74_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~73 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~75  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~38_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~74_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~73 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~38_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~73 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~74_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~38_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~73 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~74_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~75 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~74 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~76 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~76_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_1~76_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_4~40_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~75 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~77  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~76_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~40_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~75 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~76_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~40_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~75 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~76_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~75 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~76_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~77 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~76 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~78 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~78_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_4~42_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~78_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~77  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~78_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~77 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~42_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~78_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~77 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~78_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~77 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~79  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~42_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~78_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~77 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~42_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~77 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~78_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~42_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~77 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~78_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~79 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~78 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N26
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~82 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~82_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_4~46_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~82_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~81  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~82_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~81 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~46_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~82_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~81 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~82_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~81 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~83  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~46_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~82_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~81 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~46_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~81 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~82_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~46_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~81 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~82_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~83 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~82 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N6
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~94 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~94_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_1~94_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~58_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~93  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~58_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~93 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~94_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~58_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~93 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~58_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~93 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~95  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~94_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~58_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~93 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~94_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~93 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~58_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~94_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~93 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~94_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~95 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~94 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~96 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~96_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_4~60_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_1~96_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~95 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~97  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~60_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~96_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~95 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~60_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_1~96_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~95 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~60_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~95 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~96_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~97 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~96 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~100 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~100_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_4~64_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_1~100_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~99 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~101  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~64_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~100_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~99 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~64_combout  
// & (\zrs|Mult0_rtl_1|auto_generated|op_1~100_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~99 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~64_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~99 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~101 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~100 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y39_N2
cycloneive_mac_out \zcs|Mult0_rtl_0|auto_generated|mac_out18 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcs|Mult0_rtl_0|auto_generated|mac_mult17~DATAOUT1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~dataout ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~15 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~14 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~13 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult17~12 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~11 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~10 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~9 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~8 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult17~7 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~6 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~5 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~4 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~3 ,
\zcs|Mult0_rtl_0|auto_generated|mac_mult17~2 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~1 ,\zcs|Mult0_rtl_0|auto_generated|mac_mult17~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_out18_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out18 .dataa_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_out18 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[36]~72 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[36]~72_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out18~dataout  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~71  $ (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out18~dataout  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~71  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[36]~73  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out18~dataout  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~71 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out18~dataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~71 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[36]~72_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[36]~73 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[36]~72 .lut_mask = 16'hA50A;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[37]~74 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[37]~74_combout  = \zcs|Mult0_rtl_0|auto_generated|add27_result[36]~73 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[36]~73 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[37]~74_combout ),
	.cout());
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[37]~74 .lut_mask = 16'hF0F0;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~68 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~68_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT34  & ((GND) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~67 ))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT34  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~67  $ (GND)))
// \zcs|Mult0_rtl_0|auto_generated|op_4~69  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT34 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~67 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~67 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~68_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~69 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~68 .lut_mask = 16'h3CCF;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~70 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~70_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT35  & (\zcs|Mult0_rtl_0|auto_generated|op_4~69  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT35  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~69 ))
// \zcs|Mult0_rtl_0|auto_generated|op_4~71  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT35  & !\zcs|Mult0_rtl_0|auto_generated|op_4~69 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~69 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~70_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~71 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~70 .lut_mask = 16'hC303;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~72 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~72_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT18  & (\zcs|Mult0_rtl_0|auto_generated|op_4~71  $ (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT18  & ((GND) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~71 )))
// \zcs|Mult0_rtl_0|auto_generated|op_4~73  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|op_4~71 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT18 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT18 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~71 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~72_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~73 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~72 .lut_mask = 16'hA55F;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~74 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~74_combout  = \zcs|Mult0_rtl_0|auto_generated|op_4~73  $ (!\zcs|Mult0_rtl_0|auto_generated|add27_result[37]~74_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\zcs|Mult0_rtl_0|auto_generated|add27_result[37]~74_combout ),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~73 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~74_combout ),
	.cout());
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~74 .lut_mask = 16'hF00F;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~102 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~102_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT15  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_1~101  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~101 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT15  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66_combout  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~101 )) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~101 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~103  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT15  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~101 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT15  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~101 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT15 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~101 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~102_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~103 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~102 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~104 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~104_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT16  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[34]~68_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~103 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~105  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT16  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[34]~68_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~103 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT16  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[34]~68_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~103 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT16 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[34]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~103 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~104_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~105 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~104 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[34]~68 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[34]~68_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT16  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~67  $ (GND))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT16  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~67  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[34]~69  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT16  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~67 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~67 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[34]~68_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[34]~69 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[34]~68 .lut_mask = 16'hC30C;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~66 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~66_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT33  & (\zrs|Mult0_rtl_1|auto_generated|op_4~65  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT33  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~65 ))
// \zrs|Mult0_rtl_1|auto_generated|op_4~67  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT33  & !\zrs|Mult0_rtl_1|auto_generated|op_4~65 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT33 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~65 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~66_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~67 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~66 .lut_mask = 16'hA505;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~68 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~68_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT34  & ((GND) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~67 ))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT34  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~67  $ (GND)))
// \zrs|Mult0_rtl_1|auto_generated|op_4~69  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT34 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~67 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT34 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~67 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~68_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~69 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~68 .lut_mask = 16'h5AAF;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~70 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~70_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT35  & (\zrs|Mult0_rtl_1|auto_generated|op_4~69  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT35  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~69 ))
// \zrs|Mult0_rtl_1|auto_generated|op_4~71  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT35  & !\zrs|Mult0_rtl_1|auto_generated|op_4~69 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~69 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~70_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~71 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~70 .lut_mask = 16'hC303;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~72 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~72_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT18  & (\zrs|Mult0_rtl_1|auto_generated|op_4~71  $ (GND))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT18  & ((GND) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~71 )))
// \zrs|Mult0_rtl_1|auto_generated|op_4~73  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|op_4~71 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT18 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT18 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~71 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~72_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~73 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~72 .lut_mask = 16'hA55F;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N0
cycloneive_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_combout  = (i[0] & (\always1~8_combout  $ (GND))) # (!i[0] & (!\always1~8_combout  & VCC))
// \Add6~2  = CARRY((i[0] & !\always1~8_combout ))

	.dataa(i[0]),
	.datab(\always1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~1_combout ),
	.cout(\Add6~2 ));
// synopsys translate_off
defparam \Add6~1 .lut_mask = 16'h9922;
defparam \Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N4
cycloneive_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_combout  = (i[2] & (\Add6~4  $ (GND))) # (!i[2] & (!\Add6~4  & VCC))
// \Add6~6  = CARRY((i[2] & !\Add6~4 ))

	.dataa(gnd),
	.datab(i[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~4 ),
	.combout(\Add6~5_combout ),
	.cout(\Add6~6 ));
// synopsys translate_off
defparam \Add6~5 .lut_mask = 16'hC30C;
defparam \Add6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N6
cycloneive_lcell_comb \Add6~7 (
// Equation(s):
// \Add6~7_combout  = (i[3] & (!\Add6~6 )) # (!i[3] & ((\Add6~6 ) # (GND)))
// \Add6~8  = CARRY((!\Add6~6 ) # (!i[3]))

	.dataa(i[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~6 ),
	.combout(\Add6~7_combout ),
	.cout(\Add6~8 ));
// synopsys translate_off
defparam \Add6~7 .lut_mask = 16'h5A5F;
defparam \Add6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N8
cycloneive_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_combout  = (i[4] & (\Add6~8  $ (GND))) # (!i[4] & (!\Add6~8  & VCC))
// \Add6~10  = CARRY((i[4] & !\Add6~8 ))

	.dataa(gnd),
	.datab(i[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~8 ),
	.combout(\Add6~9_combout ),
	.cout(\Add6~10 ));
// synopsys translate_off
defparam \Add6~9 .lut_mask = 16'hC30C;
defparam \Add6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N10
cycloneive_lcell_comb \Add6~11 (
// Equation(s):
// \Add6~11_combout  = (i[5] & (!\Add6~10 )) # (!i[5] & ((\Add6~10 ) # (GND)))
// \Add6~12  = CARRY((!\Add6~10 ) # (!i[5]))

	.dataa(i[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~10 ),
	.combout(\Add6~11_combout ),
	.cout(\Add6~12 ));
// synopsys translate_off
defparam \Add6~11 .lut_mask = 16'h5A5F;
defparam \Add6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N12
cycloneive_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_combout  = (i[6] & (\Add6~12  $ (GND))) # (!i[6] & (!\Add6~12  & VCC))
// \Add6~14  = CARRY((i[6] & !\Add6~12 ))

	.dataa(i[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~12 ),
	.combout(\Add6~13_combout ),
	.cout(\Add6~14 ));
// synopsys translate_off
defparam \Add6~13 .lut_mask = 16'hA50A;
defparam \Add6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N14
cycloneive_lcell_comb \Add6~15 (
// Equation(s):
// \Add6~15_combout  = (i[7] & (!\Add6~14 )) # (!i[7] & ((\Add6~14 ) # (GND)))
// \Add6~16  = CARRY((!\Add6~14 ) # (!i[7]))

	.dataa(i[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~14 ),
	.combout(\Add6~15_combout ),
	.cout(\Add6~16 ));
// synopsys translate_off
defparam \Add6~15 .lut_mask = 16'h5A5F;
defparam \Add6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N16
cycloneive_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_combout  = (i[8] & (\Add6~16  $ (GND))) # (!i[8] & (!\Add6~16  & VCC))
// \Add6~18  = CARRY((i[8] & !\Add6~16 ))

	.dataa(gnd),
	.datab(i[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~16 ),
	.combout(\Add6~17_combout ),
	.cout(\Add6~18 ));
// synopsys translate_off
defparam \Add6~17 .lut_mask = 16'hC30C;
defparam \Add6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N18
cycloneive_lcell_comb \Add6~28 (
// Equation(s):
// \Add6~28_combout  = \Add6~18  $ (i[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(i[9]),
	.cin(\Add6~18 ),
	.combout(\Add6~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~28 .lut_mask = 16'h0FF0;
defparam \Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y48_N2
cycloneive_mac_out \zcr|Mult0_rtl_3|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT35 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT34 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT33 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT32 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT31 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT30 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT29 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT28 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT27 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT26 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT25 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT24 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT23 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT22 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT21 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT20 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT19 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT18 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT17 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT16 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT15 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT12 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT11 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT10 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT8 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT7 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT5 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT3 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~DATAOUT1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult3~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out4 .dataa_width = 36;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y47_N2
cycloneive_mac_out \zcr|Mult0_rtl_3|auto_generated|mac_out10 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT35 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT34 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT33 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT32 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT31 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT30 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT29 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT28 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT27 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT26 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT25 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT24 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT23 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT22 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT21 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT20 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT19 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT18 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT17 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT16 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT15 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT12 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT11 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT10 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT8 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT7 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT5 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT3 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~DATAOUT1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult9~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_out10_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out10 .dataa_width = 36;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out10 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~0 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~0_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT18  & (\zcr|Mult0_rtl_3|auto_generated|mac_out10~dataout  $ (VCC))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT18  & 
// (\zcr|Mult0_rtl_3|auto_generated|mac_out10~dataout  & VCC))
// \zcr|Mult0_rtl_3|auto_generated|op_4~1  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT18  & \zcr|Mult0_rtl_3|auto_generated|mac_out10~dataout ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT18 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~0_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~1 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~0 .lut_mask = 16'h6688;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~2 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~2_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT1  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT19  & (\zcr|Mult0_rtl_3|auto_generated|op_4~1  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT19  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~1 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT1  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT19  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~1 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT19  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~1 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_4~3  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT1  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT19  & !\zcr|Mult0_rtl_3|auto_generated|op_4~1 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT1  & ((!\zcr|Mult0_rtl_3|auto_generated|op_4~1 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT19 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT1 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~1 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~2_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~3 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~2 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N20
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~4 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~4_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT20  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT2  $ (!\zcr|Mult0_rtl_3|auto_generated|op_4~3 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_4~5  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT20  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT2 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~3 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT20  & (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT2  & !\zcr|Mult0_rtl_3|auto_generated|op_4~3 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT20 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~3 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~4_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~5 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~4 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N22
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~6 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~6_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT21  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT3  & (\zcr|Mult0_rtl_3|auto_generated|op_4~5  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT3  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~5 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT21  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT3  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~5 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT3  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~5 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_4~7  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT21  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT3  & !\zcr|Mult0_rtl_3|auto_generated|op_4~5 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT21  & ((!\zcr|Mult0_rtl_3|auto_generated|op_4~5 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT3 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT21 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~5 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~6_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~7 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~6 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N26
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~10 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~10_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT23  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT5  & (\zcr|Mult0_rtl_3|auto_generated|op_4~9  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT5  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~9 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT23  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT5  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~9 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT5  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~9 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_4~11  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT23  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT5  & !\zcr|Mult0_rtl_3|auto_generated|op_4~9 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT23  & ((!\zcr|Mult0_rtl_3|auto_generated|op_4~9 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT5 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT23 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~9 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~10_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~11 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~10 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N28
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~12 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~12_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT24  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT6  $ (!\zcr|Mult0_rtl_3|auto_generated|op_4~11 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_4~13  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT24  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT6 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~11 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT24  & (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT6  & !\zcr|Mult0_rtl_3|auto_generated|op_4~11 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT24 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~11 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~12_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~13 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~12 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N2
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~18 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~18_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT27  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT9  & (\zcr|Mult0_rtl_3|auto_generated|op_4~17  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT9  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~17 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT27  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT9  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~17 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT9  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~17 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_4~19  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT27  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT9  & !\zcr|Mult0_rtl_3|auto_generated|op_4~17 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT27  & ((!\zcr|Mult0_rtl_3|auto_generated|op_4~17 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT9 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT27 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~17 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~18_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~19 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~18 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N4
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~20 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~20_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT28  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT10  $ (!\zcr|Mult0_rtl_3|auto_generated|op_4~19 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_4~21  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT28  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT10 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~19 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT28  & (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT10  & !\zcr|Mult0_rtl_3|auto_generated|op_4~19 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT28 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~19 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~20_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~21 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~20 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y54_N2
cycloneive_mac_out \zcr|Mult0_rtl_3|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT18 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT17 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT16 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT15 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT12 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT11 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT10 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT8 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT7 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT6 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT5 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT3 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~DATAOUT1 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult5~dataout ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~16 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~15 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~13 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult5~12 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~11 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~10 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~8 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult5~7 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~5 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~3 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult5~2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out6 .dataa_width = 36;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y50_N2
cycloneive_mac_out \zcr|Mult0_rtl_3|auto_generated|mac_out14 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT18 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT17 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT16 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT15 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT12 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT11 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT10 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT8 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT7 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT5 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT3 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~DATAOUT1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~dataout ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~16 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~15 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult13~14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~12 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~11 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~10 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult13~9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~8 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~7 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~5 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult13~4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~3 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult13~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_out14_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out14 .dataa_width = 36;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out14 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y51_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~0 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~0_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out6~dataout  & (\zcr|Mult0_rtl_3|auto_generated|mac_out14~dataout  $ (VCC))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~dataout  & 
// (\zcr|Mult0_rtl_3|auto_generated|mac_out14~dataout  & VCC))
// \zcr|Mult0_rtl_3|auto_generated|op_3~1  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out6~dataout  & \zcr|Mult0_rtl_3|auto_generated|mac_out14~dataout ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out6~dataout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out14~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~0_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y51_N20
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~4 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~4_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT2  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT2  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~3 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_3~5  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT2  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT2 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~3 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT2  & (\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT2  & !\zcr|Mult0_rtl_3|auto_generated|op_3~3 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT2 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~3 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~4_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y51_N22
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~6 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~6_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT3  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT3  & (\zcr|Mult0_rtl_3|auto_generated|op_3~5  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT3  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~5 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT3  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT3  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~5 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT3  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~5 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_3~7  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT3  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT3  & !\zcr|Mult0_rtl_3|auto_generated|op_3~5 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT3  
// & ((!\zcr|Mult0_rtl_3|auto_generated|op_3~5 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT3 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~5 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~6_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y51_N24
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~8 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~8_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT4  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT4  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~7 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_3~9  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT4  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT4 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~7 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT4  & (\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT4  & !\zcr|Mult0_rtl_3|auto_generated|op_3~7 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~7 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~8_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y51_N26
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~10 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~10_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT5  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT5  & (\zcr|Mult0_rtl_3|auto_generated|op_3~9  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT5  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~9 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT5  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT5  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~9 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT5  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~9 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_3~11  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT5  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT5  & !\zcr|Mult0_rtl_3|auto_generated|op_3~9 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT5  & ((!\zcr|Mult0_rtl_3|auto_generated|op_3~9 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT5 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~9 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~10_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y51_N30
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~14 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~14_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT7  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT7  & (\zcr|Mult0_rtl_3|auto_generated|op_3~13  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT7  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~13 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT7  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT7  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~13 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT7  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~13 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_3~15  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT7  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT7  & !\zcr|Mult0_rtl_3|auto_generated|op_3~13 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT7  & ((!\zcr|Mult0_rtl_3|auto_generated|op_3~13 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT7 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~13 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~14_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~15 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~14 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N2
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~18 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~18_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT9  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT9  & (\zcr|Mult0_rtl_3|auto_generated|op_3~17  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT9  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~17 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT9  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT9  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~17 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT9  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~17 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_3~19  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT9  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT9  & !\zcr|Mult0_rtl_3|auto_generated|op_3~17 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT9  & ((!\zcr|Mult0_rtl_3|auto_generated|op_3~17 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT9 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~17 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~18_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~19 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~18 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N6
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~22 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~22_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT11  & (\zcr|Mult0_rtl_3|auto_generated|op_3~21  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT11  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~21 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT11  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~21 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~21 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_3~23  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT11  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT11  & !\zcr|Mult0_rtl_3|auto_generated|op_3~21 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT11  & ((!\zcr|Mult0_rtl_3|auto_generated|op_3~21 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT11 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~21 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~22_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~23 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~22 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N8
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~24 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~24_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT12  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT12  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~23 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_3~25  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT12  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT12 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~23 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT12  & (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT12  & !\zcr|Mult0_rtl_3|auto_generated|op_3~23 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT12 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~23 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~24_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~25 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~24 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N10
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~26 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~26_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT13  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT13  & (\zcr|Mult0_rtl_3|auto_generated|op_3~25  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT13  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~25 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT13  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT13  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~25 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT13  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~25 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_3~27  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT13  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT13  & !\zcr|Mult0_rtl_3|auto_generated|op_3~25 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT13  & ((!\zcr|Mult0_rtl_3|auto_generated|op_3~25 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT13 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT13 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~25 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~26_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~27 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~26 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y51_N2
cycloneive_mac_out \zcr|Mult0_rtl_3|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT35 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT34 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT33 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT32 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT31 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT30 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT29 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT28 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT27 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT26 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT25 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT24 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT23 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT22 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT21 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT20 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT19 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT18 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT17 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT16 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT15 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT12 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT11 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT10 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT8 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT7 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT5 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT3 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~DATAOUT1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult7~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out8 .dataa_width = 36;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~2 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~2_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT1  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT1  & (\zcr|Mult0_rtl_3|auto_generated|op_1~1  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT1  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~1 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT1  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT1  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~1 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT1  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~1 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~3  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT1  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT1  & !\zcr|Mult0_rtl_3|auto_generated|op_1~1 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT1  
// & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~1 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~1 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~2_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N20
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~6 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~6_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT3  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT3  & (\zcr|Mult0_rtl_3|auto_generated|op_1~5  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT3  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~5 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT3  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT3  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~5 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT3  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~5 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~7  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT3  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT3  & !\zcr|Mult0_rtl_3|auto_generated|op_1~5 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT3  
// & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~5 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT3 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~5 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~6_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N26
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~12 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~12_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT6  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT6  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~11 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~13  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT6  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT6 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~11 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT6  & (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT6  & !\zcr|Mult0_rtl_3|auto_generated|op_1~11 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT6 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~11 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~12_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N0
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~18 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~18_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT9  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT9  & (\zcr|Mult0_rtl_3|auto_generated|op_1~17  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT9  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~17 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT9  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT9  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~17 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT9  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~17 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~19  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT9  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT9  & !\zcr|Mult0_rtl_3|auto_generated|op_1~17 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT9 
//  & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~17 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT9 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~17 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~18_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N2
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~20 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~20_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT10  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT10  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~19 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~21  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT10  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT10 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~19 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT10  & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT10  & !\zcr|Mult0_rtl_3|auto_generated|op_1~19 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~19 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~20_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N8
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~26 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~26_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT13  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT13  & (\zcr|Mult0_rtl_3|auto_generated|op_1~25  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT13  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~25 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT13  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT13  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~25 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT13  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~25 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~27  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT13  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT13  & !\zcr|Mult0_rtl_3|auto_generated|op_1~25 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT13  & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~25 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT13 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT13 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~25 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~26_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N10
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~28 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~28_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT14  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT14  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~27 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~29  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT14  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT14 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~27 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT14  & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT14  & !\zcr|Mult0_rtl_3|auto_generated|op_1~27 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~27 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~28_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N12
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~30 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~30_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT15  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT15  & (\zcr|Mult0_rtl_3|auto_generated|op_1~29  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT15  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~29 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT15  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT15  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~29 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT15  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~29 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~31  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT15  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT15  & !\zcr|Mult0_rtl_3|auto_generated|op_1~29 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT15  & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~29 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT15 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~29 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~30_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~32 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~32_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT16  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT16  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~31 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~33  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT16  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT16 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~31 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT16  & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT16  & !\zcr|Mult0_rtl_3|auto_generated|op_1~31 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~31 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~32_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~34 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~34_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT17  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT17  & (\zcr|Mult0_rtl_3|auto_generated|op_1~33  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT17  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~33 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT17  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT17  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~33 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT17  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~33 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~35  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT17  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT17  & !\zcr|Mult0_rtl_3|auto_generated|op_1~33 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT17  & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~33 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT17 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~33 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~34_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N26
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~44 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~44_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_3~8_combout  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT22  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~43 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~45  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~8_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT22 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~43 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~8_combout  
// & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT22  & !\zcr|Mult0_rtl_3|auto_generated|op_1~43 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~8_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~43 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~44_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N0
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~50 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~50_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~14_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT25  & (\zcr|Mult0_rtl_3|auto_generated|op_1~49  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT25  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~49 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~14_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT25  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~49 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT25  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~49 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~51  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~14_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT25  & !\zcr|Mult0_rtl_3|auto_generated|op_1~49 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~14_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~49 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT25 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~14_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~49 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~50_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N2
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~52 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~52_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT26  $ (\zcr|Mult0_rtl_3|auto_generated|op_3~16_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~51 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~53  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT26  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~16_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~51 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT26  & (\zcr|Mult0_rtl_3|auto_generated|op_3~16_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~51 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT26 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~51 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~52_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~52 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N8
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~58 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~58_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~22_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT29  & (\zcr|Mult0_rtl_3|auto_generated|op_1~57  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT29  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~57 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~22_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT29  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~57 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT29  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~57 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~59  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~22_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT29  & !\zcr|Mult0_rtl_3|auto_generated|op_1~57 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~22_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~57 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT29 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~22_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~57 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~58_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~59 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~58 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N10
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~60 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~60_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_3~24_combout  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT30  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~59 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~61  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~24_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT30 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~59 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~24_combout 
//  & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT30  & !\zcr|Mult0_rtl_3|auto_generated|op_1~59 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~24_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~59 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~60_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~61 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~60 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N12
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~62 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~62_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~26_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT31  & (\zcr|Mult0_rtl_3|auto_generated|op_1~61  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT31  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~61 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~26_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT31  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~61 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT31  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~61 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~63  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~26_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT31  & !\zcr|Mult0_rtl_3|auto_generated|op_1~61 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~26_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~61 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT31 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~26_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~61 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~62_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~63 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~62 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~64 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~64_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT32  $ (\zcr|Mult0_rtl_3|auto_generated|op_3~28_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~63 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~65  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT32  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~28_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~63 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT32  & (\zcr|Mult0_rtl_3|auto_generated|op_3~28_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~63 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT32 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~63 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~64_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~65 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~64 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y52_N2
cycloneive_mac_out \zcr|Mult0_rtl_3|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT35 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT34 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT33 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT32 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT31 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT30 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT29 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT28 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT27 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT26 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT25 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT24 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT23 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT22 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT21 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT20 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT19 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT18 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT17 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT16 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT15 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT12 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT11 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT10 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT8 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT7 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT5 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT3 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~DATAOUT1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out2 .dataa_width = 36;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~32 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~32_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_1~32_combout  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT34  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~31 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~33  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~32_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT34 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~31 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~32_combout 
//  & (\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT34  & !\zcr|Mult0_rtl_3|auto_generated|op_2~31 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~32_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~31 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~32_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~33 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~32 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~34 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~34_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_1~34_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT35  & (\zcr|Mult0_rtl_3|auto_generated|op_2~33  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT35  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~33 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~34_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT35  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~33 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT35  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~33 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~35  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~34_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT35  & !\zcr|Mult0_rtl_3|auto_generated|op_2~33 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~34_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~33 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT35 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~34_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~33 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~34_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~35 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~34 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N26
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~44 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~44_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_1~44_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_4~8_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~43 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~45  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~44_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~8_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~43 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~44_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~8_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~43 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~44_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~43 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~44_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~45 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~44 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N0
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~50 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~50_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_1~50_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~14_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~49  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~14_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~49 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~50_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~14_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~49 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~14_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~49 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~51  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~50_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~14_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~49 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~50_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~49 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~14_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~50_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~49 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~50_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~51 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~50 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N2
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~52 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~52_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_1~52_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_4~16_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~51 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~53  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~52_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~16_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~51 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~52_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~16_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~51 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~52_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~51 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~52_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~53 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~52 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N8
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~58 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~58_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_1~58_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~22_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~57  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~22_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~57 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~58_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~22_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~57 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~22_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~57 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~59  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~58_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~22_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~57 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~58_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~57 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~22_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~58_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~57 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~58_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~59 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~58 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N10
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~60 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~60_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_1~60_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_4~24_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~59 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~61  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~60_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~24_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~59 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~60_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~24_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~59 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~60_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~59 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~60_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~61 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~60 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N12
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~62 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~62_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_1~62_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~26_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~61  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~26_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~61 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~62_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~26_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~61 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~26_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~61 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~63  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~62_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~26_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~61 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~62_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~61 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~26_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~62_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~61 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~62_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~63 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~62 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~64 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~64_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_1~64_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_4~28_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~63 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~65  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~64_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~28_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~63 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~64_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~28_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~63 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~64_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~63 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~64_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~65 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~64 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N16
cycloneive_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~34_combout  & (!\Add5~4 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~34_combout  & ((\Add5~4 ) # (GND)))
// \Add5~6  = CARRY((!\Add5~4 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~34_combout ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~4 ),
	.combout(\Add5~5_combout ),
	.cout(\Add5~6 ));
// synopsys translate_off
defparam \Add5~5 .lut_mask = 16'h5A5F;
defparam \Add5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N18
cycloneive_lcell_comb \Add5~7 (
// Equation(s):
// \Add5~7_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~36_combout  & (\Add5~6  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~36_combout  & (!\Add5~6  & VCC))
// \Add5~8  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~36_combout  & !\Add5~6 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~6 ),
	.combout(\Add5~7_combout ),
	.cout(\Add5~8 ));
// synopsys translate_off
defparam \Add5~7 .lut_mask = 16'hC30C;
defparam \Add5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N0
cycloneive_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~50_combout  & (\Add5~20  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~50_combout  & (!\Add5~20 ))
// \Add5~22  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_2~50_combout  & !\Add5~20 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~50_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~20 ),
	.combout(\Add5~21_combout ),
	.cout(\Add5~22 ));
// synopsys translate_off
defparam \Add5~21 .lut_mask = 16'hA505;
defparam \Add5~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N10
cycloneive_lcell_comb \Add5~31 (
// Equation(s):
// \Add5~31_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~60_combout  & ((GND) # (!\Add5~30 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~60_combout  & (\Add5~30  $ (GND)))
// \Add5~32  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~60_combout ) # (!\Add5~30 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~60_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~30 ),
	.combout(\Add5~31_combout ),
	.cout(\Add5~32 ));
// synopsys translate_off
defparam \Add5~31 .lut_mask = 16'h5AAF;
defparam \Add5~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N20
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (y_cursor[4] & ((\Mult1_rtl_2|mult_core|romout[0][5]~5_combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~17  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[0][5]~5_combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~17 )))) # (!y_cursor[4] & ((\Mult1_rtl_2|mult_core|romout[0][5]~5_combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~17 )) 
// # (!\Mult1_rtl_2|mult_core|romout[0][5]~5_combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((y_cursor[4] & (!\Mult1_rtl_2|mult_core|romout[0][5]~5_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!y_cursor[4] & 
// ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\Mult1_rtl_2|mult_core|romout[0][5]~5_combout ))))

	.dataa(y_cursor[4]),
	.datab(\Mult1_rtl_2|mult_core|romout[0][5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N24
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  = (y_cursor[8] & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  & 
// VCC)) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )))) # (!y_cursor[8] & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  
// & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19  = CARRY((y_cursor[8] & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # 
// (!y_cursor[8] & ((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ))))

	.dataa(y_cursor[8]),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~30 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~30_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT15  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT15  & (\zcr|Mult0_rtl_3|auto_generated|op_3~29  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT15  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~29 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT15  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT15  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~29 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT15  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~29 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_3~31  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT15  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT15  & !\zcr|Mult0_rtl_3|auto_generated|op_3~29 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT15  & ((!\zcr|Mult0_rtl_3|auto_generated|op_3~29 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT15 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT15 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~29 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~30_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~31 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~30 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~66 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~66_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~30_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT33  & (\zcr|Mult0_rtl_3|auto_generated|op_1~65  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT33  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~65 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~30_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT33  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~65 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT33  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~65 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~67  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~30_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT33  & !\zcr|Mult0_rtl_3|auto_generated|op_1~65 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~30_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~65 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT33 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~30_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~65 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~66_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~67 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~66 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~66 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~66_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_1~66_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~30_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~65  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~30_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~65 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~66_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~30_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~65 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~30_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~65 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~67  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~66_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~30_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~65 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~66_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~65 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~30_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~66_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~65 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~66_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~67 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~66 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N30
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  = ((\Mult1_rtl_2|mult_core|romout[0][19]~11_combout  $ (\Mult1_rtl_2|mult_core|romout[1][22]~10_combout  $ (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~27 )))) # (GND)
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~29  = CARRY((\Mult1_rtl_2|mult_core|romout[0][19]~11_combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~27 ) # (!\Mult1_rtl_2|mult_core|romout[1][22]~10_combout ))) # 
// (!\Mult1_rtl_2|mult_core|romout[0][19]~11_combout  & (!\Mult1_rtl_2|mult_core|romout[1][22]~10_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~27 )))

	.dataa(\Mult1_rtl_2|mult_core|romout[0][19]~11_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[1][22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~27 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h962B;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~32 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~32_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT16  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT34  $ (!\zcr|Mult0_rtl_3|auto_generated|op_4~31 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_4~33  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT16  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT34 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~31 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT16  & (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT34  & !\zcr|Mult0_rtl_3|auto_generated|op_4~31 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT16 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~31 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~32_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~33 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~32 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~32 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~32_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT16  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT16  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~31 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_3~33  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT16  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT16 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~31 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT16  & (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT16  & !\zcr|Mult0_rtl_3|auto_generated|op_3~31 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT16 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~31 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~32_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~33 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~32 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N0
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  = (\Mult1_rtl_2|mult_core|romout[0][20]~combout  & ((\Mult1_rtl_2|mult_core|romout[1][16]~combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~29  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[1][16]~combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~29 )))) # (!\Mult1_rtl_2|mult_core|romout[0][20]~combout  & ((\Mult1_rtl_2|mult_core|romout[1][16]~combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~29 )) # (!\Mult1_rtl_2|mult_core|romout[1][16]~combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~29 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~31  = CARRY((\Mult1_rtl_2|mult_core|romout[0][20]~combout  & (!\Mult1_rtl_2|mult_core|romout[1][16]~combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~29 )) # 
// (!\Mult1_rtl_2|mult_core|romout[0][20]~combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~29 ) # (!\Mult1_rtl_2|mult_core|romout[1][16]~combout ))))

	.dataa(\Mult1_rtl_2|mult_core|romout[0][20]~combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[1][16]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~29 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~34 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~34_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT35  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT17  & (\zcr|Mult0_rtl_3|auto_generated|op_4~33  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT17  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~33 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT35  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT17  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~33 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT17  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~33 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_4~35  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT35  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT17  & !\zcr|Mult0_rtl_3|auto_generated|op_4~33 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT35  & ((!\zcr|Mult0_rtl_3|auto_generated|op_4~33 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT17 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT35 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~33 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~34_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~35 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~34 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~34 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~34_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT17  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT17  & (\zcr|Mult0_rtl_3|auto_generated|op_3~33  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT17  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~33 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT17  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT17  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~33 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT17  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~33 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_3~35  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT17  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT17  & !\zcr|Mult0_rtl_3|auto_generated|op_3~33 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT17  & ((!\zcr|Mult0_rtl_3|auto_generated|op_3~33 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT17 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT17 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~33 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~34_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~35 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~34 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N2
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  = ((\Mult1_rtl_2|mult_core|romout[1][17]~12_combout  $ (\Mult1_rtl_2|mult_core|romout[0][21]~13_combout  $ (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~31 )))) # (GND)
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~33  = CARRY((\Mult1_rtl_2|mult_core|romout[1][17]~12_combout  & ((\Mult1_rtl_2|mult_core|romout[0][21]~13_combout ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~31 ))) # 
// (!\Mult1_rtl_2|mult_core|romout[1][17]~12_combout  & (\Mult1_rtl_2|mult_core|romout[0][21]~13_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~31 )))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][17]~12_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[0][21]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~31 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N30
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23  $ (GND))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23  & VCC))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ))

	.dataa(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .lut_mask = 16'hA50A;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N20
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~36 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~36_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT18  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT18  $ (!\zcr|Mult0_rtl_3|auto_generated|op_4~35 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_4~37  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT18  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT18  & !\zcr|Mult0_rtl_3|auto_generated|op_4~35 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT18  & ((!\zcr|Mult0_rtl_3|auto_generated|op_4~35 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT18 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT18 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~35 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~36_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~37 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~36 .lut_mask = 16'h6917;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y49_N2
cycloneive_mac_out \zcr|Mult0_rtl_3|auto_generated|mac_out16 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT18 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT17 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT16 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT15 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT12 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT11 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT10 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT8 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT7 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT5 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT3 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~DATAOUT1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~dataout ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~16 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~15 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult15~14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~12 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~11 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~10 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult15~9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~8 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~7 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~5 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult15~4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~3 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult15~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_out16_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out16 .dataa_width = 36;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out16 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y50_N2
cycloneive_mac_out \zcr|Mult0_rtl_3|auto_generated|mac_out12 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT18 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT17 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT16 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT15 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT12 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT11 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT10 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT8 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT7 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT5 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT3 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~DATAOUT1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~dataout ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~16 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~15 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult11~14 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~13 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~12 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~11 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~10 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult11~9 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~8 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~7 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~6 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~5 ,
\zcr|Mult0_rtl_3|auto_generated|mac_mult11~4 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~3 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~2 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~1 ,\zcr|Mult0_rtl_3|auto_generated|mac_mult11~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_out12_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out12 .dataa_width = 36;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_out12 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N4
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  = (\Mult1_rtl_2|mult_core|romout[1][18]~combout  & ((\Mult1_rtl_2|mult_core|romout[0][22]~combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~33  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[0][22]~combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~33 )))) # (!\Mult1_rtl_2|mult_core|romout[1][18]~combout  & ((\Mult1_rtl_2|mult_core|romout[0][22]~combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~33 )) # (!\Mult1_rtl_2|mult_core|romout[0][22]~combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~33 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~35  = CARRY((\Mult1_rtl_2|mult_core|romout[1][18]~combout  & (!\Mult1_rtl_2|mult_core|romout[0][22]~combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~33 )) # 
// (!\Mult1_rtl_2|mult_core|romout[1][18]~combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~33 ) # (!\Mult1_rtl_2|mult_core|romout[0][22]~combout ))))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][18]~combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[0][22]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~33 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N22
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~38 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~38_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT19  & (\zcr|Mult0_rtl_3|auto_generated|op_4~37  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT19  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~37 ))
// \zcr|Mult0_rtl_3|auto_generated|op_4~39  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT19  & !\zcr|Mult0_rtl_3|auto_generated|op_4~37 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~37 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~38_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~39 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~38 .lut_mask = 16'hA505;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N22
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~38 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~38_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT1  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~37 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT1  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~37 ) # 
// (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_3~39  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_3~37 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT1 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~37 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~38_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~39 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~38 .lut_mask = 16'h3C3F;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~36_combout  = ((\Mult1_rtl_2|mult_core|romout[1][19]~combout  $ (\Mult1_rtl_2|mult_core|romout[0][16]~2_combout  $ (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~35 )))) # (GND)
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~37  = CARRY((\Mult1_rtl_2|mult_core|romout[1][19]~combout  & ((\Mult1_rtl_2|mult_core|romout[0][16]~2_combout ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~35 ))) # 
// (!\Mult1_rtl_2|mult_core|romout[1][19]~combout  & (\Mult1_rtl_2|mult_core|romout[0][16]~2_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~35 )))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][19]~combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[0][16]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~35 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N24
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~40 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~40_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT2  & (\zcr|Mult0_rtl_3|auto_generated|op_3~39  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT2  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~39  & VCC))
// \zcr|Mult0_rtl_3|auto_generated|op_3~41  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT2  & !\zcr|Mult0_rtl_3|auto_generated|op_3~39 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT2 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~39 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~40_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~41 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~40 .lut_mask = 16'hA50A;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N26
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~76 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~76_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_3~40_combout  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT2  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~75 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~77  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~40_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT2 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~75 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~40_combout 
//  & (\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT2  & !\zcr|Mult0_rtl_3|auto_generated|op_1~75 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~40_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~75 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~76_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~77 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~76 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N26
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~76 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~76_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_1~76_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_4~40_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~75 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~77  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~76_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~40_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~75 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~76_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~40_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~75 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~76_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~75 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~76_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~77 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~76 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N26
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~42 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~42_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT21  & (\zcr|Mult0_rtl_3|auto_generated|op_4~41  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT21  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~41 ))
// \zcr|Mult0_rtl_3|auto_generated|op_4~43  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT21  & !\zcr|Mult0_rtl_3|auto_generated|op_4~41 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~41 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~42_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~43 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~42 .lut_mask = 16'hA505;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N26
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~42 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~42_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT3  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~41 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT3  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~41 ) # 
// (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_3~43  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_3~41 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT3 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT3 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~41 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~42_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~43 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~42 .lut_mask = 16'h5A5F;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N28
cycloneive_lcell_comb \Add5~56 (
// Equation(s):
// \Add5~56_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~78_combout  & (\Add5~54  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~78_combout  & (!\Add5~54 ))
// \Add5~57  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_2~78_combout  & !\Add5~54 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~54 ),
	.combout(\Add5~56_combout ),
	.cout(\Add5~57 ));
// synopsys translate_off
defparam \Add5~56 .lut_mask = 16'hC303;
defparam \Add5~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~40 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~40_combout  = ((\Mult1_rtl_2|mult_core|romout[1][21]~combout  $ (\Mult1_rtl_2|mult_core|romout[0][25]~15_combout  $ (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~39 )))) # (GND)
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~41  = CARRY((\Mult1_rtl_2|mult_core|romout[1][21]~combout  & ((\Mult1_rtl_2|mult_core|romout[0][25]~15_combout ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~39 ))) # 
// (!\Mult1_rtl_2|mult_core|romout[1][21]~combout  & (\Mult1_rtl_2|mult_core|romout[0][25]~15_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~39 )))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][21]~combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[0][25]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~39 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~40_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N28
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~44 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~44_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT22  & ((GND) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~43 ))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT22  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~43  $ (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_4~45  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT22 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~43 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~43 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~44_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~45 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~44 .lut_mask = 16'h3CCF;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N12
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42_combout  = (\Mult1_rtl_2|mult_core|romout[0][26]~16_combout  & ((\Mult1_rtl_2|mult_core|romout[1][22]~combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~41  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[1][22]~combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~41 )))) # (!\Mult1_rtl_2|mult_core|romout[0][26]~16_combout  & ((\Mult1_rtl_2|mult_core|romout[1][22]~combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~41 )) # (!\Mult1_rtl_2|mult_core|romout[1][22]~combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~41 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~43  = CARRY((\Mult1_rtl_2|mult_core|romout[0][26]~16_combout  & (!\Mult1_rtl_2|mult_core|romout[1][22]~combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~41 )) # 
// (!\Mult1_rtl_2|mult_core|romout[0][26]~16_combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~41 ) # (!\Mult1_rtl_2|mult_core|romout[1][22]~combout ))))

	.dataa(\Mult1_rtl_2|mult_core|romout[0][26]~16_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[1][22]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~41 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N8
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42_combout  & ((y_cursor[8] & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33  & 
// VCC)) # (!y_cursor[8] & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 )))) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42_combout  & ((y_cursor[8] & 
// (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 )) # (!y_cursor[8] & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42_combout  & (!y_cursor[8] & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 )) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42_combout  & ((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 ) # (!y_cursor[8]))))

	.dataa(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~42_combout ),
	.datab(y_cursor[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N30
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~46 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~46_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT5  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~45 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT5  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~45 ) # 
// (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_3~47  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_3~45 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT5 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~45 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~46_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~47 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~46 .lut_mask = 16'h5A5F;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N0
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~82 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~82_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~46_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT5  & (\zcr|Mult0_rtl_3|auto_generated|op_1~81  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT5  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~81 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~46_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT5  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~81 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT5  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~81 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~83  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~46_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT5  & !\zcr|Mult0_rtl_3|auto_generated|op_1~81 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~46_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~81 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT5 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~46_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~81 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~82_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~83 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~82 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N0
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~82 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~82_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_1~82_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~46_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~81  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~46_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~81 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~82_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~46_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~81 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~46_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~81 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~83  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~82_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~46_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~81 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~82_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~81 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~46_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~82_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~81 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~82_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~83 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~82 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N0
cycloneive_lcell_comb \Add5~62 (
// Equation(s):
// \Add5~62_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~82_combout  & (\Add5~60  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~82_combout  & (!\Add5~60 ))
// \Add5~63  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_2~82_combout  & !\Add5~60 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~82_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~60 ),
	.combout(\Add5~62_combout ),
	.cout(\Add5~63 ));
// synopsys translate_off
defparam \Add5~62 .lut_mask = 16'hA505;
defparam \Add5~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N10
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~44_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35  $ (GND))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~44_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35  & VCC))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~44_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N0
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~48 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~48_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT6  & (\zcr|Mult0_rtl_3|auto_generated|op_3~47  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT6  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~47  & VCC))
// \zcr|Mult0_rtl_3|auto_generated|op_3~49  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT6  & !\zcr|Mult0_rtl_3|auto_generated|op_3~47 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT6 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~47 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~48_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~49 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~48 .lut_mask = 16'hA50A;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N2
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~84 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~84_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_3~48_combout  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT6  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~83 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~85  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~48_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT6 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~83 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~48_combout 
//  & (\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT6  & !\zcr|Mult0_rtl_3|auto_generated|op_1~83 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~48_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~83 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~84_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~85 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~84 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N2
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~84 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~84_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_1~84_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_4~48_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~83 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~85  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~84_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~48_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~83 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~84_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~48_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~83 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~84_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~83 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~84_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~85 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~84 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N2
cycloneive_lcell_comb \Add5~65 (
// Equation(s):
// \Add5~65_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~84_combout  & (\Add5~63  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~84_combout  & (!\Add5~63  & VCC))
// \Add5~66  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~84_combout  & !\Add5~63 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~84_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~63 ),
	.combout(\Add5~65_combout ),
	.cout(\Add5~66 ));
// synopsys translate_off
defparam \Add5~65 .lut_mask = 16'hA50A;
defparam \Add5~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N12
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~46_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 )) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~46_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39  = CARRY((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~46_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .lut_mask = 16'h3C3F;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N2
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~50 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~50_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT25  & (\zcr|Mult0_rtl_3|auto_generated|op_4~49  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT25  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~49 ))
// \zcr|Mult0_rtl_3|auto_generated|op_4~51  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT25  & !\zcr|Mult0_rtl_3|auto_generated|op_4~49 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT25 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~49 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~50_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~51 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~50 .lut_mask = 16'hA505;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N14
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~48_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39  $ (GND))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~48_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39  & VCC))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~48_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N4
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~52 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~52_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT26  & ((GND) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~51 ))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT26  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~51  $ (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_4~53  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT26 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~51 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT26 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~51 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~52_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~53 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~52 .lut_mask = 16'h5AAF;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N6
cycloneive_lcell_comb \Add5~71 (
// Equation(s):
// \Add5~71_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~88_combout  & ((GND) # (!\Add5~69 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~88_combout  & (\Add5~69  $ (GND)))
// \Add5~72  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~88_combout ) # (!\Add5~69 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~69 ),
	.combout(\Add5~71_combout ),
	.cout(\Add5~72 ));
// synopsys translate_off
defparam \Add5~71 .lut_mask = 16'h3CCF;
defparam \Add5~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  = (\Mult1_rtl_2|mult_core|_~0_combout  & ((\Mult1_rtl_2|mult_core|romout[1][26]~21_combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~49  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[1][26]~21_combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~49 )))) # (!\Mult1_rtl_2|mult_core|_~0_combout  & ((\Mult1_rtl_2|mult_core|romout[1][26]~21_combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~49 )) # (!\Mult1_rtl_2|mult_core|romout[1][26]~21_combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~49 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~51  = CARRY((\Mult1_rtl_2|mult_core|_~0_combout  & (!\Mult1_rtl_2|mult_core|romout[1][26]~21_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~49 )) # 
// (!\Mult1_rtl_2|mult_core|_~0_combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~49 ) # (!\Mult1_rtl_2|mult_core|romout[1][26]~21_combout ))))

	.dataa(\Mult1_rtl_2|mult_core|_~0_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[1][26]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~49 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N6
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~54 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~54_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT9  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~53 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT9  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~53 ) # 
// (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_3~55  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_3~53 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT9 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~53 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~54_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~55 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~54 .lut_mask = 16'h3C3F;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N8
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~90 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~90_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~54_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT9  & (\zcr|Mult0_rtl_3|auto_generated|op_1~89  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT9  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~89 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~54_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT9  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~89 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT9  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~89 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~91  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~54_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT9  & !\zcr|Mult0_rtl_3|auto_generated|op_1~89 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~54_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~89 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT9 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~54_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~89 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~90_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~91 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~90 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N8
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~90 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~90_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_1~90_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~54_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~89  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~54_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~89 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~90_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~54_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~89 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~54_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~89 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~91  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~90_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~54_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~89 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~90_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~89 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~54_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~90_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~89 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~90_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~91 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~90 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N18
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~52_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43  $ (GND))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~52_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43  & VCC))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~52_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N8
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~56 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~56_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT10  & (\zcr|Mult0_rtl_3|auto_generated|op_3~55  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT10  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~55  & VCC))
// \zcr|Mult0_rtl_3|auto_generated|op_3~57  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT10  & !\zcr|Mult0_rtl_3|auto_generated|op_3~55 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~55 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~56_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~57 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~56 .lut_mask = 16'hC30C;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N10
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~92 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~92_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_3~56_combout  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT10  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~91 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~93  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~56_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT10 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~91 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~56_combout  & (\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT10  & !\zcr|Mult0_rtl_3|auto_generated|op_1~91 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~56_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~91 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~92_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~93 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~92 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N10
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~92 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~92_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_1~92_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_4~56_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~91 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~93  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~92_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~56_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~91 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~92_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~56_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~91 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~92_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~91 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~92_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~93 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~92 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N10
cycloneive_lcell_comb \Add5~77 (
// Equation(s):
// \Add5~77_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~92_combout  & (\Add5~75  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~92_combout  & (!\Add5~75  & VCC))
// \Add5~78  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~92_combout  & !\Add5~75 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~92_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~75 ),
	.combout(\Add5~77_combout ),
	.cout(\Add5~78 ));
// synopsys translate_off
defparam \Add5~77 .lut_mask = 16'hA50A;
defparam \Add5~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~54 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~54_combout  = (\Mult1_rtl_2|mult_core|romout[1][28]~23_combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~53 )) # (!\Mult1_rtl_2|mult_core|romout[1][28]~23_combout  & 
// ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~53 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~55  = CARRY((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~53 ) # (!\Mult1_rtl_2|mult_core|romout[1][28]~23_combout ))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][28]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~53 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~54_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~54 .lut_mask = 16'h5A5F;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N20
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~54_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 )) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~54_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47  = CARRY((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~54_combout ))

	.dataa(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .lut_mask = 16'h5A5F;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N12
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~94 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~94_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~58_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_1~93  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~58_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~93 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~58_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~93 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~58_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~93 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~95  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT11  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~58_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~93 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT11  & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~93 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~58_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT11 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~93 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~94_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~95 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~94 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N12
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~94 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~94_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_1~94_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~58_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~93  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~58_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~93 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~94_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~58_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~93 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~58_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~93 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~95  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~94_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~58_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~93 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~94_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~93 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~58_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~94_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~93 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~94_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~95 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~94 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~96 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~96_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT12  $ (\zcr|Mult0_rtl_3|auto_generated|op_3~60_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~95 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~97  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT12  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~60_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~95 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT12  & (\zcr|Mult0_rtl_3|auto_generated|op_3~60_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~95 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT12 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~95 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~96_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~97 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~96 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~96 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~96_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_1~96_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_4~60_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~95 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~97  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~96_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~60_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~95 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~96_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~60_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~95 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~96_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~95 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~96_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~97 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~96 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N24
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout  = (y_cursor[8] & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49  & 
// VCC)) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 )))) # (!y_cursor[8] & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58_combout  
// & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 )) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~51  = CARRY((y_cursor[8] & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 )) # 
// (!y_cursor[8] & ((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58_combout ))))

	.dataa(y_cursor[8]),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~62 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~62_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT31  & (\zcr|Mult0_rtl_3|auto_generated|op_4~61  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT31  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~61 ))
// \zcr|Mult0_rtl_3|auto_generated|op_4~63  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT31  & !\zcr|Mult0_rtl_3|auto_generated|op_4~61 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~61 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~62_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~63 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~62 .lut_mask = 16'hC303;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~98 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~98_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT13  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~62_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_1~97  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~62_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~97 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT13  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~62_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~97 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~62_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~97 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~99  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT13  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~62_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~97 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT13  & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~97 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~62_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT13 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~97 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~98_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~99 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~98 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~98 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~98_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_1~98_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~62_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~97  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~62_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~97 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~98_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~62_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~97 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~62_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~97 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~99  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~98_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~62_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~97 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~98_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~97 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~62_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~98_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_4~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~97 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~98_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~99 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~98 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N26
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~52 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~52_combout  = !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~51 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~51 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~52 .lut_mask = 16'h0F0F;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~64 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~64_combout  = \zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT32  $ (\zcr|Mult0_rtl_3|auto_generated|op_4~63 )

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT32 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~63 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~64_combout ),
	.cout());
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~64 .lut_mask = 16'h3C3C;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N12
cycloneive_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_2~30_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~30_combout  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~30_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~30_combout  $ (VCC)))
// \Add3~2  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|op_2~30_combout  & \zrs|Mult0_rtl_1|auto_generated|op_2~30_combout ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~30_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~1_combout ),
	.cout(\Add3~2 ));
// synopsys translate_off
defparam \Add3~1 .lut_mask = 16'h9944;
defparam \Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N20
cycloneive_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_2~38_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_2~38_combout  $ (\Add3~8 )))) # (GND)
// \Add3~10  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~38_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~38_combout  & !\Add3~8 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~38_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~38_combout ) # (!\Add3~8 
// ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~38_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~8 ),
	.combout(\Add3~9_combout ),
	.cout(\Add3~10 ));
// synopsys translate_off
defparam \Add3~9 .lut_mask = 16'h964D;
defparam \Add3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N22
cycloneive_lcell_comb \Add3~11 (
// Equation(s):
// \Add3~11_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_2~40_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout  & (!\Add3~10 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout  & (\Add3~10  & VCC)))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~40_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout  & ((\Add3~10 ) # (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout  & (!\Add3~10 ))))
// \Add3~12  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~40_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout  & !\Add3~10 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~40_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout ) # (!\Add3~10 
// ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~40_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~10 ),
	.combout(\Add3~11_combout ),
	.cout(\Add3~12 ));
// synopsys translate_off
defparam \Add3~11 .lut_mask = 16'h694D;
defparam \Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N26
cycloneive_lcell_comb \Add3~15 (
// Equation(s):
// \Add3~15_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_2~44_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout  & (!\Add3~14 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout  & (\Add3~14  & VCC)))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~44_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout  & ((\Add3~14 ) # (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout  & (!\Add3~14 ))))
// \Add3~16  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~44_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout  & !\Add3~14 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~44_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout ) # (!\Add3~14 
// ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~44_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~14 ),
	.combout(\Add3~15_combout ),
	.cout(\Add3~16 ));
// synopsys translate_off
defparam \Add3~15 .lut_mask = 16'h694D;
defparam \Add3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N30
cycloneive_lcell_comb \Add3~19 (
// Equation(s):
// \Add3~19_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_2~48_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout  & (!\Add3~18 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout  & ((\Add3~18 ) # (GND))))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~48_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout  & (\Add3~18  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout  & (!\Add3~18 ))))
// \Add3~20  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~48_combout  & ((!\Add3~18 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~48_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout  & 
// !\Add3~18 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~48_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~18 ),
	.combout(\Add3~19_combout ),
	.cout(\Add3~20 ));
// synopsys translate_off
defparam \Add3~19 .lut_mask = 16'h692B;
defparam \Add3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N4
cycloneive_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~54_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~54_combout  $ (\Add3~24 )))) # (GND)
// \Add3~26  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~54_combout  & ((!\Add3~24 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~54_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~54_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~54_combout  & 
// !\Add3~24 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~54_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~24 ),
	.combout(\Add3~25_combout ),
	.cout(\Add3~26 ));
// synopsys translate_off
defparam \Add3~25 .lut_mask = 16'h962B;
defparam \Add3~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N6
cycloneive_lcell_comb \Add3~27 (
// Equation(s):
// \Add3~27_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_2~56_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout  & (!\Add3~26 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout  & (\Add3~26  & VCC)))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~56_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout  & ((\Add3~26 ) # (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout  & (!\Add3~26 ))))
// \Add3~28  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~56_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout  & !\Add3~26 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~56_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout ) # (!\Add3~26 
// ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~56_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~26 ),
	.combout(\Add3~27_combout ),
	.cout(\Add3~28 ));
// synopsys translate_off
defparam \Add3~27 .lut_mask = 16'h694D;
defparam \Add3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N12
cycloneive_lcell_comb \Add4~31 (
// Equation(s):
// \Add4~31_combout  = (\Add3~37_combout  & (\Add4~30  & VCC)) # (!\Add3~37_combout  & (!\Add4~30 ))
// \Add4~32  = CARRY((!\Add3~37_combout  & !\Add4~30 ))

	.dataa(gnd),
	.datab(\Add3~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~30 ),
	.combout(\Add4~31_combout ),
	.cout(\Add4~32 ));
// synopsys translate_off
defparam \Add4~31 .lut_mask = 16'hC303;
defparam \Add4~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (x_cursor[4] & (\Mult0_rtl_4|mult_core|romout[0][6]~14_combout  $ (VCC))) # (!x_cursor[4] & (\Mult0_rtl_4|mult_core|romout[0][6]~14_combout  & VCC))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((x_cursor[4] & \Mult0_rtl_4|mult_core|romout[0][6]~14_combout ))

	.dataa(x_cursor[4]),
	.datab(\Mult0_rtl_4|mult_core|romout[0][6]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\Mult0_rtl_4|mult_core|romout[0][8]~combout  $ (x_cursor[6] $ (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\Mult0_rtl_4|mult_core|romout[0][8]~combout  & ((x_cursor[6]) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # (!\Mult0_rtl_4|mult_core|romout[0][8]~combout  & 
// (x_cursor[6] & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][8]~combout ),
	.datab(x_cursor[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\Mult0_rtl_4|mult_core|romout[1][5]~12_combout  & ((\Mult0_rtl_4|mult_core|romout[0][12]~13_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\Mult0_rtl_4|mult_core|romout[0][12]~13_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)))) # (!\Mult0_rtl_4|mult_core|romout[1][5]~12_combout  & ((\Mult0_rtl_4|mult_core|romout[0][12]~13_combout  & 
// ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND))) # (!\Mult0_rtl_4|mult_core|romout[0][12]~13_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~5 ))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\Mult0_rtl_4|mult_core|romout[1][5]~12_combout  & (\Mult0_rtl_4|mult_core|romout[0][12]~13_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\Mult0_rtl_4|mult_core|romout[1][5]~12_combout  & ((\Mult0_rtl_4|mult_core|romout[0][12]~13_combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~5 ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][5]~12_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[0][12]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h694D;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = ((\Mult0_rtl_4|mult_core|romout[0][14]~combout  $ (\Mult0_rtl_4|mult_core|romout[1][10]~7_combout  $ (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\Mult0_rtl_4|mult_core|romout[0][14]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][10]~7_combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~15 ))) # 
// (!\Mult0_rtl_4|mult_core|romout[0][14]~combout  & (\Mult0_rtl_4|mult_core|romout[1][10]~7_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~15 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][14]~combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][10]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = ((\Mult0_rtl_4|mult_core|romout[0][16]~4_combout  $ (\Mult0_rtl_4|mult_core|romout[1][12]~combout  $ (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~19 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~21  = CARRY((\Mult0_rtl_4|mult_core|romout[0][16]~4_combout  & ((\Mult0_rtl_4|mult_core|romout[1][12]~combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~19 ))) # 
// (!\Mult0_rtl_4|mult_core|romout[0][16]~4_combout  & (\Mult0_rtl_4|mult_core|romout[1][12]~combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~19 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][16]~4_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][12]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  = (\Mult0_rtl_4|mult_core|romout[0][17]~3_combout  & ((\Mult0_rtl_4|mult_core|romout[1][13]~2_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~21  & VCC)) # 
// (!\Mult0_rtl_4|mult_core|romout[1][13]~2_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~21 )))) # (!\Mult0_rtl_4|mult_core|romout[0][17]~3_combout  & ((\Mult0_rtl_4|mult_core|romout[1][13]~2_combout  & 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~21 )) # (!\Mult0_rtl_4|mult_core|romout[1][13]~2_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~21 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~23  = CARRY((\Mult0_rtl_4|mult_core|romout[0][17]~3_combout  & (!\Mult0_rtl_4|mult_core|romout[1][13]~2_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~21 )) # 
// (!\Mult0_rtl_4|mult_core|romout[0][17]~3_combout  & ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~21 ) # (!\Mult0_rtl_4|mult_core|romout[1][13]~2_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][17]~3_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~21 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  $ (GND))) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  & VCC))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))

	.dataa(gnd),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'hC30C;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N16
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\Mult0_rtl_4|mult_core|_~2_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & 
// (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & VCC)) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )))) # 
// (!\Mult0_rtl_4|mult_core|_~2_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((\Mult0_rtl_4|mult_core|_~2_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # (!\Mult0_rtl_4|mult_core|_~2_combout  & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|_~2_combout ),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  $ (\Mult0_rtl_4|mult_core|_~3_combout  $ 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  = CARRY((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((\Mult0_rtl_4|mult_core|_~3_combout ) # 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ))) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (\Mult0_rtl_4|mult_core|_~3_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))

	.dataa(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datab(\Mult0_rtl_4|mult_core|_~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N14
cycloneive_lcell_comb \Add4~34 (
// Equation(s):
// \Add4~34_combout  = (\Add3~39_combout  & (\Add4~32  $ (GND))) # (!\Add3~39_combout  & (!\Add4~32  & VCC))
// \Add4~35  = CARRY((\Add3~39_combout  & !\Add4~32 ))

	.dataa(gnd),
	.datab(\Add3~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~32 ),
	.combout(\Add4~34_combout ),
	.cout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~34 .lut_mask = 16'hC30C;
defparam \Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  = (\Mult0_rtl_4|mult_core|romout[0][19]~18_combout  & ((\Mult0_rtl_4|mult_core|romout[1][15]~17_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~25  & VCC)) # 
// (!\Mult0_rtl_4|mult_core|romout[1][15]~17_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~25 )))) # (!\Mult0_rtl_4|mult_core|romout[0][19]~18_combout  & ((\Mult0_rtl_4|mult_core|romout[1][15]~17_combout  & 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~25 )) # (!\Mult0_rtl_4|mult_core|romout[1][15]~17_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~25 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~27  = CARRY((\Mult0_rtl_4|mult_core|romout[0][19]~18_combout  & (!\Mult0_rtl_4|mult_core|romout[1][15]~17_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~25 )) # 
// (!\Mult0_rtl_4|mult_core|romout[0][19]~18_combout  & ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~25 ) # (!\Mult0_rtl_4|mult_core|romout[1][15]~17_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][19]~18_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~25 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N20
cycloneive_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~70_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~70_combout  $ (\Add3~40 )))) # (GND)
// \Add3~42  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~70_combout  & ((!\Add3~40 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~70_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~70_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~70_combout  & 
// !\Add3~40 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~70_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~40 ),
	.combout(\Add3~41_combout ),
	.cout(\Add3~42 ));
// synopsys translate_off
defparam \Add3~41 .lut_mask = 16'h962B;
defparam \Add3~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  = (\Mult0_rtl_4|mult_core|romout[0][21]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][17]~20_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~29  & VCC)) # 
// (!\Mult0_rtl_4|mult_core|romout[1][17]~20_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~29 )))) # (!\Mult0_rtl_4|mult_core|romout[0][21]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][17]~20_combout  & 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~29 )) # (!\Mult0_rtl_4|mult_core|romout[1][17]~20_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~29 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~31  = CARRY((\Mult0_rtl_4|mult_core|romout[0][21]~combout  & (!\Mult0_rtl_4|mult_core|romout[1][17]~20_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~29 )) # 
// (!\Mult0_rtl_4|mult_core|romout[0][21]~combout  & ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~29 ) # (!\Mult0_rtl_4|mult_core|romout[1][17]~20_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][21]~combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][17]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~29 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  = ((\Mult0_rtl_4|mult_core|romout[1][18]~21_combout  $ (\Mult0_rtl_4|mult_core|romout[0][22]~combout  $ (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~31 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~33  = CARRY((\Mult0_rtl_4|mult_core|romout[1][18]~21_combout  & ((\Mult0_rtl_4|mult_core|romout[0][22]~combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~31 ))) # 
// (!\Mult0_rtl_4|mult_core|romout[1][18]~21_combout  & (\Mult0_rtl_4|mult_core|romout[0][22]~combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~31 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][18]~21_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[0][22]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~31 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N26
cycloneive_lcell_comb \Add3~47 (
// Equation(s):
// \Add3~47_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_2~76_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout  & (!\Add3~46 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout  & (\Add3~46  & VCC)))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~76_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout  & ((\Add3~46 ) # (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout  & (!\Add3~46 ))))
// \Add3~48  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~76_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout  & !\Add3~46 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~76_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout ) # (!\Add3~46 
// ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~76_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~46 ),
	.combout(\Add3~47_combout ),
	.cout(\Add3~48 ));
// synopsys translate_off
defparam \Add3~47 .lut_mask = 16'h694D;
defparam \Add3~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N30
cycloneive_lcell_comb \Add3~51 (
// Equation(s):
// \Add3~51_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_2~80_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout  & (!\Add3~50 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout  & ((\Add3~50 ) # (GND))))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~80_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout  & (\Add3~50  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout  & (!\Add3~50 ))))
// \Add3~52  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~80_combout  & ((!\Add3~50 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~80_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout  & 
// !\Add3~50 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~80_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~50 ),
	.combout(\Add3~51_combout ),
	.cout(\Add3~52 ));
// synopsys translate_off
defparam \Add3~51 .lut_mask = 16'h692B;
defparam \Add3~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N0
cycloneive_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~82_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~82_combout  $ (\Add3~52 )))) # (GND)
// \Add3~54  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~82_combout  & ((!\Add3~52 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~82_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~82_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~82_combout  & 
// !\Add3~52 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~82_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~52 ),
	.combout(\Add3~53_combout ),
	.cout(\Add3~54 ));
// synopsys translate_off
defparam \Add3~53 .lut_mask = 16'h962B;
defparam \Add3~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N2
cycloneive_lcell_comb \Add3~55 (
// Equation(s):
// \Add3~55_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_2~84_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout  & (!\Add3~54 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout  & ((\Add3~54 ) # (GND))))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~84_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout  & (\Add3~54  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout  & (!\Add3~54 ))))
// \Add3~56  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~84_combout  & ((!\Add3~54 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~84_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout  & 
// !\Add3~54 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~84_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~54 ),
	.combout(\Add3~55_combout ),
	.cout(\Add3~56 ));
// synopsys translate_off
defparam \Add3~55 .lut_mask = 16'h692B;
defparam \Add3~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42_combout  = (\Mult0_rtl_4|mult_core|romout[1][23]~27_combout  & ((\Mult0_rtl_4|mult_core|romout[0][23]~combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~41  & VCC)) # 
// (!\Mult0_rtl_4|mult_core|romout[0][23]~combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~41 )))) # (!\Mult0_rtl_4|mult_core|romout[1][23]~27_combout  & ((\Mult0_rtl_4|mult_core|romout[0][23]~combout  & 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~41 )) # (!\Mult0_rtl_4|mult_core|romout[0][23]~combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~41 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~43  = CARRY((\Mult0_rtl_4|mult_core|romout[1][23]~27_combout  & (!\Mult0_rtl_4|mult_core|romout[0][23]~combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~41 )) # 
// (!\Mult0_rtl_4|mult_core|romout[1][23]~27_combout  & ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~41 ) # (!\Mult0_rtl_4|mult_core|romout[0][23]~combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][23]~27_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[0][23]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~41 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N4
cycloneive_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_2~86_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_2~86_combout  $ (\Add3~56 )))) # (GND)
// \Add3~58  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~86_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~86_combout  & !\Add3~56 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~86_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~86_combout ) # (!\Add3~56 
// ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~86_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~56 ),
	.combout(\Add3~57_combout ),
	.cout(\Add3~58 ));
// synopsys translate_off
defparam \Add3~57 .lut_mask = 16'h964D;
defparam \Add3~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N6
cycloneive_lcell_comb \Add3~59 (
// Equation(s):
// \Add3~59_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_2~88_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout  & (!\Add3~58 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout  & ((\Add3~58 ) # (GND))))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~88_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout  & (\Add3~58  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout  & (!\Add3~58 ))))
// \Add3~60  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~88_combout  & ((!\Add3~58 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~88_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout  & 
// !\Add3~58 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~88_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~58 ),
	.combout(\Add3~59_combout ),
	.cout(\Add3~60 ));
// synopsys translate_off
defparam \Add3~59 .lut_mask = 16'h692B;
defparam \Add3~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N4
cycloneive_lcell_comb \Add4~67 (
// Equation(s):
// \Add4~67_combout  = (\Add3~61_combout  & (\Add4~65  & VCC)) # (!\Add3~61_combout  & (!\Add4~65 ))
// \Add4~68  = CARRY((!\Add3~61_combout  & !\Add4~65 ))

	.dataa(gnd),
	.datab(\Add3~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~65 ),
	.combout(\Add4~67_combout ),
	.cout(\Add4~68 ));
// synopsys translate_off
defparam \Add4~67 .lut_mask = 16'hC303;
defparam \Add4~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout  = ((x_cursor[8] $ (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~52_combout  $ (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 )))) 
// # (GND)
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45  = CARRY((x_cursor[8] & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~52_combout ) # (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 ))) # 
// (!x_cursor[8] & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~52_combout  & !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 )))

	.dataa(x_cursor[8]),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N18
cycloneive_lcell_comb \Add3~71 (
// Equation(s):
// \Add3~71_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  & (!\Add3~70 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  & (\Add3~70  & VCC)))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  & ((\Add3~70 ) # (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  & (!\Add3~70 ))))
// \Add3~72  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  & !\Add3~70 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout ) # 
// (!\Add3~70 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~70 ),
	.combout(\Add3~71_combout ),
	.cout(\Add3~72 ));
// synopsys translate_off
defparam \Add3~71 .lut_mask = 16'h694D;
defparam \Add3~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N14
cycloneive_lcell_comb \Add4~82 (
// Equation(s):
// \Add4~82_combout  = (\Add3~71_combout  & ((GND) # (!\Add4~80 ))) # (!\Add3~71_combout  & (\Add4~80  $ (GND)))
// \Add4~83  = CARRY((\Add3~71_combout ) # (!\Add4~80 ))

	.dataa(gnd),
	.datab(\Add3~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~80 ),
	.combout(\Add4~82_combout ),
	.cout(\Add4~83 ));
// synopsys translate_off
defparam \Add4~82 .lut_mask = 16'h3CCF;
defparam \Add4~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N20
cycloneive_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_combout  = \zcs|Mult0_rtl_0|auto_generated|op_2~110_combout  $ (\Add3~72  $ (\zrs|Mult0_rtl_1|auto_generated|op_2~110_combout ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~110_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\zrs|Mult0_rtl_1|auto_generated|op_2~110_combout ),
	.cin(\Add3~72 ),
	.combout(\Add3~73_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~73 .lut_mask = 16'hA55A;
defparam \Add3~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N16
cycloneive_lcell_comb \Add4~100 (
// Equation(s):
// \Add4~100_combout  = \Add3~73_combout  $ (!\Add4~83 )

	.dataa(\Add3~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~83 ),
	.combout(\Add4~100_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~100 .lut_mask = 16'hA5A5;
defparam \Add4~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \u1|oVGA_V_SYNC~0 (
// Equation(s):
// \u1|oVGA_V_SYNC~0_combout  = (!\u1|V_Cont [4] & (!\u1|V_Cont [2] & !\u1|V_Cont [3]))

	.dataa(\u1|V_Cont [4]),
	.datab(gnd),
	.datac(\u1|V_Cont [2]),
	.datad(\u1|V_Cont [3]),
	.cin(gnd),
	.combout(\u1|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_V_SYNC~0 .lut_mask = 16'h0005;
defparam \u1|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \u1|LessThan4~1 (
// Equation(s):
// \u1|LessThan4~1_combout  = (!\u1|V_Cont [6] & (!\u1|V_Cont [7] & !\u1|V_Cont [8]))

	.dataa(gnd),
	.datab(\u1|V_Cont [6]),
	.datac(\u1|V_Cont [7]),
	.datad(\u1|V_Cont [8]),
	.cin(gnd),
	.combout(\u1|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan4~1 .lut_mask = 16'h0003;
defparam \u1|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \u1|LessThan0~0 (
// Equation(s):
// \u1|LessThan0~0_combout  = ((!\u1|H_Cont [5] & !\u1|H_Cont [6])) # (!\u1|H_Cont [7])

	.dataa(gnd),
	.datab(\u1|H_Cont [7]),
	.datac(\u1|H_Cont [5]),
	.datad(\u1|H_Cont [6]),
	.cin(gnd),
	.combout(\u1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~0 .lut_mask = 16'h333F;
defparam \u1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \u1|oVGA_V_SYNC~5 (
// Equation(s):
// \u1|oVGA_V_SYNC~5_combout  = (!\u1|V_Cont [4] & (!\u1|V_Cont [9] & (!\u1|V_Cont [2] & !\u1|V_Cont [3])))

	.dataa(\u1|V_Cont [4]),
	.datab(\u1|V_Cont [9]),
	.datac(\u1|V_Cont [2]),
	.datad(\u1|V_Cont [3]),
	.cin(gnd),
	.combout(\u1|oVGA_V_SYNC~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_V_SYNC~5 .lut_mask = 16'h0001;
defparam \u1|oVGA_V_SYNC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~78 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~78_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0 ) # 
// (\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a144~PORTBDATAOUT0  & 
// ((!\display|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a144~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a148~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~78 .lut_mask = 16'hF0CA;
defparam \display|altsyncram_component|auto_generated|mux5|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~79 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~79_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|mux5|_~78_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~78_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a152~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\display|altsyncram_component|auto_generated|mux5|_~78_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a156~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a152~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~78_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~79 .lut_mask = 16'hBBC0;
defparam \display|altsyncram_component|auto_generated|mux5|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~80 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~80_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a136~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a128~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a136~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a128~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~80 .lut_mask = 16'hD9C8;
defparam \display|altsyncram_component|auto_generated|mux5|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~81 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~81_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~80_combout  & 
// ((\display|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|mux5|_~80_combout  & (\display|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0 )))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~80_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a140~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~80_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~81 .lut_mask = 16'hF588;
defparam \display|altsyncram_component|auto_generated|mux5|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~77 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~77_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout  & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\display|altsyncram_component|auto_generated|mux5|_~79_combout )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|_~81_combout )))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|_~79_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~81_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~77 .lut_mask = 16'hB080;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~82 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~82_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~82 .lut_mask = 16'hFC0A;
defparam \display|altsyncram_component|auto_generated|mux5|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~83 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~83_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~82_combout  & 
// ((\display|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|mux5|_~82_combout  & (\display|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|mux5|_~82_combout ))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|mux5|_~82_combout ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~83 .lut_mask = 16'hEC64;
defparam \display|altsyncram_component|auto_generated|mux5|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~84 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~84_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~84 .lut_mask = 16'hFA0C;
defparam \display|altsyncram_component|auto_generated|mux5|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~85 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~85_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~84_combout  & 
// ((\display|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|mux5|_~84_combout  & (\display|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 )))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~84_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~84_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~85 .lut_mask = 16'hF588;
defparam \display|altsyncram_component|auto_generated|mux5|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~78 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~78_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\display|altsyncram_component|auto_generated|mux5|_~83_combout )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|_~85_combout )))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|_~83_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~85_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~78_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~78 .lut_mask = 16'h0B08;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~79 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~79_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~79 .lut_mask = 16'h3210;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~80 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~80_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~80 .lut_mask = 16'h8C80;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~81 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~81_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~80_combout ) # 
// (\display|altsyncram_component|auto_generated|mux5|result_node[0]~79_combout )))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[0]~80_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[0]~79_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~81_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~81 .lut_mask = 16'h5550;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~82 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~82_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~82_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~82 .lut_mask = 16'h2230;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~83 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~83_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~83_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~83 .lut_mask = 16'hC840;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~84 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~84_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[0]~81_combout ) # ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~83_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[0]~82_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~81_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[0]~83_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[0]~82_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~84_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~84 .lut_mask = 16'hFAEA;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~85 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~85_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~78_combout ) # 
// ((\display|altsyncram_component|auto_generated|out_address_reg_b [3] & \display|altsyncram_component|auto_generated|mux5|result_node[0]~84_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~78_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[0]~84_combout ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~85_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~85 .lut_mask = 16'hEA00;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~86 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~86_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~86 .lut_mask = 16'hD9C8;
defparam \display|altsyncram_component|auto_generated|mux5|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~87 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~87_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~86_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~86_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|mux5|_~86_combout ))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|mux5|_~86_combout ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~87 .lut_mask = 16'hE6C4;
defparam \display|altsyncram_component|auto_generated|mux5|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~88 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~88_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~88 .lut_mask = 16'hFA0C;
defparam \display|altsyncram_component|auto_generated|mux5|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~89 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~89_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~88_combout  & 
// ((\display|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|mux5|_~88_combout  & (\display|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|mux5|_~88_combout ))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|mux5|_~88_combout ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~89 .lut_mask = 16'hEC64;
defparam \display|altsyncram_component|auto_generated|mux5|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~86 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~86_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|_~87_combout ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & (\display|altsyncram_component|auto_generated|mux5|_~89_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|_~89_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~87_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~86_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~86 .lut_mask = 16'h0E02;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~87 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~87_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~87 .lut_mask = 16'h3210;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~88 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~88_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~88 .lut_mask = 16'hE400;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~89 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~89_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~88_combout ) # 
// (\display|altsyncram_component|auto_generated|mux5|result_node[0]~87_combout )))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~88_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[0]~87_combout ),
	.datac(gnd),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~89 .lut_mask = 16'h00EE;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~90 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~90_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~90 .lut_mask = 16'h3210;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~91 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~91_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~91 .lut_mask = 16'hD800;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~92 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~92_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[0]~89_combout ) # ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~91_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[0]~90_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~89_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[0]~91_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[0]~90_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~92 .lut_mask = 16'hFAEA;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~93 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~93_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~86_combout ) # 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~92_combout  & \display|altsyncram_component|auto_generated|out_address_reg_b [3]))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~92_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[0]~86_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~93 .lut_mask = 16'h3320;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[0]~94 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[0]~77_combout ) # ((!\display|altsyncram_component|auto_generated|out_address_reg_b [5] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~85_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[0]~93_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~85_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[0]~77_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[0]~93_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~94 .lut_mask = 16'hCFCE;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~94 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~94_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~94 .lut_mask = 16'hDC98;
defparam \display|altsyncram_component|auto_generated|mux5|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~95 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~95_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~94_combout  & 
// ((\display|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|mux5|_~94_combout  & (\display|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 )))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~94_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~94_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~95 .lut_mask = 16'hF588;
defparam \display|altsyncram_component|auto_generated|mux5|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~96 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~96_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~96 .lut_mask = 16'hE5E0;
defparam \display|altsyncram_component|auto_generated|mux5|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~97 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~97_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~96_combout  & 
// ((\display|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|mux5|_~96_combout  & (\display|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 )))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~96_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~96_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~97 .lut_mask = 16'hF388;
defparam \display|altsyncram_component|auto_generated|mux5|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~96 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~96_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\display|altsyncram_component|auto_generated|mux5|_~95_combout )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|_~97_combout )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(\display|altsyncram_component|auto_generated|mux5|_~95_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~97_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~96 .lut_mask = 16'h3120;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~97 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~97_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~97_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~97 .lut_mask = 16'h3120;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~98 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~98_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~98_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~98 .lut_mask = 16'hD080;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~99 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~99_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|result_node[1]~98_combout ) # 
// (\display|altsyncram_component|auto_generated|mux5|result_node[1]~97_combout )))

	.dataa(gnd),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[1]~98_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[1]~97_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~99_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~99 .lut_mask = 16'h0F0C;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~100 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~100_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~100_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~100 .lut_mask = 16'h3120;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~101 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~101_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~101_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~101 .lut_mask = 16'hC480;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~102 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~102_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[1]~99_combout ) # ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[1]~100_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[1]~101_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[1]~100_combout ),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~99_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[1]~101_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~102_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~102 .lut_mask = 16'hFAF8;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~103 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~103_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\display|altsyncram_component|auto_generated|mux5|result_node[1]~96_combout ) # 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[1]~102_combout  & \display|altsyncram_component|auto_generated|out_address_reg_b [3]))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[1]~102_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[1]~96_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~103_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~103 .lut_mask = 16'hCC80;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~105 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~105_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~105_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~105 .lut_mask = 16'h5410;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~104 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~104_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a138~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a130~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a138~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a130~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~104 .lut_mask = 16'hD9C8;
defparam \display|altsyncram_component|auto_generated|mux5|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~105 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~105_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~104_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~104_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~104_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a142~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~104_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~105 .lut_mask = 16'hBBC0;
defparam \display|altsyncram_component|auto_generated|mux5|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~106 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~106_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ) # 
// ((\display|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\display|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0  & 
// !\display|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~106 .lut_mask = 16'hCCB8;
defparam \display|altsyncram_component|auto_generated|mux5|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~107 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~107_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~106_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~106_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~106_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~106_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~107 .lut_mask = 16'hDDA0;
defparam \display|altsyncram_component|auto_generated|mux5|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~115 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~115_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~115_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~115 .lut_mask = 16'h0E02;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~116 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~116_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~116_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~116 .lut_mask = 16'h8C80;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~117 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~117_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|result_node[2]~115_combout ) # 
// (\display|altsyncram_component|auto_generated|mux5|result_node[2]~116_combout )))

	.dataa(gnd),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[2]~115_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~116_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~117_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~117 .lut_mask = 16'h0F0C;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~118 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~118_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~118_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~118 .lut_mask = 16'h0B08;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~119 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~119_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~119_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~119 .lut_mask = 16'hE020;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~120 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~120_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[2]~117_combout ) # ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[2]~118_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[2]~119_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[2]~118_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[2]~117_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~119_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~120_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~120 .lut_mask = 16'hFCEC;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~110 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~110_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~110 .lut_mask = 16'hE3E0;
defparam \display|altsyncram_component|auto_generated|mux5|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~111 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~111_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~110_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~110_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~110_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|mux5|_~110_combout ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~111 .lut_mask = 16'hBCB0;
defparam \display|altsyncram_component|auto_generated|mux5|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~112 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~112_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~112 .lut_mask = 16'hD9C8;
defparam \display|altsyncram_component|auto_generated|mux5|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~113 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~113_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~112_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~112_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~112_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~112_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~113 .lut_mask = 16'hDDA0;
defparam \display|altsyncram_component|auto_generated|mux5|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~122 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~122_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\display|altsyncram_component|auto_generated|mux5|_~111_combout )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|_~113_combout )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(\display|altsyncram_component|auto_generated|mux5|_~111_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~113_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~122_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~122 .lut_mask = 16'h4540;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~123 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~123_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~123_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~123 .lut_mask = 16'h0E02;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~124 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~124_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~124_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~124 .lut_mask = 16'hB080;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~125 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~125_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|result_node[2]~124_combout ) # 
// (\display|altsyncram_component|auto_generated|mux5|result_node[2]~123_combout )))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[2]~124_combout ),
	.datab(gnd),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~123_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~125_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~125 .lut_mask = 16'h0F0A;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~126 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~126_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~126_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~126 .lut_mask = 16'h0E02;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~127 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~127_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~127_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~127 .lut_mask = 16'hA0C0;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~128 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~128_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[2]~125_combout ) # ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[2]~127_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[2]~126_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[2]~127_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[2]~125_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~126_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~128_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~128 .lut_mask = 16'hFCEC;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~129 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~129_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\display|altsyncram_component|auto_generated|mux5|result_node[2]~122_combout ) # 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[2]~128_combout  & \display|altsyncram_component|auto_generated|out_address_reg_b [3]))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[2]~128_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~122_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~129_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~129 .lut_mask = 16'h5540;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~116 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~116_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a139~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a139~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~116 .lut_mask = 16'hE3E0;
defparam \display|altsyncram_component|auto_generated|mux5|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~117 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~117_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~116_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a143~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~116_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~116_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a143~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~116_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~117 .lut_mask = 16'hDDA0;
defparam \display|altsyncram_component|auto_generated|mux5|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~118 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~118_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~118 .lut_mask = 16'hD9C8;
defparam \display|altsyncram_component|auto_generated|mux5|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~119 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~119_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~118_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~118_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~118_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~118_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~119 .lut_mask = 16'hAFC0;
defparam \display|altsyncram_component|auto_generated|mux5|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~133 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~133_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~133_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~133 .lut_mask = 16'h3210;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~134 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~134_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~134_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~134 .lut_mask = 16'hC840;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~135 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~135_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|result_node[3]~134_combout ) # 
// (\display|altsyncram_component|auto_generated|mux5|result_node[3]~133_combout )))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[3]~134_combout ),
	.datab(gnd),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[3]~133_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~135_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~135 .lut_mask = 16'h0F0A;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~136 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~136_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~136_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~136 .lut_mask = 16'h3202;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~137 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~137_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~137_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~137 .lut_mask = 16'hD080;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~138 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~138_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~135_combout ) # ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[3]~136_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[3]~137_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[3]~136_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[3]~135_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[3]~137_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~138_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~138 .lut_mask = 16'hFCEC;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~122 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~122_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~122 .lut_mask = 16'hE3E0;
defparam \display|altsyncram_component|auto_generated|mux5|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~123 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~123_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~122_combout  & 
// ((\display|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|mux5|_~122_combout  & (\display|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 )))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~122_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~122_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~123 .lut_mask = 16'hF388;
defparam \display|altsyncram_component|auto_generated|mux5|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~124 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~124_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\display|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ) # 
// (\display|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & 
// ((!\display|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~124 .lut_mask = 16'hF0CA;
defparam \display|altsyncram_component|auto_generated|mux5|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~141 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~141_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~141_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~141 .lut_mask = 16'h0E02;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~142 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~142_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~142_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~142 .lut_mask = 16'hE020;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~143 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~143_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|result_node[3]~141_combout ) # 
// (\display|altsyncram_component|auto_generated|mux5|result_node[3]~142_combout )))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[3]~141_combout ),
	.datab(gnd),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[3]~142_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~143_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~143 .lut_mask = 16'h0F0A;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~144 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~144_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~144_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~144 .lut_mask = 16'h0B08;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~145 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~145_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~145_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~145 .lut_mask = 16'hE020;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~146 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~146_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~143_combout ) # ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[3]~144_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[3]~145_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[3]~143_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[3]~144_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[3]~145_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~146_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~146 .lut_mask = 16'hFAEA;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2 (
// Equation(s):
// \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout  = (addr_reg[15] & addr_reg[14])

	.dataa(addr_reg[15]),
	.datab(gnd),
	.datac(addr_reg[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2 .lut_mask = 16'hA0A0;
defparam \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis37 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis37_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis37_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis37 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N20
cycloneive_lcell_comb \data_reg~0 (
// Equation(s):
// \data_reg~0_combout  = (!i[3] & ((i[2]) # ((!i[1] & i[0]))))

	.dataa(i[3]),
	.datab(i[1]),
	.datac(i[0]),
	.datad(i[2]),
	.cin(gnd),
	.combout(\data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~0 .lut_mask = 16'h5510;
defparam \data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \data_reg~1 (
// Equation(s):
// \data_reg~1_combout  = (i[6]) # ((!i[5] & ((i[4]) # (\data_reg~0_combout ))))

	.dataa(i[4]),
	.datab(\data_reg~0_combout ),
	.datac(i[6]),
	.datad(i[5]),
	.cin(gnd),
	.combout(\data_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~1 .lut_mask = 16'hF0FE;
defparam \data_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \data_reg~2 (
// Equation(s):
// \data_reg~2_combout  = (i[8]) # ((\data_reg~1_combout  & !i[7]))

	.dataa(\data_reg~1_combout ),
	.datab(i[7]),
	.datac(gnd),
	.datad(i[8]),
	.cin(gnd),
	.combout(\data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~2 .lut_mask = 16'hFF22;
defparam \data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \data_reg~3 (
// Equation(s):
// \data_reg~3_combout  = (\state.draw_pixel~q  & (\data_reg~2_combout  & (!i[9]))) # (!\state.draw_pixel~q  & (((data_reg[0]))))

	.dataa(\data_reg~2_combout ),
	.datab(i[9]),
	.datac(data_reg[0]),
	.datad(\state.draw_pixel~q ),
	.cin(gnd),
	.combout(\data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~3 .lut_mask = 16'h22F0;
defparam \data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  = (!addr_reg[14] & addr_reg[15])

	.dataa(gnd),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0 .lut_mask = 16'h3030;
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis36 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis36_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis36_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis36 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis35 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis35_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis35_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis35 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis38 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis38_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis38_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis38 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2 (
// Equation(s):
// \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout  = (!addr_reg[14] & !addr_reg[15])

	.dataa(gnd),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2 .lut_mask = 16'h0303;
defparam \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis32 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis32_combout  = LCELL((\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout  & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout 
//  & (\we~q  & addr_reg[13]))))

	.dataa(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(\we~q ),
	.datad(addr_reg[13]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis32_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis32 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2 (
// Equation(s):
// \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout  = (addr_reg[14] & !addr_reg[15])

	.dataa(gnd),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2 .lut_mask = 16'h0C0C;
defparam \display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis33 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis33_combout  = LCELL((\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout  & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout 
//  & (\we~q  & !addr_reg[13]))))

	.dataa(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(\we~q ),
	.datad(addr_reg[13]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis33_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis33 .lut_mask = 16'h0080;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis31 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis31_combout  = LCELL((\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout  & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout 
//  & (\we~q  & !addr_reg[13]))))

	.dataa(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(\we~q ),
	.datad(addr_reg[13]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis31_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis31 .lut_mask = 16'h0080;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis34 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis34_combout  = LCELL((\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout  & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout 
//  & (\we~q  & addr_reg[13]))))

	.dataa(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(\we~q ),
	.datad(addr_reg[13]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis34_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis34 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis20 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis20_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout  & (\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  & 
// (addr_reg[13] & \we~q ))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.datac(addr_reg[13]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis20_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis20 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis20 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis20_combout  = LCELL((addr_reg[15] & (!addr_reg[14] & (addr_reg[13] & \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ))))

	.dataa(addr_reg[15]),
	.datab(addr_reg[14]),
	.datac(addr_reg[13]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis20_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis20 .lut_mask = 16'h2000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis20 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis20_combout  = LCELL((\u1|oCoord_X [6] & (!\u1|oCoord_X [5] & (\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\u1|oCoord_X [5]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis20_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis20 .lut_mask = 16'h2000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis21 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis21_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout  & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout 
//  & (!addr_reg[13] & \we~q ))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.datac(addr_reg[13]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis21_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis21 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis21 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis21_combout  = LCELL((addr_reg[14] & (!addr_reg[13] & (addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ))))

	.dataa(addr_reg[14]),
	.datab(addr_reg[13]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis21_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis21 .lut_mask = 16'h2000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis21 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis21_combout  = LCELL((\u1|oCoord_X [6] & (\u1|oCoord_X [5] & (!\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\u1|oCoord_X [5]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis21_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis21 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis19 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis19_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout  & (\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  & 
// (!addr_reg[13] & \we~q ))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.datac(addr_reg[13]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis19_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis19 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis19 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis19_combout  = LCELL((!addr_reg[14] & (!addr_reg[13] & (addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ))))

	.dataa(addr_reg[14]),
	.datab(addr_reg[13]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis19_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis19 .lut_mask = 16'h1000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis19 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis19_combout  = LCELL((\u1|oCoord_X [6] & (!\u1|oCoord_X [5] & (!\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\u1|oCoord_X [5]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis19_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis19 .lut_mask = 16'h0200;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis22 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis22_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout  & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout 
//  & (addr_reg[13] & \we~q ))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.datac(addr_reg[13]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis22_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis22 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis22 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis22_combout  = LCELL((addr_reg[14] & (addr_reg[13] & (addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ))))

	.dataa(addr_reg[14]),
	.datab(addr_reg[13]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis22_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis22 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis22 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis22_combout  = LCELL((\u1|oCoord_X [6] & (\u1|oCoord_X [5] & (\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\u1|oCoord_X [5]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis22_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis22 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis16 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis16_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout  & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout 
//  & (addr_reg[13] & \we~q ))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.datac(addr_reg[13]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis16_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis16 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis17 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis17_combout  = LCELL((!addr_reg[13] & (\we~q  & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\we~q ),
	.datac(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis17_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis17 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis15 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis15_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout  & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout 
//  & (!addr_reg[13] & \we~q ))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.datac(addr_reg[13]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis15_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis15 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis18 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis18_combout  = LCELL((addr_reg[13] & (\we~q  & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\we~q ),
	.datac(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis18_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis18 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout  = (addr_reg[16] & (addr_reg[17] & !addr_reg[18]))

	.dataa(gnd),
	.datab(addr_reg[16]),
	.datac(addr_reg[17]),
	.datad(addr_reg[18]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0 .lut_mask = 16'h00C0;
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis24 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis24_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout  & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout 
//  & (addr_reg[13] & \we~q ))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.datac(addr_reg[13]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis24_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis24 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis24 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis24_combout  = LCELL((!addr_reg[15] & (addr_reg[13] & (!addr_reg[14] & \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ))))

	.dataa(addr_reg[15]),
	.datab(addr_reg[13]),
	.datac(addr_reg[14]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis24_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis24 .lut_mask = 16'h0400;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1 (
// Equation(s):
// \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout  = (\u1|oCoord_X [8] & (\u1|oCoord_X [7] & !\u1|oCoord_X [9]))

	.dataa(\u1|oCoord_X [8]),
	.datab(gnd),
	.datac(\u1|oCoord_X [7]),
	.datad(\u1|oCoord_X [9]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1 .lut_mask = 16'h00A0;
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis24 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis24_combout  = LCELL((!\u1|oCoord_X [5] & (!\u1|oCoord_X [6] & (\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ))))

	.dataa(\u1|oCoord_X [5]),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis24_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis24 .lut_mask = 16'h1000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis23 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis23_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout  & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout 
//  & (!addr_reg[13] & \we~q ))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.datac(addr_reg[13]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis23_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis23 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis23 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis23_combout  = LCELL((!addr_reg[15] & (!addr_reg[13] & (!addr_reg[14] & \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ))))

	.dataa(addr_reg[15]),
	.datab(addr_reg[13]),
	.datac(addr_reg[14]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis23_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis23 .lut_mask = 16'h0100;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis23 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis23_combout  = LCELL((!\u1|oCoord_X [5] & (!\u1|oCoord_X [6] & (!\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ))))

	.dataa(\u1|oCoord_X [5]),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis23_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis23 .lut_mask = 16'h0100;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis26 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis26_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout  & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout 
//  & (addr_reg[13] & \we~q ))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.datac(addr_reg[13]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis26_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis26 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis26 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis26_combout  = LCELL((!addr_reg[15] & (addr_reg[13] & (addr_reg[14] & \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ))))

	.dataa(addr_reg[15]),
	.datab(addr_reg[13]),
	.datac(addr_reg[14]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis26_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis26 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis26 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis26_combout  = LCELL((\u1|oCoord_X [5] & (!\u1|oCoord_X [6] & (\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ))))

	.dataa(\u1|oCoord_X [5]),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis26_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis26 .lut_mask = 16'h2000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis25 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis25_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout  & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout 
//  & (!addr_reg[13] & \we~q ))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.datac(addr_reg[13]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis25_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis25 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis25 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis25_combout  = LCELL((!addr_reg[15] & (!addr_reg[13] & (addr_reg[14] & \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ))))

	.dataa(addr_reg[15]),
	.datab(addr_reg[13]),
	.datac(addr_reg[14]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis25_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis25 .lut_mask = 16'h1000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis25 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis25_combout  = LCELL((\u1|oCoord_X [5] & (!\u1|oCoord_X [6] & (!\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ))))

	.dataa(\u1|oCoord_X [5]),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis25_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis25 .lut_mask = 16'h0200;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis28 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis28_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout  & (\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  & 
// (\we~q  & addr_reg[13]))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.datac(\we~q ),
	.datad(addr_reg[13]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis28_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis28 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis28 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis28_combout  = LCELL((addr_reg[15] & (addr_reg[13] & (!addr_reg[14] & \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ))))

	.dataa(addr_reg[15]),
	.datab(addr_reg[13]),
	.datac(addr_reg[14]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis28_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis28 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis28 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis28_combout  = LCELL((!\u1|oCoord_X [5] & (\u1|oCoord_X [6] & (\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ))))

	.dataa(\u1|oCoord_X [5]),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis28_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis28 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis27 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis27_combout  = LCELL((\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout  & (\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  & 
// (\we~q  & !addr_reg[13]))))

	.dataa(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.datac(\we~q ),
	.datad(addr_reg[13]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis27_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis27 .lut_mask = 16'h0080;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis27 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis27_combout  = LCELL((!addr_reg[13] & (!addr_reg[14] & (addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis27_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis27 .lut_mask = 16'h1000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis27 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis27_combout  = LCELL((!\u1|oCoord_X [5] & (\u1|oCoord_X [6] & (!\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ))))

	.dataa(\u1|oCoord_X [5]),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis27_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis27 .lut_mask = 16'h0400;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis30 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis30_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis30_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis30 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis30 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis30_combout  = LCELL((addr_reg[13] & (addr_reg[14] & (addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis30_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis30 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis30 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis30_combout  = LCELL((\u1|oCoord_X [5] & (\u1|oCoord_X [6] & (\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ))))

	.dataa(\u1|oCoord_X [5]),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis30_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis30 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis29 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis29_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis29_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis29 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis29 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis29_combout  = LCELL((!addr_reg[13] & (addr_reg[14] & (addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2555w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis29_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis29 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis29 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis29_combout  = LCELL((\u1|oCoord_X [5] & (\u1|oCoord_X [6] & (!\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ))))

	.dataa(\u1|oCoord_X [5]),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~1_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis29_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis29 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis4 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis4_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis4_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis4 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis5 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis5_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis5_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis5 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis3 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis3_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis3_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis3 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis6 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis6_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis6_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis6 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis6 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis6_combout  = LCELL((addr_reg[13] & (addr_reg[14] & (addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis6_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis6 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis6 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis6_combout  = LCELL((\u1|oCoord_X [6] & (\u1|oCoord_X [5] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout )))

	.dataa(gnd),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [5]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis6_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis6 .lut_mask = 16'hC000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis0_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis0 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis1 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis1_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis1_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis1 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis2 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis2_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout  & (\we~q  & 
// \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.datac(\we~q ),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis2_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis2 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis8 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis8_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & 
// (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout  & \we~q ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datac(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis8_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis8 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis8 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis8_combout  = LCELL((addr_reg[13] & (!addr_reg[15] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & !addr_reg[14]))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[15]),
	.datac(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datad(addr_reg[14]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis8_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis8 .lut_mask = 16'h0020;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis8 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis8_combout  = LCELL((!\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout  & (\u1|oCoord_X [4] & !\u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis8_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis8 .lut_mask = 16'h0040;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis7 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis7_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & 
// (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout  & \we~q ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datac(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3058w[3]~2_combout ),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis7_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis7 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis7 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis7_combout  = LCELL((!addr_reg[13] & (!addr_reg[15] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & !addr_reg[14]))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[15]),
	.datac(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datad(addr_reg[14]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis7_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis7 .lut_mask = 16'h0010;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis7 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis7_combout  = LCELL((!\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout  & (!\u1|oCoord_X [4] & !\u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis7_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis7 .lut_mask = 16'h0004;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis10 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis10_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & 
// (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout  & \we~q ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datac(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis10_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis10 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis9 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis9_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & 
// (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout  & \we~q ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datac(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3078w[3]~2_combout ),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis9_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis9 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis9 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis9_combout  = LCELL((!addr_reg[13] & (!addr_reg[15] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & addr_reg[14]))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[15]),
	.datac(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datad(addr_reg[14]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis9_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis9 .lut_mask = 16'h1000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis9 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis9_combout  = LCELL((!\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout  & (!\u1|oCoord_X [4] & \u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis9_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis9 .lut_mask = 16'h0400;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis12 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis12_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & 
// (\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  & \we~q ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datac(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis12_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis12 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis11 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis11_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & 
// (\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout  & \we~q ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datac(\display|altsyncram_component|auto_generated|decode2|w_anode2337w[3]~0_combout ),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis11_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis11 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis11 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis11_combout  = LCELL((!addr_reg[13] & (addr_reg[15] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & !addr_reg[14]))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[15]),
	.datac(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datad(addr_reg[14]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis11_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis11 .lut_mask = 16'h0040;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis11 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis11_combout  = LCELL((\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout  & (!\u1|oCoord_X [4] & !\u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis11_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis11 .lut_mask = 16'h0008;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis14 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis14_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & 
// (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout  & \we~q ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datac(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis14_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis14 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis13 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis13_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & 
// (\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout  & \we~q ))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datac(\display|altsyncram_component|auto_generated|rden_decode_a|w_anode3485w[3]~2_combout ),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis13_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis13 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \data_reg~5 (
// Equation(s):
// \data_reg~5_combout  = (!i[6] & !i[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(i[6]),
	.datad(i[5]),
	.cin(gnd),
	.combout(\data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~5 .lut_mask = 16'h000F;
defparam \data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \data_reg~9 (
// Equation(s):
// \data_reg~9_combout  = (i[4]) # ((i[3]) # ((i[6]) # (i[5])))

	.dataa(i[4]),
	.datab(i[3]),
	.datac(i[6]),
	.datad(i[5]),
	.cin(gnd),
	.combout(\data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~9 .lut_mask = 16'hFFFE;
defparam \data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \Selector86~1 (
// Equation(s):
// \Selector86~1_combout  = (\we~q  & ((\state.done~q ) # ((\state.compute_pixel_loop~q ) # (!\state.compute_pixel_init~q ))))

	.dataa(\state.done~q ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\we~q ),
	.datad(\state.compute_pixel_init~q ),
	.cin(gnd),
	.combout(\Selector86~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector86~1 .lut_mask = 16'hE0F0;
defparam \Selector86~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \Selector86~2 (
// Equation(s):
// \Selector86~2_combout  = (\state.draw_pixel1~q ) # (\Selector86~1_combout )

	.dataa(\state.draw_pixel1~q ),
	.datab(\Selector86~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector86~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector86~2 .lut_mask = 16'hEEEE;
defparam \Selector86~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = (i[8] & (i[9] & ((i[4]) # (i[3]))))

	.dataa(i[4]),
	.datab(i[8]),
	.datac(i[9]),
	.datad(i[3]),
	.cin(gnd),
	.combout(\always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \always1~6 .lut_mask = 16'hC080;
defparam \always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N30
cycloneive_lcell_comb \Add6~23 (
// Equation(s):
// \Add6~23_combout  = (\state.compute_pixel_loop~q  & (((\Add6~1_combout )))) # (!\state.compute_pixel_loop~q  & (\state.compute_pixel_init~q  & (i[0])))

	.dataa(\state.compute_pixel_init~q ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(i[0]),
	.datad(\Add6~1_combout ),
	.cin(gnd),
	.combout(\Add6~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~23 .lut_mask = 16'hEC20;
defparam \Add6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N26
cycloneive_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_combout  = (\state.compute_pixel_loop~q  & (((\Add6~7_combout )))) # (!\state.compute_pixel_loop~q  & (\state.compute_pixel_init~q  & (i[3])))

	.dataa(\state.compute_pixel_init~q ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(i[3]),
	.datad(\Add6~7_combout ),
	.cin(gnd),
	.combout(\Add6~25_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~25 .lut_mask = 16'hEC20;
defparam \Add6~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N30
cycloneive_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ((!y_cursor[8]) # (!y_cursor[7])) # (!y_cursor[6])

	.dataa(y_cursor[6]),
	.datab(y_cursor[7]),
	.datac(y_cursor[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'h7F7F;
defparam \LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|_~1 (
// Equation(s):
// \Mult0_rtl_4|mult_core|_~1_combout  = (x_cursor[3] & (x_cursor[0] & (!x_cursor[1] & x_cursor[2])))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|_~1 .lut_mask = 16'h0800;
defparam \Mult0_rtl_4|mult_core|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \Selector85~1 (
// Equation(s):
// \Selector85~1_combout  = (\state.done~q ) # ((!\always1~9_combout  & (\state.draw_pixel2~q  & !\always1~10_combout )))

	.dataa(\always1~9_combout ),
	.datab(\state.draw_pixel2~q ),
	.datac(\state.done~q ),
	.datad(\always1~10_combout ),
	.cin(gnd),
	.combout(\Selector85~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector85~1 .lut_mask = 16'hF0F4;
defparam \Selector85~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][18]~0 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][18]~0_combout  = (y_cursor[1] & (!y_cursor[3] & ((y_cursor[2]) # (!y_cursor[0])))) # (!y_cursor[1] & (y_cursor[3] $ (((y_cursor[0] & !y_cursor[2])))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][18]~0 .lut_mask = 16'h5A16;
defparam \Mult1_rtl_2|mult_core|romout[0][18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][4] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][4]~combout  = y_cursor[7] $ (((y_cursor[6] & ((!y_cursor[5]))) # (!y_cursor[6] & (y_cursor[4] & y_cursor[5]))))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][4]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][4] .lut_mask = 16'hA65A;
defparam \Mult1_rtl_2|mult_core|romout[1][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N12
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][2]~3 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][2]~3_combout  = y_cursor[4] $ (y_cursor[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(y_cursor[4]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][2]~3 .lut_mask = 16'h0FF0;
defparam \Mult1_rtl_2|mult_core|romout[1][2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N2
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][19]~11 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][19]~11_combout  = (y_cursor[1] & (y_cursor[0] $ (y_cursor[3] $ (!y_cursor[2])))) # (!y_cursor[1] & ((y_cursor[0] & (y_cursor[3] & !y_cursor[2])) # (!y_cursor[0] & ((y_cursor[2])))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][19]~11 .lut_mask = 16'h39C2;
defparam \Mult1_rtl_2|mult_core|romout[0][19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][20] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][20]~combout  = (y_cursor[1] & ((y_cursor[0] & (!y_cursor[3] & !y_cursor[2])) # (!y_cursor[0] & (y_cursor[3] & y_cursor[2])))) # (!y_cursor[1] & (y_cursor[3] $ (((!y_cursor[0] & y_cursor[2])))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][20]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][20] .lut_mask = 16'h6158;
defparam \Mult1_rtl_2|mult_core|romout[0][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N20
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][17]~12 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][17]~12_combout  = y_cursor[6] $ (((y_cursor[4] & ((!y_cursor[5]) # (!y_cursor[7])))))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][17]~12 .lut_mask = 16'hB43C;
defparam \Mult1_rtl_2|mult_core|romout[1][17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N30
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][18] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][18]~combout  = (y_cursor[7] & (!y_cursor[5] & ((y_cursor[6]) # (!y_cursor[4])))) # (!y_cursor[7] & (y_cursor[5] $ (((!y_cursor[6] & y_cursor[4])))))

	.dataa(y_cursor[6]),
	.datab(y_cursor[4]),
	.datac(y_cursor[7]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][18]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][18] .lut_mask = 16'h0BB4;
defparam \Mult1_rtl_2|mult_core|romout[1][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N6
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][19] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][19]~combout  = (y_cursor[7] & (y_cursor[4] $ ((y_cursor[6])))) # (!y_cursor[7] & ((y_cursor[4] & (y_cursor[6] & y_cursor[5])) # (!y_cursor[4] & (y_cursor[6] $ (y_cursor[5])))))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][19]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][19] .lut_mask = 16'h6938;
defparam \Mult1_rtl_2|mult_core|romout[1][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][24]~14 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][24]~14_combout  = y_cursor[2] $ (((y_cursor[1] & (y_cursor[0] & y_cursor[3]))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][24]~14 .lut_mask = 16'h7F80;
defparam \Mult1_rtl_2|mult_core|romout[0][24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][21] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][21]~combout  = (y_cursor[7] & ((y_cursor[6] & (y_cursor[4] & y_cursor[5])) # (!y_cursor[6] & ((!y_cursor[5]))))) # (!y_cursor[7] & (y_cursor[6] & ((y_cursor[4]) # (y_cursor[5]))))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][21]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][21] .lut_mask = 16'hD04A;
defparam \Mult1_rtl_2|mult_core|romout[1][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][26]~16 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][26]~16_combout  = (y_cursor[0] & (((!y_cursor[3]) # (!y_cursor[1])) # (!y_cursor[2])))

	.dataa(y_cursor[2]),
	.datab(y_cursor[1]),
	.datac(y_cursor[0]),
	.datad(y_cursor[3]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][26]~16 .lut_mask = 16'h70F0;
defparam \Mult1_rtl_2|mult_core|romout[0][26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][27]~17 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][27]~17_combout  = (y_cursor[1] & (((!y_cursor[3]) # (!y_cursor[2])) # (!y_cursor[0])))

	.dataa(y_cursor[0]),
	.datab(y_cursor[1]),
	.datac(y_cursor[2]),
	.datad(y_cursor[3]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][27]~17 .lut_mask = 16'h4CCC;
defparam \Mult1_rtl_2|mult_core|romout[0][27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N20
cycloneive_lcell_comb \Add5~64 (
// Equation(s):
// \Add5~64_combout  = (\state.compute_pixel_loop~q  & ((\Add5~62_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ))

	.dataa(\state.compute_pixel_loop~q ),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.datac(\Add5~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add5~64_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~64 .lut_mask = 16'hE4E4;
defparam \Add5~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N10
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][28]~19 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][28]~19_combout  = (y_cursor[2] & (((!y_cursor[3]) # (!y_cursor[0])) # (!y_cursor[1])))

	.dataa(y_cursor[2]),
	.datab(y_cursor[1]),
	.datac(y_cursor[0]),
	.datad(y_cursor[3]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][28]~19 .lut_mask = 16'h2AAA;
defparam \Mult1_rtl_2|mult_core|romout[0][28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N30
cycloneive_lcell_comb \Add5~67 (
// Equation(s):
// \Add5~67_combout  = (\state.compute_pixel_loop~q  & ((\Add5~65_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~65_combout ),
	.cin(gnd),
	.combout(\Add5~67_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~67 .lut_mask = 16'hFC0C;
defparam \Add5~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][27]~22 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][27]~22_combout  = (y_cursor[5] & (((!y_cursor[6]) # (!y_cursor[4])) # (!y_cursor[7])))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][27]~22 .lut_mask = 16'h7F00;
defparam \Mult1_rtl_2|mult_core|romout[1][27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N30
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][28]~23 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][28]~23_combout  = (y_cursor[6] & (((!y_cursor[5]) # (!y_cursor[4])) # (!y_cursor[7])))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][28]~23 .lut_mask = 16'h70F0;
defparam \Mult1_rtl_2|mult_core|romout[1][28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N22
cycloneive_lcell_comb \Add5~79 (
// Equation(s):
// \Add5~79_combout  = (\state.compute_pixel_loop~q  & ((\Add5~77_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~77_combout ),
	.cin(gnd),
	.combout(\Add5~79_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~79 .lut_mask = 16'hFC0C;
defparam \Add5~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N0
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][14]~0 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][14]~0_combout  = (x_cursor[7] & (((!x_cursor[5])) # (!x_cursor[6]))) # (!x_cursor[7] & ((x_cursor[6]) # ((x_cursor[5]) # (x_cursor[4]))))

	.dataa(x_cursor[7]),
	.datab(x_cursor[6]),
	.datac(x_cursor[5]),
	.datad(x_cursor[4]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][14]~0 .lut_mask = 16'h7F7E;
defparam \Mult0_rtl_4|mult_core|romout[1][14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][17]~3 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][17]~3_combout  = (x_cursor[0] & (((x_cursor[2])))) # (!x_cursor[0] & ((x_cursor[1] & ((x_cursor[2]))) # (!x_cursor[1] & (x_cursor[3] & !x_cursor[2]))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][17]~3 .lut_mask = 16'hFC02;
defparam \Mult0_rtl_4|mult_core|romout[0][17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][16]~4 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][16]~4_combout  = (x_cursor[0] & (((x_cursor[1])))) # (!x_cursor[0] & (!x_cursor[1] & ((x_cursor[3]) # (x_cursor[2]))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][16]~4 .lut_mask = 16'hC3C2;
defparam \Mult0_rtl_4|mult_core|romout[0][16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][11]~5 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][11]~5_combout  = (x_cursor[4] & ((x_cursor[7] & ((x_cursor[5]))) # (!x_cursor[7] & ((x_cursor[6]) # (!x_cursor[5]))))) # (!x_cursor[4] & ((x_cursor[6] & ((x_cursor[7]) # (!x_cursor[5]))) # (!x_cursor[6] & (x_cursor[7] & 
// !x_cursor[5]))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][11]~5 .lut_mask = 16'hE83E;
defparam \Mult0_rtl_4|mult_core|romout[1][11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][14] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][14]~combout  = (x_cursor[3] & (((!x_cursor[2]) # (!x_cursor[1])))) # (!x_cursor[3] & ((x_cursor[0]) # ((x_cursor[1]) # (x_cursor[2]))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][14]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][14] .lut_mask = 16'h5FFE;
defparam \Mult0_rtl_4|mult_core|romout[0][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][13] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][13]~combout  = (x_cursor[3] & (((x_cursor[1] & x_cursor[2])))) # (!x_cursor[3] & ((x_cursor[0] & ((!x_cursor[2]) # (!x_cursor[1]))) # (!x_cursor[0] & ((x_cursor[1]) # (x_cursor[2])))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][13]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][13] .lut_mask = 16'hB554;
defparam \Mult0_rtl_4|mult_core|romout[0][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][8] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][8]~combout  = (x_cursor[6] & ((x_cursor[4] & (!x_cursor[7] & x_cursor[5])) # (!x_cursor[4] & (x_cursor[7] $ (!x_cursor[5]))))) # (!x_cursor[6] & (x_cursor[7] $ (((x_cursor[4] & !x_cursor[5])))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][8]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][8] .lut_mask = 16'h7816;
defparam \Mult0_rtl_4|mult_core|romout[1][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][7]~9 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][7]~9_combout  = x_cursor[6] $ (((x_cursor[4] & (x_cursor[7] & !x_cursor[5])) # (!x_cursor[4] & ((x_cursor[5])))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][7]~9 .lut_mask = 16'h996A;
defparam \Mult0_rtl_4|mult_core|romout[1][7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][10] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][10]~combout  = (x_cursor[3] & (x_cursor[0] $ (((x_cursor[1] & x_cursor[2]))))) # (!x_cursor[3] & ((x_cursor[0] & (x_cursor[1] & x_cursor[2])) # (!x_cursor[0] & ((x_cursor[1]) # (x_cursor[2])))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][10]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][10] .lut_mask = 16'h7998;
defparam \Mult0_rtl_4|mult_core|romout[0][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][5]~12 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][5]~12_combout  = x_cursor[4] $ (x_cursor[7])

	.dataa(gnd),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][5]~12 .lut_mask = 16'h3C3C;
defparam \Mult0_rtl_4|mult_core|romout[1][5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][8] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][8]~combout  = (x_cursor[0] & ((x_cursor[3] & (x_cursor[1] & !x_cursor[2])) # (!x_cursor[3] & (x_cursor[1] $ (!x_cursor[2]))))) # (!x_cursor[0] & (x_cursor[3] $ (((!x_cursor[1] & x_cursor[2])))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][8]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][8] .lut_mask = 16'h61A6;
defparam \Mult0_rtl_4|mult_core|romout[0][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|_~2 (
// Equation(s):
// \Mult0_rtl_4|mult_core|_~2_combout  = (!x_cursor[8] & x_cursor[9])

	.dataa(gnd),
	.datab(x_cursor[8]),
	.datac(gnd),
	.datad(x_cursor[9]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|_~2 .lut_mask = 16'h3300;
defparam \Mult0_rtl_4|mult_core|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][19]~18 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][19]~18_combout  = x_cursor[1] $ (((x_cursor[3] & x_cursor[0])))

	.dataa(x_cursor[1]),
	.datab(x_cursor[3]),
	.datac(x_cursor[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][19]~18 .lut_mask = 16'h6A6A;
defparam \Mult0_rtl_4|mult_core|romout[0][19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][20]~19 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][20]~19_combout  = x_cursor[2] $ (((x_cursor[0] & ((!x_cursor[1]) # (!x_cursor[3])))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][20]~19 .lut_mask = 16'hB34C;
defparam \Mult0_rtl_4|mult_core|romout[0][20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][21] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][21]~combout  = (x_cursor[3] & (!x_cursor[1] & ((x_cursor[2]) # (!x_cursor[0])))) # (!x_cursor[3] & (x_cursor[1] $ (((x_cursor[0] & !x_cursor[2])))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][21]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][21] .lut_mask = 16'h5A16;
defparam \Mult0_rtl_4|mult_core|romout[0][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][18]~21 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][18]~21_combout  = (x_cursor[4] & (((!x_cursor[7])))) # (!x_cursor[4] & (x_cursor[7] & ((x_cursor[6]) # (x_cursor[5]))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][18]~21 .lut_mask = 16'h3C2C;
defparam \Mult0_rtl_4|mult_core|romout[1][18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][20]~23 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][20]~23_combout  = x_cursor[6] $ (((x_cursor[4] & ((!x_cursor[5]) # (!x_cursor[7])))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][20]~23 .lut_mask = 16'hA666;
defparam \Mult0_rtl_4|mult_core|romout[1][20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|_~4 (
// Equation(s):
// \Mult0_rtl_4|mult_core|_~4_combout  = (x_cursor[8] & x_cursor[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(x_cursor[8]),
	.datad(x_cursor[9]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|_~4 .lut_mask = 16'hF000;
defparam \Mult0_rtl_4|mult_core|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][25] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][25]~combout  = (x_cursor[3] & ((x_cursor[2] & (!x_cursor[1] & !x_cursor[0])) # (!x_cursor[2] & (x_cursor[1] & x_cursor[0])))) # (!x_cursor[3] & (x_cursor[1] $ (((!x_cursor[2] & x_cursor[0])))))

	.dataa(x_cursor[2]),
	.datab(x_cursor[3]),
	.datac(x_cursor[1]),
	.datad(x_cursor[0]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][25]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][25] .lut_mask = 16'h6138;
defparam \Mult0_rtl_4|mult_core|romout[0][25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][26]~26 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][26]~26_combout  = (x_cursor[2] & (x_cursor[0] $ (((!x_cursor[3] & x_cursor[1]))))) # (!x_cursor[2] & ((x_cursor[3] & ((x_cursor[1]) # (!x_cursor[0]))) # (!x_cursor[3] & ((x_cursor[0]) # (!x_cursor[1])))))

	.dataa(x_cursor[2]),
	.datab(x_cursor[3]),
	.datac(x_cursor[1]),
	.datad(x_cursor[0]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][26]~26 .lut_mask = 16'hDB65;
defparam \Mult0_rtl_4|mult_core|romout[0][26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][23]~27 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][23]~27_combout  = (x_cursor[7] & (x_cursor[5] $ (((x_cursor[4]) # (!x_cursor[6]))))) # (!x_cursor[7] & ((x_cursor[6] & (!x_cursor[4] & !x_cursor[5])) # (!x_cursor[6] & (x_cursor[4] & x_cursor[5]))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][23]~27 .lut_mask = 16'h24D2;
defparam \Mult0_rtl_4|mult_core|romout[1][23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][24]~28 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][24]~28_combout  = (x_cursor[6] & ((x_cursor[4] & (x_cursor[7] & !x_cursor[5])) # (!x_cursor[4] & (!x_cursor[7] & x_cursor[5])))) # (!x_cursor[6] & (x_cursor[4] $ (((x_cursor[7] & !x_cursor[5])))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][24]~28 .lut_mask = 16'h4694;
defparam \Mult0_rtl_4|mult_core|romout[1][24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][29]~31 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][29]~31_combout  = (x_cursor[3] & ((x_cursor[2]) # (x_cursor[1])))

	.dataa(x_cursor[2]),
	.datab(x_cursor[3]),
	.datac(x_cursor[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][29]~31 .lut_mask = 16'hC8C8;
defparam \Mult0_rtl_4|mult_core|romout[0][29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][26]~32 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][26]~32_combout  = (x_cursor[6] & (x_cursor[4] $ (((!x_cursor[7] & x_cursor[5]))))) # (!x_cursor[6] & ((x_cursor[4] & ((x_cursor[5]) # (!x_cursor[7]))) # (!x_cursor[4] & ((x_cursor[7]) # (!x_cursor[5])))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][26]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][26]~32 .lut_mask = 16'hD69D;
defparam \Mult0_rtl_4|mult_core|romout[1][26]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][28] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][28]~combout  = (x_cursor[6] & ((x_cursor[4] & ((x_cursor[5]) # (!x_cursor[7]))) # (!x_cursor[4] & (!x_cursor[7] & x_cursor[5])))) # (!x_cursor[6] & (((x_cursor[7] & !x_cursor[5]))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][28]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][28] .lut_mask = 16'h8A58;
defparam \Mult0_rtl_4|mult_core|romout[1][28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][29]~33 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][29]~33_combout  = (x_cursor[7] & ((x_cursor[6]) # (x_cursor[5])))

	.dataa(x_cursor[6]),
	.datab(gnd),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][29]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][29]~33 .lut_mask = 16'hF0A0;
defparam \Mult0_rtl_4|mult_core|romout[1][29]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N30
cycloneive_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = (\state.compute_pixel_loop~q  & ((\Add3~1_combout ))) # (!\state.compute_pixel_loop~q  & (\state.compute_pixel_init~q ))

	.dataa(\state.compute_pixel_init~q ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~1 .lut_mask = 16'hE2E2;
defparam \Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis20 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis20_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis20_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis20 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis21 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis21_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis21_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis21 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis19 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis19_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis19_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis19 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis22 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis22_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis22_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis22 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis24 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis24_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis24_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis24 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis23 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis23_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis23_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis23 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis26 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis26_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis26_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis26 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis25 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis25_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis25_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis25 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis28 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis28_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis28_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis28 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis27 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis27_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis27_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis27 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis30 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis30_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis30_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis30 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis29 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis29_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis29_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis29 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis6 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis6_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis6_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis6 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis8 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis8_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis8_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis8 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis7 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis7_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis7_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis7 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis9 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis9_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis9_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis9 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis11 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis11_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis11_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis11 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \LCD_BLON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_BLON),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \LCD_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_EN),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \LCD_ON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_ON),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \LCD_RS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RS),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RW),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \UART_RTS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_RTS),
	.obar());
// synopsys translate_off
defparam \UART_RTS~output .bus_hold = "false";
defparam \UART_RTS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TXD),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\u1|oVGA_B[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\u1|oVGA_B[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\u1|oVGA_B[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\u1|oVGA_B[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\u1|oVGA_B[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\u1|oVGA_B[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\u1|oVGA_B[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\u1|oVGA_B[7]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\u1|oVGA_BLANK~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\p1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\u1|oVGA_G[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\u1|oVGA_G[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\u1|oVGA_G[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\u1|oVGA_G[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\u1|oVGA_G[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\u1|oVGA_G[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\u1|oVGA_G[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\u1|oVGA_G[7]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\u1|oVGA_H_SYNC~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\u1|oVGA_R[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\u1|oVGA_R[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\u1|oVGA_R[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\u1|oVGA_R[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\u1|oVGA_R[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\u1|oVGA_R[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\u1|oVGA_R[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\u1|oVGA_R[7]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\u1|oVGA_V_SYNC~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[4]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[5]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[6]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[7]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \u1|V_Cont[0]~40 (
// Equation(s):
// \u1|V_Cont[0]~40_combout  = \u1|V_Cont [0] $ (VCC)
// \u1|V_Cont[0]~41  = CARRY(\u1|V_Cont [0])

	.dataa(\u1|V_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|V_Cont[0]~40_combout ),
	.cout(\u1|V_Cont[0]~41 ));
// synopsys translate_off
defparam \u1|V_Cont[0]~40 .lut_mask = 16'h55AA;
defparam \u1|V_Cont[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \u1|V_Cont[1]~42 (
// Equation(s):
// \u1|V_Cont[1]~42_combout  = (\u1|V_Cont [1] & (!\u1|V_Cont[0]~41 )) # (!\u1|V_Cont [1] & ((\u1|V_Cont[0]~41 ) # (GND)))
// \u1|V_Cont[1]~43  = CARRY((!\u1|V_Cont[0]~41 ) # (!\u1|V_Cont [1]))

	.dataa(gnd),
	.datab(\u1|V_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[0]~41 ),
	.combout(\u1|V_Cont[1]~42_combout ),
	.cout(\u1|V_Cont[1]~43 ));
// synopsys translate_off
defparam \u1|V_Cont[1]~42 .lut_mask = 16'h3C3F;
defparam \u1|V_Cont[1]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \u1|V_Cont[2]~44 (
// Equation(s):
// \u1|V_Cont[2]~44_combout  = (\u1|V_Cont [2] & (\u1|V_Cont[1]~43  $ (GND))) # (!\u1|V_Cont [2] & (!\u1|V_Cont[1]~43  & VCC))
// \u1|V_Cont[2]~45  = CARRY((\u1|V_Cont [2] & !\u1|V_Cont[1]~43 ))

	.dataa(\u1|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[1]~43 ),
	.combout(\u1|V_Cont[2]~44_combout ),
	.cout(\u1|V_Cont[2]~45 ));
// synopsys translate_off
defparam \u1|V_Cont[2]~44 .lut_mask = 16'hA50A;
defparam \u1|V_Cont[2]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \u1|V_Cont[3]~46 (
// Equation(s):
// \u1|V_Cont[3]~46_combout  = (\u1|V_Cont [3] & (!\u1|V_Cont[2]~45 )) # (!\u1|V_Cont [3] & ((\u1|V_Cont[2]~45 ) # (GND)))
// \u1|V_Cont[3]~47  = CARRY((!\u1|V_Cont[2]~45 ) # (!\u1|V_Cont [3]))

	.dataa(\u1|V_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[2]~45 ),
	.combout(\u1|V_Cont[3]~46_combout ),
	.cout(\u1|V_Cont[3]~47 ));
// synopsys translate_off
defparam \u1|V_Cont[3]~46 .lut_mask = 16'h5A5F;
defparam \u1|V_Cont[3]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \u1|V_Cont[4]~48 (
// Equation(s):
// \u1|V_Cont[4]~48_combout  = (\u1|V_Cont [4] & (\u1|V_Cont[3]~47  $ (GND))) # (!\u1|V_Cont [4] & (!\u1|V_Cont[3]~47  & VCC))
// \u1|V_Cont[4]~49  = CARRY((\u1|V_Cont [4] & !\u1|V_Cont[3]~47 ))

	.dataa(gnd),
	.datab(\u1|V_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[3]~47 ),
	.combout(\u1|V_Cont[4]~48_combout ),
	.cout(\u1|V_Cont[4]~49 ));
// synopsys translate_off
defparam \u1|V_Cont[4]~48 .lut_mask = 16'hC30C;
defparam \u1|V_Cont[4]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneive_lcell_comb \u1|H_Cont[0]~40 (
// Equation(s):
// \u1|H_Cont[0]~40_combout  = \u1|H_Cont [0] $ (VCC)
// \u1|H_Cont[0]~41  = CARRY(\u1|H_Cont [0])

	.dataa(\u1|H_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|H_Cont[0]~40_combout ),
	.cout(\u1|H_Cont[0]~41 ));
// synopsys translate_off
defparam \u1|H_Cont[0]~40 .lut_mask = 16'h55AA;
defparam \u1|H_Cont[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \u1|H_Cont[1]~42 (
// Equation(s):
// \u1|H_Cont[1]~42_combout  = (\u1|H_Cont [1] & (!\u1|H_Cont[0]~41 )) # (!\u1|H_Cont [1] & ((\u1|H_Cont[0]~41 ) # (GND)))
// \u1|H_Cont[1]~43  = CARRY((!\u1|H_Cont[0]~41 ) # (!\u1|H_Cont [1]))

	.dataa(gnd),
	.datab(\u1|H_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[0]~41 ),
	.combout(\u1|H_Cont[1]~42_combout ),
	.cout(\u1|H_Cont[1]~43 ));
// synopsys translate_off
defparam \u1|H_Cont[1]~42 .lut_mask = 16'h3C3F;
defparam \u1|H_Cont[1]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneive_lcell_comb \u1|H_Cont[4]~48 (
// Equation(s):
// \u1|H_Cont[4]~48_combout  = (\u1|H_Cont [4] & (\u1|H_Cont[3]~47  $ (GND))) # (!\u1|H_Cont [4] & (!\u1|H_Cont[3]~47  & VCC))
// \u1|H_Cont[4]~49  = CARRY((\u1|H_Cont [4] & !\u1|H_Cont[3]~47 ))

	.dataa(gnd),
	.datab(\u1|H_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[3]~47 ),
	.combout(\u1|H_Cont[4]~48_combout ),
	.cout(\u1|H_Cont[4]~49 ));
// synopsys translate_off
defparam \u1|H_Cont[4]~48 .lut_mask = 16'hC30C;
defparam \u1|H_Cont[4]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \u1|H_Cont[5]~50 (
// Equation(s):
// \u1|H_Cont[5]~50_combout  = (\u1|H_Cont [5] & (!\u1|H_Cont[4]~49 )) # (!\u1|H_Cont [5] & ((\u1|H_Cont[4]~49 ) # (GND)))
// \u1|H_Cont[5]~51  = CARRY((!\u1|H_Cont[4]~49 ) # (!\u1|H_Cont [5]))

	.dataa(gnd),
	.datab(\u1|H_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[4]~49 ),
	.combout(\u1|H_Cont[5]~50_combout ),
	.cout(\u1|H_Cont[5]~51 ));
// synopsys translate_off
defparam \u1|H_Cont[5]~50 .lut_mask = 16'h3C3F;
defparam \u1|H_Cont[5]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y44_N17
dffeas \u1|H_Cont[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|H_Cont[5]~50_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[5] .is_wysiwyg = "true";
defparam \u1|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneive_lcell_comb \u1|H_Cont[6]~52 (
// Equation(s):
// \u1|H_Cont[6]~52_combout  = (\u1|H_Cont [6] & (\u1|H_Cont[5]~51  $ (GND))) # (!\u1|H_Cont [6] & (!\u1|H_Cont[5]~51  & VCC))
// \u1|H_Cont[6]~53  = CARRY((\u1|H_Cont [6] & !\u1|H_Cont[5]~51 ))

	.dataa(\u1|H_Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[5]~51 ),
	.combout(\u1|H_Cont[6]~52_combout ),
	.cout(\u1|H_Cont[6]~53 ));
// synopsys translate_off
defparam \u1|H_Cont[6]~52 .lut_mask = 16'hA50A;
defparam \u1|H_Cont[6]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y44_N19
dffeas \u1|H_Cont[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|H_Cont[6]~52_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[6] .is_wysiwyg = "true";
defparam \u1|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \u1|H_Cont[7]~54 (
// Equation(s):
// \u1|H_Cont[7]~54_combout  = (\u1|H_Cont [7] & (!\u1|H_Cont[6]~53 )) # (!\u1|H_Cont [7] & ((\u1|H_Cont[6]~53 ) # (GND)))
// \u1|H_Cont[7]~55  = CARRY((!\u1|H_Cont[6]~53 ) # (!\u1|H_Cont [7]))

	.dataa(gnd),
	.datab(\u1|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[6]~53 ),
	.combout(\u1|H_Cont[7]~54_combout ),
	.cout(\u1|H_Cont[7]~55 ));
// synopsys translate_off
defparam \u1|H_Cont[7]~54 .lut_mask = 16'h3C3F;
defparam \u1|H_Cont[7]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y44_N21
dffeas \u1|H_Cont[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|H_Cont[7]~54_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[7] .is_wysiwyg = "true";
defparam \u1|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneive_lcell_comb \u1|Equal7~5 (
// Equation(s):
// \u1|Equal7~5_combout  = (!\u1|H_Cont [5] & (!\u1|H_Cont [6] & !\u1|H_Cont [7]))

	.dataa(gnd),
	.datab(\u1|H_Cont [5]),
	.datac(\u1|H_Cont [6]),
	.datad(\u1|H_Cont [7]),
	.cin(gnd),
	.combout(\u1|Equal7~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal7~5 .lut_mask = 16'h0003;
defparam \u1|Equal7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneive_lcell_comb \u1|H_Cont[8]~56 (
// Equation(s):
// \u1|H_Cont[8]~56_combout  = (\u1|H_Cont [8] & (\u1|H_Cont[7]~55  $ (GND))) # (!\u1|H_Cont [8] & (!\u1|H_Cont[7]~55  & VCC))
// \u1|H_Cont[8]~57  = CARRY((\u1|H_Cont [8] & !\u1|H_Cont[7]~55 ))

	.dataa(\u1|H_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[7]~55 ),
	.combout(\u1|H_Cont[8]~56_combout ),
	.cout(\u1|H_Cont[8]~57 ));
// synopsys translate_off
defparam \u1|H_Cont[8]~56 .lut_mask = 16'hA50A;
defparam \u1|H_Cont[8]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \u1|H_Cont[9]~58 (
// Equation(s):
// \u1|H_Cont[9]~58_combout  = \u1|H_Cont[8]~57  $ (\u1|H_Cont [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|H_Cont [9]),
	.cin(\u1|H_Cont[8]~57 ),
	.combout(\u1|H_Cont[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|H_Cont[9]~58 .lut_mask = 16'h0FF0;
defparam \u1|H_Cont[9]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y44_N25
dffeas \u1|H_Cont[9] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|H_Cont[9]~58_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[9] .is_wysiwyg = "true";
defparam \u1|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N23
dffeas \u1|H_Cont[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|H_Cont[8]~56_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[8] .is_wysiwyg = "true";
defparam \u1|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \u1|Equal7~6 (
// Equation(s):
// \u1|Equal7~6_combout  = (\u1|H_Cont [9] & \u1|H_Cont [8])

	.dataa(gnd),
	.datab(\u1|H_Cont [9]),
	.datac(gnd),
	.datad(\u1|H_Cont [8]),
	.cin(gnd),
	.combout(\u1|Equal7~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal7~6 .lut_mask = 16'hCC00;
defparam \u1|Equal7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \u1|LessThan6~2 (
// Equation(s):
// \u1|LessThan6~2_combout  = (\u1|Equal7~6_combout  & (((\u1|H_Cont [0] & \u1|Equal7~7_combout )) # (!\u1|Equal7~5_combout )))

	.dataa(\u1|H_Cont [0]),
	.datab(\u1|Equal7~7_combout ),
	.datac(\u1|Equal7~5_combout ),
	.datad(\u1|Equal7~6_combout ),
	.cin(gnd),
	.combout(\u1|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan6~2 .lut_mask = 16'h8F00;
defparam \u1|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N9
dffeas \u1|H_Cont[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|H_Cont[1]~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[1] .is_wysiwyg = "true";
defparam \u1|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \u1|H_Cont[3]~46 (
// Equation(s):
// \u1|H_Cont[3]~46_combout  = (\u1|H_Cont [3] & (!\u1|H_Cont[2]~45 )) # (!\u1|H_Cont [3] & ((\u1|H_Cont[2]~45 ) # (GND)))
// \u1|H_Cont[3]~47  = CARRY((!\u1|H_Cont[2]~45 ) # (!\u1|H_Cont [3]))

	.dataa(\u1|H_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|H_Cont[2]~45 ),
	.combout(\u1|H_Cont[3]~46_combout ),
	.cout(\u1|H_Cont[3]~47 ));
// synopsys translate_off
defparam \u1|H_Cont[3]~46 .lut_mask = 16'h5A5F;
defparam \u1|H_Cont[3]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y44_N15
dffeas \u1|H_Cont[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|H_Cont[4]~48_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[4] .is_wysiwyg = "true";
defparam \u1|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N13
dffeas \u1|H_Cont[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|H_Cont[3]~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[3] .is_wysiwyg = "true";
defparam \u1|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \u1|Equal7~7 (
// Equation(s):
// \u1|Equal7~7_combout  = (\u1|H_Cont [2] & (\u1|H_Cont [4] & (\u1|H_Cont [1] & \u1|H_Cont [3])))

	.dataa(\u1|H_Cont [2]),
	.datab(\u1|H_Cont [4]),
	.datac(\u1|H_Cont [1]),
	.datad(\u1|H_Cont [3]),
	.cin(gnd),
	.combout(\u1|Equal7~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal7~7 .lut_mask = 16'h8000;
defparam \u1|Equal7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \u1|Equal7~8 (
// Equation(s):
// \u1|Equal7~8_combout  = (\u1|H_Cont [0] & (\u1|Equal7~7_combout  & (\u1|Equal7~5_combout  & \u1|Equal7~6_combout )))

	.dataa(\u1|H_Cont [0]),
	.datab(\u1|Equal7~7_combout ),
	.datac(\u1|Equal7~5_combout ),
	.datad(\u1|Equal7~6_combout ),
	.cin(gnd),
	.combout(\u1|Equal7~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal7~8 .lut_mask = 16'h8000;
defparam \u1|Equal7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N15
dffeas \u1|V_Cont[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|V_Cont[4]~48_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan7~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal7~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[4] .is_wysiwyg = "true";
defparam \u1|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \u1|V_Cont[5]~50 (
// Equation(s):
// \u1|V_Cont[5]~50_combout  = (\u1|V_Cont [5] & (!\u1|V_Cont[4]~49 )) # (!\u1|V_Cont [5] & ((\u1|V_Cont[4]~49 ) # (GND)))
// \u1|V_Cont[5]~51  = CARRY((!\u1|V_Cont[4]~49 ) # (!\u1|V_Cont [5]))

	.dataa(gnd),
	.datab(\u1|V_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[4]~49 ),
	.combout(\u1|V_Cont[5]~50_combout ),
	.cout(\u1|V_Cont[5]~51 ));
// synopsys translate_off
defparam \u1|V_Cont[5]~50 .lut_mask = 16'h3C3F;
defparam \u1|V_Cont[5]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \u1|V_Cont[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|V_Cont[5]~50_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan7~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal7~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[5] .is_wysiwyg = "true";
defparam \u1|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \u1|V_Cont[6]~52 (
// Equation(s):
// \u1|V_Cont[6]~52_combout  = (\u1|V_Cont [6] & (\u1|V_Cont[5]~51  $ (GND))) # (!\u1|V_Cont [6] & (!\u1|V_Cont[5]~51  & VCC))
// \u1|V_Cont[6]~53  = CARRY((\u1|V_Cont [6] & !\u1|V_Cont[5]~51 ))

	.dataa(gnd),
	.datab(\u1|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[5]~51 ),
	.combout(\u1|V_Cont[6]~52_combout ),
	.cout(\u1|V_Cont[6]~53 ));
// synopsys translate_off
defparam \u1|V_Cont[6]~52 .lut_mask = 16'hC30C;
defparam \u1|V_Cont[6]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N19
dffeas \u1|V_Cont[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|V_Cont[6]~52_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan7~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal7~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[6] .is_wysiwyg = "true";
defparam \u1|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \u1|V_Cont[7]~54 (
// Equation(s):
// \u1|V_Cont[7]~54_combout  = (\u1|V_Cont [7] & (!\u1|V_Cont[6]~53 )) # (!\u1|V_Cont [7] & ((\u1|V_Cont[6]~53 ) # (GND)))
// \u1|V_Cont[7]~55  = CARRY((!\u1|V_Cont[6]~53 ) # (!\u1|V_Cont [7]))

	.dataa(gnd),
	.datab(\u1|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[6]~53 ),
	.combout(\u1|V_Cont[7]~54_combout ),
	.cout(\u1|V_Cont[7]~55 ));
// synopsys translate_off
defparam \u1|V_Cont[7]~54 .lut_mask = 16'h3C3F;
defparam \u1|V_Cont[7]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N21
dffeas \u1|V_Cont[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|V_Cont[7]~54_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan7~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal7~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[7] .is_wysiwyg = "true";
defparam \u1|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \u1|V_Cont[8]~56 (
// Equation(s):
// \u1|V_Cont[8]~56_combout  = (\u1|V_Cont [8] & (\u1|V_Cont[7]~55  $ (GND))) # (!\u1|V_Cont [8] & (!\u1|V_Cont[7]~55  & VCC))
// \u1|V_Cont[8]~57  = CARRY((\u1|V_Cont [8] & !\u1|V_Cont[7]~55 ))

	.dataa(\u1|V_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|V_Cont[7]~55 ),
	.combout(\u1|V_Cont[8]~56_combout ),
	.cout(\u1|V_Cont[8]~57 ));
// synopsys translate_off
defparam \u1|V_Cont[8]~56 .lut_mask = 16'hA50A;
defparam \u1|V_Cont[8]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N23
dffeas \u1|V_Cont[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|V_Cont[8]~56_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan7~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal7~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[8] .is_wysiwyg = "true";
defparam \u1|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \u1|LessThan5~1 (
// Equation(s):
// \u1|LessThan5~1_combout  = (!\u1|V_Cont [7] & (!\u1|V_Cont [6] & (!\u1|V_Cont [5] & !\u1|V_Cont [8])))

	.dataa(\u1|V_Cont [7]),
	.datab(\u1|V_Cont [6]),
	.datac(\u1|V_Cont [5]),
	.datad(\u1|V_Cont [8]),
	.cin(gnd),
	.combout(\u1|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan5~1 .lut_mask = 16'h0001;
defparam \u1|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \u1|V_Cont[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|V_Cont[3]~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan7~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal7~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[3] .is_wysiwyg = "true";
defparam \u1|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \u1|LessThan7~3 (
// Equation(s):
// \u1|LessThan7~3_combout  = (!\u1|V_Cont [4] & ((!\u1|V_Cont [3]) # (!\u1|V_Cont [2])))

	.dataa(\u1|V_Cont [4]),
	.datab(gnd),
	.datac(\u1|V_Cont [2]),
	.datad(\u1|V_Cont [3]),
	.cin(gnd),
	.combout(\u1|LessThan7~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan7~3 .lut_mask = 16'h0555;
defparam \u1|LessThan7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \u1|V_Cont[9]~58 (
// Equation(s):
// \u1|V_Cont[9]~58_combout  = \u1|V_Cont[8]~57  $ (\u1|V_Cont [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|V_Cont [9]),
	.cin(\u1|V_Cont[8]~57 ),
	.combout(\u1|V_Cont[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|V_Cont[9]~58 .lut_mask = 16'h0FF0;
defparam \u1|V_Cont[9]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N25
dffeas \u1|V_Cont[9] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|V_Cont[9]~58_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan7~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal7~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[9] .is_wysiwyg = "true";
defparam \u1|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \u1|LessThan7~4 (
// Equation(s):
// \u1|LessThan7~4_combout  = (\u1|V_Cont [9] & ((!\u1|LessThan7~3_combout ) # (!\u1|LessThan5~1_combout )))

	.dataa(gnd),
	.datab(\u1|LessThan5~1_combout ),
	.datac(\u1|LessThan7~3_combout ),
	.datad(\u1|V_Cont [9]),
	.cin(gnd),
	.combout(\u1|LessThan7~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan7~4 .lut_mask = 16'h3F00;
defparam \u1|LessThan7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \u1|V_Cont[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|V_Cont[1]~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan7~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal7~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[1] .is_wysiwyg = "true";
defparam \u1|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \u1|V_Cont[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|V_Cont[2]~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan7~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal7~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[2] .is_wysiwyg = "true";
defparam \u1|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \u1|oVGA_V_SYNC~4 (
// Equation(s):
// \u1|oVGA_V_SYNC~4_combout  = (!\u1|V_Cont [4] & (!\u1|V_Cont [2] & !\u1|V_Cont [3]))

	.dataa(\u1|V_Cont [4]),
	.datab(gnd),
	.datac(\u1|V_Cont [2]),
	.datad(\u1|V_Cont [3]),
	.cin(gnd),
	.combout(\u1|oVGA_V_SYNC~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_V_SYNC~4 .lut_mask = 16'h0005;
defparam \u1|oVGA_V_SYNC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \u1|LessThan4~4 (
// Equation(s):
// \u1|LessThan4~4_combout  = (!\u1|V_Cont [9] & (!\u1|V_Cont [6] & (!\u1|V_Cont [7] & !\u1|V_Cont [8])))

	.dataa(\u1|V_Cont [9]),
	.datab(\u1|V_Cont [6]),
	.datac(\u1|V_Cont [7]),
	.datad(\u1|V_Cont [8]),
	.cin(gnd),
	.combout(\u1|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan4~4 .lut_mask = 16'h0001;
defparam \u1|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N7
dffeas \u1|V_Cont[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|V_Cont[0]~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan7~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal7~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|V_Cont[0] .is_wysiwyg = "true";
defparam \u1|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \u1|LessThan4~3 (
// Equation(s):
// \u1|LessThan4~3_combout  = (!\u1|V_Cont [0]) # (!\u1|V_Cont [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|V_Cont [1]),
	.datad(\u1|V_Cont [0]),
	.cin(gnd),
	.combout(\u1|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan4~3 .lut_mask = 16'h0FFF;
defparam \u1|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \u1|LessThan4~5 (
// Equation(s):
// \u1|LessThan4~5_combout  = (\u1|LessThan4~4_combout  & (((\u1|oVGA_V_SYNC~4_combout  & \u1|LessThan4~3_combout )) # (!\u1|V_Cont [5])))

	.dataa(\u1|V_Cont [5]),
	.datab(\u1|oVGA_V_SYNC~4_combout ),
	.datac(\u1|LessThan4~4_combout ),
	.datad(\u1|LessThan4~3_combout ),
	.cin(gnd),
	.combout(\u1|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan4~5 .lut_mask = 16'hD050;
defparam \u1|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneive_lcell_comb \u1|LessThan0~2 (
// Equation(s):
// \u1|LessThan0~2_combout  = ((!\u1|H_Cont [5] & !\u1|H_Cont [6])) # (!\u1|H_Cont [7])

	.dataa(gnd),
	.datab(\u1|H_Cont [5]),
	.datac(\u1|H_Cont [6]),
	.datad(\u1|H_Cont [7]),
	.cin(gnd),
	.combout(\u1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~2 .lut_mask = 16'h03FF;
defparam \u1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \u1|always0~1 (
// Equation(s):
// \u1|always0~1_combout  = (\u1|H_Cont [9] & ((\u1|Equal7~5_combout ) # ((!\u1|H_Cont [8])))) # (!\u1|H_Cont [9] & (((\u1|H_Cont [8]) # (!\u1|LessThan0~2_combout ))))

	.dataa(\u1|Equal7~5_combout ),
	.datab(\u1|LessThan0~2_combout ),
	.datac(\u1|H_Cont [9]),
	.datad(\u1|H_Cont [8]),
	.cin(gnd),
	.combout(\u1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always0~1 .lut_mask = 16'hAFF3;
defparam \u1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneive_lcell_comb \u1|Add2~21 (
// Equation(s):
// \u1|Add2~21_combout  = \u1|H_Cont [1] $ (VCC)
// \u1|Add2~22  = CARRY(\u1|H_Cont [1])

	.dataa(\u1|H_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Add2~21_combout ),
	.cout(\u1|Add2~22 ));
// synopsys translate_off
defparam \u1|Add2~21 .lut_mask = 16'h55AA;
defparam \u1|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \u1|Add2~23 (
// Equation(s):
// \u1|Add2~23_combout  = (\u1|H_Cont [2] & (!\u1|Add2~22 )) # (!\u1|H_Cont [2] & ((\u1|Add2~22 ) # (GND)))
// \u1|Add2~24  = CARRY((!\u1|Add2~22 ) # (!\u1|H_Cont [2]))

	.dataa(\u1|H_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~22 ),
	.combout(\u1|Add2~23_combout ),
	.cout(\u1|Add2~24 ));
// synopsys translate_off
defparam \u1|Add2~23 .lut_mask = 16'h5A5F;
defparam \u1|Add2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \u1|Add2~25 (
// Equation(s):
// \u1|Add2~25_combout  = (\u1|H_Cont [3] & (\u1|Add2~24  $ (GND))) # (!\u1|H_Cont [3] & (!\u1|Add2~24  & VCC))
// \u1|Add2~26  = CARRY((\u1|H_Cont [3] & !\u1|Add2~24 ))

	.dataa(\u1|H_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~24 ),
	.combout(\u1|Add2~25_combout ),
	.cout(\u1|Add2~26 ));
// synopsys translate_off
defparam \u1|Add2~25 .lut_mask = 16'hA50A;
defparam \u1|Add2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneive_lcell_comb \u1|Add2~27 (
// Equation(s):
// \u1|Add2~27_combout  = (\u1|H_Cont [4] & (!\u1|Add2~26 )) # (!\u1|H_Cont [4] & ((\u1|Add2~26 ) # (GND)))
// \u1|Add2~28  = CARRY((!\u1|Add2~26 ) # (!\u1|H_Cont [4]))

	.dataa(\u1|H_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~26 ),
	.combout(\u1|Add2~27_combout ),
	.cout(\u1|Add2~28 ));
// synopsys translate_off
defparam \u1|Add2~27 .lut_mask = 16'h5A5F;
defparam \u1|Add2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \u1|Add2~31 (
// Equation(s):
// \u1|Add2~31_combout  = (\u1|H_Cont [6] & (!\u1|Add2~30 )) # (!\u1|H_Cont [6] & ((\u1|Add2~30 ) # (GND)))
// \u1|Add2~32  = CARRY((!\u1|Add2~30 ) # (!\u1|H_Cont [6]))

	.dataa(gnd),
	.datab(\u1|H_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~30 ),
	.combout(\u1|Add2~31_combout ),
	.cout(\u1|Add2~32 ));
// synopsys translate_off
defparam \u1|Add2~31 .lut_mask = 16'h3C3F;
defparam \u1|Add2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneive_lcell_comb \u1|Add2~33 (
// Equation(s):
// \u1|Add2~33_combout  = (\u1|H_Cont [7] & (\u1|Add2~32  $ (GND))) # (!\u1|H_Cont [7] & (!\u1|Add2~32  & VCC))
// \u1|Add2~34  = CARRY((\u1|H_Cont [7] & !\u1|Add2~32 ))

	.dataa(gnd),
	.datab(\u1|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~32 ),
	.combout(\u1|Add2~33_combout ),
	.cout(\u1|Add2~34 ));
// synopsys translate_off
defparam \u1|Add2~33 .lut_mask = 16'hC30C;
defparam \u1|Add2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \u1|oCoord_X[5]~20 (
// Equation(s):
// \u1|oCoord_X[5]~20_combout  = \u1|Add2~29_combout  $ (VCC)
// \u1|oCoord_X[5]~21  = CARRY(\u1|Add2~29_combout )

	.dataa(\u1|Add2~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|oCoord_X[5]~20_combout ),
	.cout(\u1|oCoord_X[5]~21 ));
// synopsys translate_off
defparam \u1|oCoord_X[5]~20 .lut_mask = 16'h55AA;
defparam \u1|oCoord_X[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \u1|oCoord_X[6]~22 (
// Equation(s):
// \u1|oCoord_X[6]~22_combout  = (\u1|Add2~31_combout  & (\u1|oCoord_X[5]~21  & VCC)) # (!\u1|Add2~31_combout  & (!\u1|oCoord_X[5]~21 ))
// \u1|oCoord_X[6]~23  = CARRY((!\u1|Add2~31_combout  & !\u1|oCoord_X[5]~21 ))

	.dataa(gnd),
	.datab(\u1|Add2~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|oCoord_X[5]~21 ),
	.combout(\u1|oCoord_X[6]~22_combout ),
	.cout(\u1|oCoord_X[6]~23 ));
// synopsys translate_off
defparam \u1|oCoord_X[6]~22 .lut_mask = 16'hC303;
defparam \u1|oCoord_X[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \u1|oCoord_X[7]~24 (
// Equation(s):
// \u1|oCoord_X[7]~24_combout  = (\u1|Add2~33_combout  & (\u1|oCoord_X[6]~23  $ (GND))) # (!\u1|Add2~33_combout  & (!\u1|oCoord_X[6]~23  & VCC))
// \u1|oCoord_X[7]~25  = CARRY((\u1|Add2~33_combout  & !\u1|oCoord_X[6]~23 ))

	.dataa(gnd),
	.datab(\u1|Add2~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|oCoord_X[6]~23 ),
	.combout(\u1|oCoord_X[7]~24_combout ),
	.cout(\u1|oCoord_X[7]~25 ));
// synopsys translate_off
defparam \u1|oCoord_X[7]~24 .lut_mask = 16'hC30C;
defparam \u1|oCoord_X[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \u1|Add2~37 (
// Equation(s):
// \u1|Add2~37_combout  = (\u1|H_Cont [9] & (\u1|Add2~36  $ (GND))) # (!\u1|H_Cont [9] & (!\u1|Add2~36  & VCC))
// \u1|Add2~38  = CARRY((\u1|H_Cont [9] & !\u1|Add2~36 ))

	.dataa(gnd),
	.datab(\u1|H_Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~36 ),
	.combout(\u1|Add2~37_combout ),
	.cout(\u1|Add2~38 ));
// synopsys translate_off
defparam \u1|Add2~37 .lut_mask = 16'hC30C;
defparam \u1|Add2~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \u1|Add2~39 (
// Equation(s):
// \u1|Add2~39_combout  = \u1|Add2~38 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|Add2~38 ),
	.combout(\u1|Add2~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~39 .lut_mask = 16'hF0F0;
defparam \u1|Add2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \u1|always1~4 (
// Equation(s):
// \u1|always1~4_combout  = (!\u1|Add2~29_combout  & !\u1|Add2~31_combout )

	.dataa(\u1|Add2~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|Add2~31_combout ),
	.cin(gnd),
	.combout(\u1|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always1~4 .lut_mask = 16'h0055;
defparam \u1|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \u1|always1~5 (
// Equation(s):
// \u1|always1~5_combout  = (\u1|Add2~35_combout  & (((!\u1|Add2~33_combout  & \u1|always1~4_combout )) # (!\u1|Add2~37_combout ))) # (!\u1|Add2~35_combout  & ((\u1|Add2~37_combout ) # ((\u1|Add2~33_combout  & !\u1|always1~4_combout ))))

	.dataa(\u1|Add2~35_combout ),
	.datab(\u1|Add2~33_combout ),
	.datac(\u1|Add2~37_combout ),
	.datad(\u1|always1~4_combout ),
	.cin(gnd),
	.combout(\u1|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always1~5 .lut_mask = 16'h7A5E;
defparam \u1|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \u1|always1~6 (
// Equation(s):
// \u1|always1~6_combout  = (\u1|LessThan5~2_combout  & (!\u1|Add2~39_combout  & (\u1|always1~5_combout  & !\u1|LessThan4~5_combout )))

	.dataa(\u1|LessThan5~2_combout ),
	.datab(\u1|Add2~39_combout ),
	.datac(\u1|always1~5_combout ),
	.datad(\u1|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\u1|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always1~6 .lut_mask = 16'h0020;
defparam \u1|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N27
dffeas \u1|oCoord_X[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_X[7]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_X[7] .is_wysiwyg = "true";
defparam \u1|oCoord_X[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N21
dffeas \display|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|oCoord_X [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \display|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\display|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \u1|oCoord_X[8]~26 (
// Equation(s):
// \u1|oCoord_X[8]~26_combout  = (\u1|Add2~35_combout  & (\u1|oCoord_X[7]~25  & VCC)) # (!\u1|Add2~35_combout  & (!\u1|oCoord_X[7]~25 ))
// \u1|oCoord_X[8]~27  = CARRY((!\u1|Add2~35_combout  & !\u1|oCoord_X[7]~25 ))

	.dataa(\u1|Add2~35_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|oCoord_X[7]~25 ),
	.combout(\u1|oCoord_X[8]~26_combout ),
	.cout(\u1|oCoord_X[8]~27 ));
// synopsys translate_off
defparam \u1|oCoord_X[8]~26 .lut_mask = 16'hA505;
defparam \u1|oCoord_X[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N29
dffeas \u1|oCoord_X[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_X[8]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_X [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_X[8] .is_wysiwyg = "true";
defparam \u1|oCoord_X[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N19
dffeas \display|altsyncram_component|auto_generated|address_reg_b[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|oCoord_X [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N27
dffeas \display|altsyncram_component|auto_generated|out_address_reg_b[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\display|altsyncram_component|auto_generated|address_reg_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[4] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \u1|oCoord_X[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_X[6]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_X[6] .is_wysiwyg = "true";
defparam \u1|oCoord_X[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \display|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|oCoord_X [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N5
dffeas \display|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\display|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis18 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis18_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis18_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis18 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \p1|altpll_component|auto_generated|pll1 (
	.areset(!\KEY[1]~input_o ),
	.pfdena(vcc),
	.fbin(\p1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\p1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\p1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \p1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \p1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \p1|altpll_component|auto_generated|pll1 .c0_high = 13;
defparam \p1|altpll_component|auto_generated|pll1 .c0_initial = 7;
defparam \p1|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \p1|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \p1|altpll_component|auto_generated|pll1 .c0_ph = 2;
defparam \p1|altpll_component|auto_generated|pll1 .c1_high = 13;
defparam \p1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \p1|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \p1|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \p1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \p1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \p1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \p1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \p1|altpll_component|auto_generated|pll1 .clk0_divide_by = 125;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 63;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \p1|altpll_component|auto_generated|pll1 .clk1_divide_by = 125;
defparam \p1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 63;
defparam \p1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "-9921";
defparam \p1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \p1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \p1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \p1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \p1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \p1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \p1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \p1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \p1|altpll_component|auto_generated|pll1 .m = 63;
defparam \p1|altpll_component|auto_generated|pll1 .m_initial = 7;
defparam \p1|altpll_component|auto_generated|pll1 .m_ph = 2;
defparam \p1|altpll_component|auto_generated|pll1 .n = 5;
defparam \p1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \p1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \p1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \p1|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3825;
defparam \p1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \p1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \p1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \p1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \p1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \p1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \p1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \p1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 198;
defparam \p1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \x_cursor[0]~43 (
// Equation(s):
// \x_cursor[0]~43_combout  = x_cursor[0] $ (VCC)
// \x_cursor[0]~44  = CARRY(x_cursor[0])

	.dataa(gnd),
	.datab(x_cursor[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\x_cursor[0]~43_combout ),
	.cout(\x_cursor[0]~44 ));
// synopsys translate_off
defparam \x_cursor[0]~43 .lut_mask = 16'h33CC;
defparam \x_cursor[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \KEY[0]~_wirecell (
// Equation(s):
// \KEY[0]~_wirecell_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\KEY[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \KEY[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \KEY[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \x_cursor[5]~55 (
// Equation(s):
// \x_cursor[5]~55_combout  = (x_cursor[5] & (!\x_cursor[4]~54 )) # (!x_cursor[5] & ((\x_cursor[4]~54 ) # (GND)))
// \x_cursor[5]~56  = CARRY((!\x_cursor[4]~54 ) # (!x_cursor[5]))

	.dataa(x_cursor[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\x_cursor[4]~54 ),
	.combout(\x_cursor[5]~55_combout ),
	.cout(\x_cursor[5]~56 ));
// synopsys translate_off
defparam \x_cursor[5]~55 .lut_mask = 16'h5A5F;
defparam \x_cursor[5]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \x_cursor[6]~57 (
// Equation(s):
// \x_cursor[6]~57_combout  = (x_cursor[6] & (\x_cursor[5]~56  $ (GND))) # (!x_cursor[6] & (!\x_cursor[5]~56  & VCC))
// \x_cursor[6]~58  = CARRY((x_cursor[6] & !\x_cursor[5]~56 ))

	.dataa(x_cursor[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\x_cursor[5]~56 ),
	.combout(\x_cursor[6]~57_combout ),
	.cout(\x_cursor[6]~58 ));
// synopsys translate_off
defparam \x_cursor[6]~57 .lut_mask = 16'hA50A;
defparam \x_cursor[6]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \x_cursor[7]~59 (
// Equation(s):
// \x_cursor[7]~59_combout  = (x_cursor[7] & (!\x_cursor[6]~58 )) # (!x_cursor[7] & ((\x_cursor[6]~58 ) # (GND)))
// \x_cursor[7]~60  = CARRY((!\x_cursor[6]~58 ) # (!x_cursor[7]))

	.dataa(gnd),
	.datab(x_cursor[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\x_cursor[6]~58 ),
	.combout(\x_cursor[7]~59_combout ),
	.cout(\x_cursor[7]~60 ));
// synopsys translate_off
defparam \x_cursor[7]~59 .lut_mask = 16'h3C3F;
defparam \x_cursor[7]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneive_lcell_comb \y_cursor[0]~37 (
// Equation(s):
// \y_cursor[0]~37_combout  = (y_cursor[0] & (\LessThan3~2_combout  $ (VCC))) # (!y_cursor[0] & (\LessThan3~2_combout  & VCC))
// \y_cursor[0]~38  = CARRY((y_cursor[0] & \LessThan3~2_combout ))

	.dataa(y_cursor[0]),
	.datab(\LessThan3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\y_cursor[0]~37_combout ),
	.cout(\y_cursor[0]~38 ));
// synopsys translate_off
defparam \y_cursor[0]~37 .lut_mask = 16'h6688;
defparam \y_cursor[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
cycloneive_lcell_comb \y_cursor[1]~41 (
// Equation(s):
// \y_cursor[1]~41_combout  = (y_cursor[1] & (!\y_cursor[0]~38 )) # (!y_cursor[1] & ((\y_cursor[0]~38 ) # (GND)))
// \y_cursor[1]~42  = CARRY((!\y_cursor[0]~38 ) # (!y_cursor[1]))

	.dataa(gnd),
	.datab(y_cursor[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\y_cursor[0]~38 ),
	.combout(\y_cursor[1]~41_combout ),
	.cout(\y_cursor[1]~42 ));
// synopsys translate_off
defparam \y_cursor[1]~41 .lut_mask = 16'h3C3F;
defparam \y_cursor[1]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \y_cursor[1]~40 (
// Equation(s):
// \y_cursor[1]~40_combout  = ((\state.draw_pixel2~q  & \y_cursor[1]~39_combout )) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\state.draw_pixel2~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\y_cursor[1]~39_combout ),
	.cin(gnd),
	.combout(\y_cursor[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \y_cursor[1]~40 .lut_mask = 16'hCF0F;
defparam \y_cursor[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N17
dffeas \y_cursor[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_cursor[1]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\y_cursor[1]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_cursor[1]),
	.prn(vcc));
// synopsys translate_off
defparam \y_cursor[1] .is_wysiwyg = "true";
defparam \y_cursor[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
cycloneive_lcell_comb \y_cursor[2]~43 (
// Equation(s):
// \y_cursor[2]~43_combout  = (y_cursor[2] & (\y_cursor[1]~42  $ (GND))) # (!y_cursor[2] & (!\y_cursor[1]~42  & VCC))
// \y_cursor[2]~44  = CARRY((y_cursor[2] & !\y_cursor[1]~42 ))

	.dataa(y_cursor[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\y_cursor[1]~42 ),
	.combout(\y_cursor[2]~43_combout ),
	.cout(\y_cursor[2]~44 ));
// synopsys translate_off
defparam \y_cursor[2]~43 .lut_mask = 16'hA50A;
defparam \y_cursor[2]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
cycloneive_lcell_comb \y_cursor[3]~45 (
// Equation(s):
// \y_cursor[3]~45_combout  = (y_cursor[3] & (!\y_cursor[2]~44 )) # (!y_cursor[3] & ((\y_cursor[2]~44 ) # (GND)))
// \y_cursor[3]~46  = CARRY((!\y_cursor[2]~44 ) # (!y_cursor[3]))

	.dataa(gnd),
	.datab(y_cursor[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\y_cursor[2]~44 ),
	.combout(\y_cursor[3]~45_combout ),
	.cout(\y_cursor[3]~46 ));
// synopsys translate_off
defparam \y_cursor[3]~45 .lut_mask = 16'h3C3F;
defparam \y_cursor[3]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y47_N21
dffeas \y_cursor[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_cursor[3]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\y_cursor[1]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_cursor[3]),
	.prn(vcc));
// synopsys translate_off
defparam \y_cursor[3] .is_wysiwyg = "true";
defparam \y_cursor[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneive_lcell_comb \y_cursor[4]~47 (
// Equation(s):
// \y_cursor[4]~47_combout  = (y_cursor[4] & (\y_cursor[3]~46  $ (GND))) # (!y_cursor[4] & (!\y_cursor[3]~46  & VCC))
// \y_cursor[4]~48  = CARRY((y_cursor[4] & !\y_cursor[3]~46 ))

	.dataa(y_cursor[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\y_cursor[3]~46 ),
	.combout(\y_cursor[4]~47_combout ),
	.cout(\y_cursor[4]~48 ));
// synopsys translate_off
defparam \y_cursor[4]~47 .lut_mask = 16'hA50A;
defparam \y_cursor[4]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y47_N23
dffeas \y_cursor[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_cursor[4]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\y_cursor[1]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_cursor[4]),
	.prn(vcc));
// synopsys translate_off
defparam \y_cursor[4] .is_wysiwyg = "true";
defparam \y_cursor[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneive_lcell_comb \y_cursor[5]~49 (
// Equation(s):
// \y_cursor[5]~49_combout  = (y_cursor[5] & (!\y_cursor[4]~48 )) # (!y_cursor[5] & ((\y_cursor[4]~48 ) # (GND)))
// \y_cursor[5]~50  = CARRY((!\y_cursor[4]~48 ) # (!y_cursor[5]))

	.dataa(gnd),
	.datab(y_cursor[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\y_cursor[4]~48 ),
	.combout(\y_cursor[5]~49_combout ),
	.cout(\y_cursor[5]~50 ));
// synopsys translate_off
defparam \y_cursor[5]~49 .lut_mask = 16'h3C3F;
defparam \y_cursor[5]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y47_N25
dffeas \y_cursor[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_cursor[5]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\y_cursor[1]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_cursor[5]),
	.prn(vcc));
// synopsys translate_off
defparam \y_cursor[5] .is_wysiwyg = "true";
defparam \y_cursor[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N0
cycloneive_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (\LessThan3~1_combout ) # ((!y_cursor[5] & ((!y_cursor[4]) # (!\Mult1_rtl_2|mult_core|_~0_combout ))))

	.dataa(\LessThan3~1_combout ),
	.datab(\Mult1_rtl_2|mult_core|_~0_combout ),
	.datac(y_cursor[4]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = 16'hAABF;
defparam \LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N15
dffeas \y_cursor[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_cursor[0]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\y_cursor[1]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_cursor[0]),
	.prn(vcc));
// synopsys translate_off
defparam \y_cursor[0] .is_wysiwyg = "true";
defparam \y_cursor[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N19
dffeas \y_cursor[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_cursor[2]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\y_cursor[1]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_cursor[2]),
	.prn(vcc));
// synopsys translate_off
defparam \y_cursor[2] .is_wysiwyg = "true";
defparam \y_cursor[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|_~0 (
// Equation(s):
// \Mult1_rtl_2|mult_core|_~0_combout  = (y_cursor[1] & (y_cursor[0] & (y_cursor[3] & y_cursor[2])))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|_~0 .lut_mask = 16'h8000;
defparam \Mult1_rtl_2|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|_~0 (
// Equation(s):
// \Mult0_rtl_4|mult_core|_~0_combout  = (x_cursor[6] & (x_cursor[4] & (!x_cursor[7] & x_cursor[5])))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|_~0 .lut_mask = 16'h0800;
defparam \Mult0_rtl_4|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N26
cycloneive_lcell_comb \y_cursor[6]~51 (
// Equation(s):
// \y_cursor[6]~51_combout  = (y_cursor[6] & (\y_cursor[5]~50  $ (GND))) # (!y_cursor[6] & (!\y_cursor[5]~50  & VCC))
// \y_cursor[6]~52  = CARRY((y_cursor[6] & !\y_cursor[5]~50 ))

	.dataa(y_cursor[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\y_cursor[5]~50 ),
	.combout(\y_cursor[6]~51_combout ),
	.cout(\y_cursor[6]~52 ));
// synopsys translate_off
defparam \y_cursor[6]~51 .lut_mask = 16'hA50A;
defparam \y_cursor[6]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y47_N27
dffeas \y_cursor[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_cursor[6]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\y_cursor[1]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_cursor[6]),
	.prn(vcc));
// synopsys translate_off
defparam \y_cursor[6] .is_wysiwyg = "true";
defparam \y_cursor[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|_~1 (
// Equation(s):
// \Mult1_rtl_2|mult_core|_~1_combout  = (y_cursor[7] & (y_cursor[4] & (y_cursor[6] & !y_cursor[5])))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|_~1 .lut_mask = 16'h0080;
defparam \Mult1_rtl_2|mult_core|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \always1~10 (
// Equation(s):
// \always1~10_combout  = (((!\Mult1_rtl_2|mult_core|_~1_combout ) # (!\Mult0_rtl_4|mult_core|_~0_combout )) # (!\Mult1_rtl_2|mult_core|_~0_combout )) # (!\Mult0_rtl_4|mult_core|_~1_combout )

	.dataa(\Mult0_rtl_4|mult_core|_~1_combout ),
	.datab(\Mult1_rtl_2|mult_core|_~0_combout ),
	.datac(\Mult0_rtl_4|mult_core|_~0_combout ),
	.datad(\Mult1_rtl_2|mult_core|_~1_combout ),
	.cin(gnd),
	.combout(\always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \always1~10 .lut_mask = 16'h7FFF;
defparam \always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneive_lcell_comb \y_cursor[7]~53 (
// Equation(s):
// \y_cursor[7]~53_combout  = (y_cursor[7] & (!\y_cursor[6]~52 )) # (!y_cursor[7] & ((\y_cursor[6]~52 ) # (GND)))
// \y_cursor[7]~54  = CARRY((!\y_cursor[6]~52 ) # (!y_cursor[7]))

	.dataa(gnd),
	.datab(y_cursor[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\y_cursor[6]~52 ),
	.combout(\y_cursor[7]~53_combout ),
	.cout(\y_cursor[7]~54 ));
// synopsys translate_off
defparam \y_cursor[7]~53 .lut_mask = 16'h3C3F;
defparam \y_cursor[7]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y47_N29
dffeas \y_cursor[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_cursor[7]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\y_cursor[1]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_cursor[7]),
	.prn(vcc));
// synopsys translate_off
defparam \y_cursor[7] .is_wysiwyg = "true";
defparam \y_cursor[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneive_lcell_comb \y_cursor[8]~55 (
// Equation(s):
// \y_cursor[8]~55_combout  = y_cursor[8] $ (!\y_cursor[7]~54 )

	.dataa(y_cursor[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\y_cursor[7]~54 ),
	.combout(\y_cursor[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \y_cursor[8]~55 .lut_mask = 16'hA5A5;
defparam \y_cursor[8]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y47_N31
dffeas \y_cursor[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_cursor[8]~55_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\y_cursor[1]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_cursor[8]),
	.prn(vcc));
// synopsys translate_off
defparam \y_cursor[8] .is_wysiwyg = "true";
defparam \y_cursor[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \x_cursor[8]~61 (
// Equation(s):
// \x_cursor[8]~61_combout  = (x_cursor[8] & (\x_cursor[7]~60  $ (GND))) # (!x_cursor[8] & (!\x_cursor[7]~60  & VCC))
// \x_cursor[8]~62  = CARRY((x_cursor[8] & !\x_cursor[7]~60 ))

	.dataa(gnd),
	.datab(x_cursor[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\x_cursor[7]~60 ),
	.combout(\x_cursor[8]~61_combout ),
	.cout(\x_cursor[8]~62 ));
// synopsys translate_off
defparam \x_cursor[8]~61 .lut_mask = 16'hC30C;
defparam \x_cursor[8]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y44_N17
dffeas \x_cursor[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_cursor[8]~61_combout ),
	.asdata(\KEY[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\x_cursor[2]~45_combout ),
	.ena(\x_cursor[2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_cursor[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x_cursor[8] .is_wysiwyg = "true";
defparam \x_cursor[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \x_cursor[9]~63 (
// Equation(s):
// \x_cursor[9]~63_combout  = \x_cursor[8]~62  $ (x_cursor[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(x_cursor[9]),
	.cin(\x_cursor[8]~62 ),
	.combout(\x_cursor[9]~63_combout ),
	.cout());
// synopsys translate_off
defparam \x_cursor[9]~63 .lut_mask = 16'h0FF0;
defparam \x_cursor[9]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y44_N19
dffeas \x_cursor[9] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_cursor[9]~63_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\x_cursor[2]~45_combout ),
	.ena(\x_cursor[2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_cursor[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x_cursor[9] .is_wysiwyg = "true";
defparam \x_cursor[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \always1~9 (
// Equation(s):
// \always1~9_combout  = ((x_cursor[8]) # (!x_cursor[9])) # (!y_cursor[8])

	.dataa(gnd),
	.datab(y_cursor[8]),
	.datac(x_cursor[8]),
	.datad(x_cursor[9]),
	.cin(gnd),
	.combout(\always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \always1~9 .lut_mask = 16'hF3FF;
defparam \always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \state~29 (
// Equation(s):
// \state~29_combout  = (\KEY[0]~input_o  & (((!\always1~10_combout  & !\always1~9_combout )) # (!\state.draw_pixel2~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(\always1~10_combout ),
	.datac(\state.draw_pixel2~q ),
	.datad(\always1~9_combout ),
	.cin(gnd),
	.combout(\state~29_combout ),
	.cout());
// synopsys translate_off
defparam \state~29 .lut_mask = 16'h0A2A;
defparam \state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N21
dffeas \state.compute_pixel_init (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.compute_pixel_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.compute_pixel_init .is_wysiwyg = "true";
defparam \state.compute_pixel_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N28
cycloneive_lcell_comb \z_real[27]~0 (
// Equation(s):
// \z_real[27]~0_combout  = ((\state.compute_pixel_loop~q  & ((!\always1~8_combout ))) # (!\state.compute_pixel_loop~q  & (!\state.compute_pixel_init~q ))) # (!\KEY[0]~input_o )

	.dataa(\state.compute_pixel_init~q ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\always1~8_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\z_real[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[27]~0 .lut_mask = 16'h1DFF;
defparam \z_real[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N22
cycloneive_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = (\state.compute_pixel_loop~q  & ((\always1~8_combout  & ((z_real[0]))) # (!\always1~8_combout  & (\Selector36~1_combout )))) # (!\state.compute_pixel_loop~q  & (\Selector36~1_combout  & (z_real[0])))

	.dataa(\Selector36~1_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(z_real[0]),
	.datad(\always1~8_combout ),
	.cin(gnd),
	.combout(\Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~2 .lut_mask = 16'hE0A8;
defparam \Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N23
dffeas \z_real[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector36~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[0]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[0] .is_wysiwyg = "true";
defparam \z_real[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N14
cycloneive_lcell_comb \Add5~3 (
// Equation(s):
// \Add5~3_combout  = \zcr|Mult0_rtl_3|auto_generated|op_2~32_combout  $ (VCC)
// \Add5~4  = CARRY(\zcr|Mult0_rtl_3|auto_generated|op_2~32_combout )

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~3_combout ),
	.cout(\Add5~4 ));
// synopsys translate_off
defparam \Add5~3 .lut_mask = 16'h55AA;
defparam \Add5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N8
cycloneive_lcell_comb \Add5~89 (
// Equation(s):
// \Add5~89_combout  = (\state.compute_pixel_loop~q  & (((\Add5~3_combout )))) # (!\state.compute_pixel_loop~q  & (y_cursor[1] $ (((y_cursor[0])))))

	.dataa(\state.compute_pixel_loop~q ),
	.datab(y_cursor[1]),
	.datac(\Add5~3_combout ),
	.datad(y_cursor[0]),
	.cin(gnd),
	.combout(\Add5~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~89 .lut_mask = 16'hB1E4;
defparam \Add5~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N6
cycloneive_lcell_comb \z_comp[2]~SCLR_LUT (
// Equation(s):
// \z_comp[2]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~89_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add5~89_combout ),
	.cin(gnd),
	.combout(\z_comp[2]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[2]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_comp[2]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N6
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][3]~6 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][3]~6_combout  = y_cursor[2] $ (((!y_cursor[0] & y_cursor[1])))

	.dataa(gnd),
	.datab(y_cursor[0]),
	.datac(y_cursor[1]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][3]~6 .lut_mask = 16'hCF30;
defparam \Mult1_rtl_2|mult_core|romout[0][3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
cycloneive_lcell_comb \Add5~90 (
// Equation(s):
// \Add5~90_combout  = (\state.compute_pixel_loop~q  & (\Add5~5_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|romout[0][3]~6_combout )))

	.dataa(\Add5~5_combout ),
	.datab(gnd),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Mult1_rtl_2|mult_core|romout[0][3]~6_combout ),
	.cin(gnd),
	.combout(\Add5~90_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~90 .lut_mask = 16'hAFA0;
defparam \Add5~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N16
cycloneive_lcell_comb \z_comp[3]~SCLR_LUT (
// Equation(s):
// \z_comp[3]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~90_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add5~90_combout ),
	.cin(gnd),
	.combout(\z_comp[3]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[3]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_comp[3]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][4] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][4]~combout  = y_cursor[3] $ (((y_cursor[1] & (y_cursor[0] & !y_cursor[2])) # (!y_cursor[1] & ((y_cursor[2])))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][4]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][4] .lut_mask = 16'hA578;
defparam \Mult1_rtl_2|mult_core|romout[0][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N8
cycloneive_lcell_comb \Add5~91 (
// Equation(s):
// \Add5~91_combout  = (\state.compute_pixel_loop~q  & (\Add5~7_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|romout[0][4]~combout )))

	.dataa(\Add5~7_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(gnd),
	.datad(\Mult1_rtl_2|mult_core|romout[0][4]~combout ),
	.cin(gnd),
	.combout(\Add5~91_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~91 .lut_mask = 16'hBB88;
defparam \Add5~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N2
cycloneive_lcell_comb \z_comp[4]~SCLR_LUT (
// Equation(s):
// \z_comp[4]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~91_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\Add5~91_combout ),
	.cin(gnd),
	.combout(\z_comp[4]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[4]~SCLR_LUT .lut_mask = 16'hCC00;
defparam \z_comp[4]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[2][9]~15 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[2][9]~15_combout  = (x_cursor[8]) # (x_cursor[9])

	.dataa(x_cursor[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(x_cursor[9]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[2][9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[2][9]~15 .lut_mask = 16'hFFAA;
defparam \Mult0_rtl_4|mult_core|romout[2][9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N2
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|_~3 (
// Equation(s):
// \Mult0_rtl_4|mult_core|_~3_combout  = (x_cursor[8] & !x_cursor[9])

	.dataa(x_cursor[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(x_cursor[9]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|_~3 .lut_mask = 16'h00AA;
defparam \Mult0_rtl_4|mult_core|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][15]~6 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][15]~6_combout  = (!x_cursor[0] & ((x_cursor[3]) # ((x_cursor[1]) # (x_cursor[2]))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][15]~6 .lut_mask = 16'h3332;
defparam \Mult0_rtl_4|mult_core|romout[0][15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][10]~7 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][10]~7_combout  = (x_cursor[4] & (x_cursor[7] $ (((x_cursor[6] & x_cursor[5]))))) # (!x_cursor[4] & ((x_cursor[6] & ((x_cursor[5]) # (!x_cursor[7]))) # (!x_cursor[6] & (!x_cursor[7] & x_cursor[5]))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][10]~7 .lut_mask = 16'h6BC2;
defparam \Mult0_rtl_4|mult_core|romout[1][10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][12]~8 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][12]~8_combout  = (x_cursor[6] & (((!x_cursor[4] & !x_cursor[7])) # (!x_cursor[5]))) # (!x_cursor[6] & ((x_cursor[7] & ((x_cursor[5]))) # (!x_cursor[7] & (!x_cursor[4] & !x_cursor[5]))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][12]~8 .lut_mask = 16'h52AB;
defparam \Mult0_rtl_4|mult_core|romout[1][12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][12] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][12]~combout  = (x_cursor[1] & ((x_cursor[3] & ((x_cursor[2]) # (!x_cursor[0]))) # (!x_cursor[3] & ((x_cursor[0]) # (!x_cursor[2]))))) # (!x_cursor[1] & (!x_cursor[2] & ((x_cursor[3]) # (x_cursor[0]))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][12]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][12] .lut_mask = 16'hE07E;
defparam \Mult0_rtl_4|mult_core|romout[0][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][11]~10 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][11]~10_combout  = (x_cursor[3] & ((x_cursor[0] & (x_cursor[1])) # (!x_cursor[0] & ((x_cursor[2]) # (!x_cursor[1]))))) # (!x_cursor[3] & ((x_cursor[0] & ((x_cursor[2]) # (!x_cursor[1]))) # (!x_cursor[0] & (!x_cursor[1] & 
// x_cursor[2]))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][11]~10 .lut_mask = 16'hE786;
defparam \Mult0_rtl_4|mult_core|romout[0][11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][6]~11 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][6]~11_combout  = x_cursor[5] $ (((x_cursor[4] & !x_cursor[7])))

	.dataa(gnd),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][6]~11 .lut_mask = 16'hF30C;
defparam \Mult0_rtl_4|mult_core|romout[1][6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][12]~13 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][12]~13_combout  = (x_cursor[3] & ((x_cursor[1] $ (x_cursor[2])))) # (!x_cursor[3] & ((x_cursor[0] & (!x_cursor[1] & x_cursor[2])) # (!x_cursor[0] & ((x_cursor[2]) # (!x_cursor[1])))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][12]~13 .lut_mask = 16'h1FA1;
defparam \Mult0_rtl_4|mult_core|romout[0][12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N13
dffeas \x_cursor[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_cursor[6]~57_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\x_cursor[2]~45_combout ),
	.ena(\x_cursor[2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_cursor[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x_cursor[6] .is_wysiwyg = "true";
defparam \x_cursor[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][7] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][7]~combout  = x_cursor[2] $ (((x_cursor[0] & (x_cursor[3] & !x_cursor[1])) # (!x_cursor[0] & ((x_cursor[1])))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][7]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][7] .lut_mask = 16'hC738;
defparam \Mult0_rtl_4|mult_core|romout[0][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \x_cursor[3]~51 (
// Equation(s):
// \x_cursor[3]~51_combout  = (x_cursor[3] & (!\x_cursor[2]~50 )) # (!x_cursor[3] & ((\x_cursor[2]~50 ) # (GND)))
// \x_cursor[3]~52  = CARRY((!\x_cursor[2]~50 ) # (!x_cursor[3]))

	.dataa(x_cursor[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\x_cursor[2]~50 ),
	.combout(\x_cursor[3]~51_combout ),
	.cout(\x_cursor[3]~52 ));
// synopsys translate_off
defparam \x_cursor[3]~51 .lut_mask = 16'h5A5F;
defparam \x_cursor[3]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y44_N7
dffeas \x_cursor[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_cursor[3]~51_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\x_cursor[2]~45_combout ),
	.ena(\x_cursor[2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_cursor[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x_cursor[3] .is_wysiwyg = "true";
defparam \x_cursor[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][6]~14 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][6]~14_combout  = x_cursor[1] $ (((!x_cursor[3] & x_cursor[0])))

	.dataa(x_cursor[1]),
	.datab(x_cursor[3]),
	.datac(x_cursor[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][6]~14 .lut_mask = 16'h9A9A;
defparam \Mult0_rtl_4|mult_core|romout[0][6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (x_cursor[5] & ((\Mult0_rtl_4|mult_core|romout[0][7]~combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # (!\Mult0_rtl_4|mult_core|romout[0][7]~combout  
// & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!x_cursor[5] & ((\Mult0_rtl_4|mult_core|romout[0][7]~combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\Mult0_rtl_4|mult_core|romout[0][7]~combout  & 
// ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((x_cursor[5] & (!\Mult0_rtl_4|mult_core|romout[0][7]~combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!x_cursor[5] & 
// ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\Mult0_rtl_4|mult_core|romout[0][7]~combout ))))

	.dataa(x_cursor[5]),
	.datab(\Mult0_rtl_4|mult_core|romout[0][7]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\Mult0_rtl_4|mult_core|romout[0][10]~combout  $ (\Mult0_rtl_4|mult_core|romout[1][6]~11_combout  $ (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\Mult0_rtl_4|mult_core|romout[0][10]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][6]~11_combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\Mult0_rtl_4|mult_core|romout[0][10]~combout  & (\Mult0_rtl_4|mult_core|romout[1][6]~11_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][10]~combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][6]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N14
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\Mult0_rtl_4|mult_core|romout[1][7]~9_combout  & ((\Mult0_rtl_4|mult_core|romout[0][11]~10_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\Mult0_rtl_4|mult_core|romout[0][11]~10_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\Mult0_rtl_4|mult_core|romout[1][7]~9_combout  & ((\Mult0_rtl_4|mult_core|romout[0][11]~10_combout  & 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\Mult0_rtl_4|mult_core|romout[0][11]~10_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\Mult0_rtl_4|mult_core|romout[1][7]~9_combout  & (!\Mult0_rtl_4|mult_core|romout[0][11]~10_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\Mult0_rtl_4|mult_core|romout[1][7]~9_combout  & ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\Mult0_rtl_4|mult_core|romout[0][11]~10_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][7]~9_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[0][11]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\Mult0_rtl_4|mult_core|romout[1][8]~combout  $ (\Mult0_rtl_4|mult_core|romout[0][12]~combout  $ (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\Mult0_rtl_4|mult_core|romout[1][8]~combout  & ((\Mult0_rtl_4|mult_core|romout[0][12]~combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # 
// (!\Mult0_rtl_4|mult_core|romout[1][8]~combout  & (\Mult0_rtl_4|mult_core|romout[0][12]~combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][8]~combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[0][12]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\Mult0_rtl_4|mult_core|romout[0][13]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][12]~8_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\Mult0_rtl_4|mult_core|romout[1][12]~8_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~13  & VCC)))) # (!\Mult0_rtl_4|mult_core|romout[0][13]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][12]~8_combout  & 
// ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND))) # (!\Mult0_rtl_4|mult_core|romout[1][12]~8_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~13 ))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((\Mult0_rtl_4|mult_core|romout[0][13]~combout  & (\Mult0_rtl_4|mult_core|romout[1][12]~8_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\Mult0_rtl_4|mult_core|romout[0][13]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][12]~8_combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~13 ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][13]~combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][12]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h694D;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\Mult0_rtl_4|mult_core|romout[1][11]~5_combout  & ((\Mult0_rtl_4|mult_core|romout[0][15]~6_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~17  & VCC)) # 
// (!\Mult0_rtl_4|mult_core|romout[0][15]~6_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~17 )))) # (!\Mult0_rtl_4|mult_core|romout[1][11]~5_combout  & ((\Mult0_rtl_4|mult_core|romout[0][15]~6_combout  & 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\Mult0_rtl_4|mult_core|romout[0][15]~6_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((\Mult0_rtl_4|mult_core|romout[1][11]~5_combout  & (!\Mult0_rtl_4|mult_core|romout[0][15]~6_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # 
// (!\Mult0_rtl_4|mult_core|romout[1][11]~5_combout  & ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\Mult0_rtl_4|mult_core|romout[0][15]~6_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][11]~5_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[0][15]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[2][6]~16 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[2][6]~16_combout  = x_cursor[8] $ (x_cursor[9])

	.dataa(gnd),
	.datab(x_cursor[8]),
	.datac(gnd),
	.datad(x_cursor[9]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[2][6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[2][6]~16 .lut_mask = 16'h33CC;
defparam \Mult0_rtl_4|mult_core|romout[2][6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (x_cursor[8] & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!x_cursor[8] & 
// (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((x_cursor[8] & \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(x_cursor[8]),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (x_cursor[9] & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & 
// VCC)) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # (!x_cursor[9] & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((x_cursor[9] & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # 
// (!x_cursor[9] & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(x_cursor[9]),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (x_cursor[8] & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & 
// VCC)) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # (!x_cursor[8] & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((x_cursor[8] & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!x_cursor[8] & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(x_cursor[8]),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N14
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\Mult0_rtl_4|mult_core|romout[2][6]~16_combout  $ 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\Mult0_rtl_4|mult_core|romout[2][6]~16_combout ) # 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\Mult0_rtl_4|mult_core|romout[2][6]~16_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[2][6]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  = (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & 
// (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  & VCC)) # (!\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )))) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # 
// (!\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15  = CARRY((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # 
// (!\Mult0_rtl_4|mult_core|romout[2][9]~15_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[2][9]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N14
cycloneive_lcell_comb \Add5~35 (
// Equation(s):
// \Add5~35_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~64_combout  & ((GND) # (!\Add5~34 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~64_combout  & (\Add5~34  $ (GND)))
// \Add5~36  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~64_combout ) # (!\Add5~34 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~34 ),
	.combout(\Add5~35_combout ),
	.cout(\Add5~36 ));
// synopsys translate_off
defparam \Add5~35 .lut_mask = 16'h5AAF;
defparam \Add5~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N16
cycloneive_lcell_comb \Add5~38 (
// Equation(s):
// \Add5~38_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~66_combout  & (\Add5~36  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~66_combout  & (!\Add5~36 ))
// \Add5~39  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_2~66_combout  & !\Add5~36 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~36 ),
	.combout(\Add5~38_combout ),
	.cout(\Add5~39 ));
// synopsys translate_off
defparam \Add5~38 .lut_mask = 16'hA505;
defparam \Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][5] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][5]~combout  = (y_cursor[7] & (!y_cursor[6] & ((!y_cursor[5]) # (!y_cursor[4])))) # (!y_cursor[7] & (((y_cursor[6] & y_cursor[5]))))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][5]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][5] .lut_mask = 16'h520A;
defparam \Mult1_rtl_2|mult_core|romout[1][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N4
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][17]~1 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][17]~1_combout  = y_cursor[2] $ (((y_cursor[0] & ((!y_cursor[3]) # (!y_cursor[1])))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][17]~1 .lut_mask = 16'hB34C;
defparam \Mult1_rtl_2|mult_core|romout[0][17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][3] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][3]~combout  = y_cursor[6] $ (((!y_cursor[4] & y_cursor[5])))

	.dataa(y_cursor[6]),
	.datab(gnd),
	.datac(y_cursor[4]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][3] .lut_mask = 16'hA5AA;
defparam \Mult1_rtl_2|mult_core|romout[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][22]~4 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][22]~4_combout  = (y_cursor[0] & (y_cursor[3] & ((y_cursor[1]) # (y_cursor[2])))) # (!y_cursor[0] & (((!y_cursor[2]) # (!y_cursor[3]))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][22]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][22]~4 .lut_mask = 16'hC3B3;
defparam \Mult1_rtl_2|mult_core|romout[0][22]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][5]~5 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][5]~5_combout  = (y_cursor[3] & (!y_cursor[2] & ((!y_cursor[0]) # (!y_cursor[1])))) # (!y_cursor[3] & (y_cursor[1] & ((y_cursor[2]))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][5]~5 .lut_mask = 16'h0A70;
defparam \Mult1_rtl_2|mult_core|romout[0][5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N0
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][2]~7 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][2]~7_combout  = y_cursor[0] $ (y_cursor[1])

	.dataa(y_cursor[0]),
	.datab(gnd),
	.datac(y_cursor[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][2]~7 .lut_mask = 16'h5A5A;
defparam \Mult1_rtl_2|mult_core|romout[0][2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][6]~8 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][6]~8_combout  = (y_cursor[7] & ((y_cursor[6]) # ((y_cursor[4] & y_cursor[5]))))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][6]~8 .lut_mask = 16'hA8A0;
defparam \Mult1_rtl_2|mult_core|romout[1][6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][6]~9 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][6]~9_combout  = (y_cursor[3] & ((y_cursor[2]) # ((y_cursor[1] & y_cursor[0]))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][6]~9 .lut_mask = 16'hF080;
defparam \Mult1_rtl_2|mult_core|romout[0][6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N2
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (y_cursor[4] & (\Mult1_rtl_2|mult_core|romout[0][5]~5_combout  $ (VCC))) # (!y_cursor[4] & (\Mult1_rtl_2|mult_core|romout[0][5]~5_combout  & VCC))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((y_cursor[4] & \Mult1_rtl_2|mult_core|romout[0][5]~5_combout ))

	.dataa(y_cursor[4]),
	.datab(\Mult1_rtl_2|mult_core|romout[0][5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N4
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\Mult1_rtl_2|mult_core|romout[1][2]~3_combout  & ((\Mult1_rtl_2|mult_core|romout[0][6]~9_combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[0][6]~9_combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\Mult1_rtl_2|mult_core|romout[1][2]~3_combout  & ((\Mult1_rtl_2|mult_core|romout[0][6]~9_combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\Mult1_rtl_2|mult_core|romout[0][6]~9_combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\Mult1_rtl_2|mult_core|romout[1][2]~3_combout  & (!\Mult1_rtl_2|mult_core|romout[0][6]~9_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\Mult1_rtl_2|mult_core|romout[1][2]~3_combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\Mult1_rtl_2|mult_core|romout[0][6]~9_combout ))))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][2]~3_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[0][6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N6
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = (\Mult1_rtl_2|mult_core|romout[1][3]~combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~3  $ (GND))) # (!\Mult1_rtl_2|mult_core|romout[1][3]~combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~3  & VCC))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\Mult1_rtl_2|mult_core|romout[1][3]~combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~3 ))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][3]~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'hA50A;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N8
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\Mult1_rtl_2|mult_core|romout[1][4]~combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\Mult1_rtl_2|mult_core|romout[1][4]~combout  & 
// ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\Mult1_rtl_2|mult_core|romout[1][4]~combout ))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][4]~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h5A5F;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N10
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = (\Mult1_rtl_2|mult_core|romout[1][5]~combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~7  $ (GND))) # (!\Mult1_rtl_2|mult_core|romout[1][5]~combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~7  & VCC))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\Mult1_rtl_2|mult_core|romout[1][5]~combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~7 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|romout[1][5]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N12
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (y_cursor[0] & ((\Mult1_rtl_2|mult_core|romout[1][6]~8_combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[1][6]~8_combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!y_cursor[0] & ((\Mult1_rtl_2|mult_core|romout[1][6]~8_combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\Mult1_rtl_2|mult_core|romout[1][6]~8_combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((y_cursor[0] & (!\Mult1_rtl_2|mult_core|romout[1][6]~8_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!y_cursor[0] & 
// ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\Mult1_rtl_2|mult_core|romout[1][6]~8_combout ))))

	.dataa(y_cursor[0]),
	.datab(\Mult1_rtl_2|mult_core|romout[1][6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N14
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\Mult1_rtl_2|mult_core|romout[0][2]~7_combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\Mult1_rtl_2|mult_core|romout[0][2]~7_combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\Mult1_rtl_2|mult_core|romout[0][2]~7_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|romout[0][2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N16
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\Mult1_rtl_2|mult_core|romout[0][3]~6_combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\Mult1_rtl_2|mult_core|romout[0][3]~6_combout  & 
// ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\Mult1_rtl_2|mult_core|romout[0][3]~6_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|romout[0][3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N18
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\Mult1_rtl_2|mult_core|romout[0][4]~combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # (!\Mult1_rtl_2|mult_core|romout[0][4]~combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\Mult1_rtl_2|mult_core|romout[0][4]~combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|romout[0][4]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N22
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = ((\Mult1_rtl_2|mult_core|romout[1][2]~3_combout  $ (\Mult1_rtl_2|mult_core|romout[0][22]~4_combout  $ (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~19 )))) # (GND)
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~21  = CARRY((\Mult1_rtl_2|mult_core|romout[1][2]~3_combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~19 ) # (!\Mult1_rtl_2|mult_core|romout[0][22]~4_combout ))) # 
// (!\Mult1_rtl_2|mult_core|romout[1][2]~3_combout  & (!\Mult1_rtl_2|mult_core|romout[0][22]~4_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~19 )))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][2]~3_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[0][22]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h962B;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N24
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  = (\Mult1_rtl_2|mult_core|romout[0][16]~2_combout  & ((\Mult1_rtl_2|mult_core|romout[1][3]~combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~21  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[1][3]~combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~21 )))) # (!\Mult1_rtl_2|mult_core|romout[0][16]~2_combout  & ((\Mult1_rtl_2|mult_core|romout[1][3]~combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~21 )) # (!\Mult1_rtl_2|mult_core|romout[1][3]~combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~21 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~23  = CARRY((\Mult1_rtl_2|mult_core|romout[0][16]~2_combout  & (!\Mult1_rtl_2|mult_core|romout[1][3]~combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~21 )) # 
// (!\Mult1_rtl_2|mult_core|romout[0][16]~2_combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~21 ) # (!\Mult1_rtl_2|mult_core|romout[1][3]~combout ))))

	.dataa(\Mult1_rtl_2|mult_core|romout[0][16]~2_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[1][3]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~21 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N26
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  = ((\Mult1_rtl_2|mult_core|romout[1][4]~combout  $ (\Mult1_rtl_2|mult_core|romout[0][17]~1_combout  $ (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~23 )))) # (GND)
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~25  = CARRY((\Mult1_rtl_2|mult_core|romout[1][4]~combout  & ((\Mult1_rtl_2|mult_core|romout[0][17]~1_combout ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~23 ))) # 
// (!\Mult1_rtl_2|mult_core|romout[1][4]~combout  & (\Mult1_rtl_2|mult_core|romout[0][17]~1_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~23 )))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][4]~combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[0][17]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~23 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N28
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  = (\Mult1_rtl_2|mult_core|romout[0][18]~0_combout  & ((\Mult1_rtl_2|mult_core|romout[1][5]~combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~25  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[1][5]~combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~25 )))) # (!\Mult1_rtl_2|mult_core|romout[0][18]~0_combout  & ((\Mult1_rtl_2|mult_core|romout[1][5]~combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~25 )) # (!\Mult1_rtl_2|mult_core|romout[1][5]~combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~25 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~27  = CARRY((\Mult1_rtl_2|mult_core|romout[0][18]~0_combout  & (!\Mult1_rtl_2|mult_core|romout[1][5]~combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~25 )) # 
// (!\Mult1_rtl_2|mult_core|romout[0][18]~0_combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~25 ) # (!\Mult1_rtl_2|mult_core|romout[1][5]~combout ))))

	.dataa(\Mult1_rtl_2|mult_core|romout[0][18]~0_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[1][5]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~25 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N6
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (y_cursor[8] & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!y_cursor[8] & 
// (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((y_cursor[8] & \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(y_cursor[8]),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N8
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (y_cursor[8] & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & 
// VCC)) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # (!y_cursor[8] & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((y_cursor[8] & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # 
// (!y_cursor[8] & ((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(y_cursor[8]),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N10
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  $ (GND))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  & VCC))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N12
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h3C3F;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N14
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  $ (GND))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  & VCC))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N16
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ))

	.dataa(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h5A5F;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N18
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  $ (GND))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  & VCC))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N20
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15  = CARRY((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N22
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15  $ (GND))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15  & VCC))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N26
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  = ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  $ (y_cursor[8] $ (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))) 
// # (GND)
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  & ((y_cursor[8]) # (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  & (y_cursor[8] & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))

	.dataa(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ),
	.datab(y_cursor[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N0
cycloneive_lcell_comb \Add5~40 (
// Equation(s):
// \Add5~40_combout  = (\state.compute_pixel_loop~q  & (\Add5~38_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout )))

	.dataa(\state.compute_pixel_loop~q ),
	.datab(\Add5~38_combout ),
	.datac(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add5~40_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~40 .lut_mask = 16'hD8D8;
defparam \Add5~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N30
cycloneive_lcell_comb \z_comp[19]~SCLR_LUT (
// Equation(s):
// \z_comp[19]~SCLR_LUT_combout  = (\Add5~40_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add5~40_combout ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\z_comp[19]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[19]~SCLR_LUT .lut_mask = 16'hCC00;
defparam \z_comp[19]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N28
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23  = CARRY((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ))

	.dataa(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h5A5F;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N0
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27  = CARRY((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ))

	.dataa(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h5A5F;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][25]~30 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][25]~30_combout  = (x_cursor[7] & ((x_cursor[6] & (!x_cursor[4] & !x_cursor[5])) # (!x_cursor[6] & (x_cursor[4] & x_cursor[5])))) # (!x_cursor[7] & (x_cursor[5] $ (((!x_cursor[6] & x_cursor[4])))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][25]~30 .lut_mask = 16'h4B24;
defparam \Mult0_rtl_4|mult_core|romout[1][25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][28]~29 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][28]~29_combout  = (x_cursor[2] & ((x_cursor[3] & (x_cursor[1] & x_cursor[0])) # (!x_cursor[3] & ((x_cursor[1]) # (x_cursor[0]))))) # (!x_cursor[2] & (x_cursor[3] & (!x_cursor[1])))

	.dataa(x_cursor[2]),
	.datab(x_cursor[3]),
	.datac(x_cursor[1]),
	.datad(x_cursor[0]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][28]~29 .lut_mask = 16'hA624;
defparam \Mult0_rtl_4|mult_core|romout[0][28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][23] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][23]~combout  = (x_cursor[3] & (x_cursor[1] $ (((x_cursor[0]) # (!x_cursor[2]))))) # (!x_cursor[3] & ((x_cursor[2] & (!x_cursor[1] & !x_cursor[0])) # (!x_cursor[2] & (x_cursor[1] & x_cursor[0]))))

	.dataa(x_cursor[2]),
	.datab(x_cursor[3]),
	.datac(x_cursor[1]),
	.datad(x_cursor[0]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][23]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][23] .lut_mask = 16'h1C86;
defparam \Mult0_rtl_4|mult_core|romout[0][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][22] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][22]~combout  = (x_cursor[6] & (x_cursor[4] $ (((x_cursor[7]) # (!x_cursor[5]))))) # (!x_cursor[6] & ((x_cursor[4] & (x_cursor[7])) # (!x_cursor[4] & (!x_cursor[7] & x_cursor[5]))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][22]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][22] .lut_mask = 16'h6962;
defparam \Mult0_rtl_4|mult_core|romout[1][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][21]~25 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][21]~25_combout  = (x_cursor[7] & (!x_cursor[5] & ((x_cursor[6]) # (!x_cursor[4])))) # (!x_cursor[7] & (x_cursor[5] $ (((!x_cursor[6] & x_cursor[4])))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][21]~25 .lut_mask = 16'h0BB4;
defparam \Mult0_rtl_4|mult_core|romout[1][21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][24]~24 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][24]~24_combout  = (x_cursor[2] & ((x_cursor[3] & ((x_cursor[1]) # (!x_cursor[0]))) # (!x_cursor[3] & ((x_cursor[0]) # (!x_cursor[1]))))) # (!x_cursor[2] & (x_cursor[0] $ (((x_cursor[1]) # (!x_cursor[3])))))

	.dataa(x_cursor[2]),
	.datab(x_cursor[3]),
	.datac(x_cursor[1]),
	.datad(x_cursor[0]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][24]~24 .lut_mask = 16'hA6DB;
defparam \Mult0_rtl_4|mult_core|romout[0][24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][19]~22 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][19]~22_combout  = x_cursor[5] $ (((x_cursor[4] & x_cursor[7])))

	.dataa(gnd),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][19]~22 .lut_mask = 16'h3FC0;
defparam \Mult0_rtl_4|mult_core|romout[1][19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N14
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][22] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][22]~combout  = (x_cursor[3] & (x_cursor[0] $ (((x_cursor[2]))))) # (!x_cursor[3] & ((x_cursor[0] & (x_cursor[1] & x_cursor[2])) # (!x_cursor[0] & (x_cursor[1] $ (x_cursor[2])))))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][22]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][22] .lut_mask = 16'h6398;
defparam \Mult0_rtl_4|mult_core|romout[0][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][17]~20 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][17]~20_combout  = (x_cursor[6] & ((x_cursor[4]) # ((x_cursor[5])))) # (!x_cursor[6] & (!x_cursor[4] & (x_cursor[7] & !x_cursor[5])))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][17]~20 .lut_mask = 16'hAA98;
defparam \Mult0_rtl_4|mult_core|romout[1][17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][16] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][16]~combout  = (x_cursor[4] & (((x_cursor[5])))) # (!x_cursor[4] & (!x_cursor[5] & ((x_cursor[6]) # (x_cursor[7]))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][16]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][16] .lut_mask = 16'hCC32;
defparam \Mult0_rtl_4|mult_core|romout[1][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][15]~17 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][15]~17_combout  = (!x_cursor[4] & ((x_cursor[7]) # ((x_cursor[6]) # (x_cursor[5]))))

	.dataa(x_cursor[7]),
	.datab(x_cursor[6]),
	.datac(x_cursor[5]),
	.datad(x_cursor[4]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][15]~17 .lut_mask = 16'h00FE;
defparam \Mult0_rtl_4|mult_core|romout[1][15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[0][18]~1 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[0][18]~1_combout  = (x_cursor[3] & (!x_cursor[0] & ((x_cursor[1]) # (x_cursor[2])))) # (!x_cursor[3] & (x_cursor[0]))

	.dataa(x_cursor[3]),
	.datab(x_cursor[0]),
	.datac(x_cursor[1]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[0][18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[0][18]~1 .lut_mask = 16'h6664;
defparam \Mult0_rtl_4|mult_core|romout[0][18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][13]~2 (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][13]~2_combout  = (x_cursor[6] & ((x_cursor[7] & ((x_cursor[5]))) # (!x_cursor[7] & ((!x_cursor[5]) # (!x_cursor[4]))))) # (!x_cursor[6] & (!x_cursor[7] & ((x_cursor[4]) # (x_cursor[5]))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][13]~2 .lut_mask = 16'hA70E;
defparam \Mult0_rtl_4|mult_core|romout[1][13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|romout[1][12] (
// Equation(s):
// \Mult0_rtl_4|mult_core|romout[1][12]~combout  = (x_cursor[6] & (x_cursor[5] & ((x_cursor[4]) # (x_cursor[7])))) # (!x_cursor[6] & ((x_cursor[4] & ((!x_cursor[5]) # (!x_cursor[7]))) # (!x_cursor[4] & ((x_cursor[7]) # (x_cursor[5])))))

	.dataa(x_cursor[6]),
	.datab(x_cursor[4]),
	.datac(x_cursor[7]),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\Mult0_rtl_4|mult_core|romout[1][12]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|romout[1][12] .lut_mask = 16'hBD54;
defparam \Mult0_rtl_4|mult_core|romout[1][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  = ((\Mult0_rtl_4|mult_core|romout[1][14]~0_combout  $ (\Mult0_rtl_4|mult_core|romout[0][18]~1_combout  $ (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~23 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~25  = CARRY((\Mult0_rtl_4|mult_core|romout[1][14]~0_combout  & ((\Mult0_rtl_4|mult_core|romout[0][18]~1_combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~23 ))) # 
// (!\Mult0_rtl_4|mult_core|romout[1][14]~0_combout  & (\Mult0_rtl_4|mult_core|romout[0][18]~1_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~23 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][14]~0_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[0][18]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~23 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  = ((\Mult0_rtl_4|mult_core|romout[0][20]~19_combout  $ (\Mult0_rtl_4|mult_core|romout[1][16]~combout  $ (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~27 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~29  = CARRY((\Mult0_rtl_4|mult_core|romout[0][20]~19_combout  & ((\Mult0_rtl_4|mult_core|romout[1][16]~combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~27 ))) # 
// (!\Mult0_rtl_4|mult_core|romout[0][20]~19_combout  & (\Mult0_rtl_4|mult_core|romout[1][16]~combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~27 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][20]~19_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][16]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~27 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  = (\Mult0_rtl_4|mult_core|romout[0][23]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][19]~22_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~33  & VCC)) # 
// (!\Mult0_rtl_4|mult_core|romout[1][19]~22_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~33 )))) # (!\Mult0_rtl_4|mult_core|romout[0][23]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][19]~22_combout  & 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~33 )) # (!\Mult0_rtl_4|mult_core|romout[1][19]~22_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~33 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~35  = CARRY((\Mult0_rtl_4|mult_core|romout[0][23]~combout  & (!\Mult0_rtl_4|mult_core|romout[1][19]~22_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~33 )) # 
// (!\Mult0_rtl_4|mult_core|romout[0][23]~combout  & ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~33 ) # (!\Mult0_rtl_4|mult_core|romout[1][19]~22_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][23]~combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][19]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~33 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~36_combout  = ((\Mult0_rtl_4|mult_core|romout[1][20]~23_combout  $ (\Mult0_rtl_4|mult_core|romout[0][24]~24_combout  $ (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~35 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~37  = CARRY((\Mult0_rtl_4|mult_core|romout[1][20]~23_combout  & ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~35 ) # (!\Mult0_rtl_4|mult_core|romout[0][24]~24_combout ))) # 
// (!\Mult0_rtl_4|mult_core|romout[1][20]~23_combout  & (!\Mult0_rtl_4|mult_core|romout[0][24]~24_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~35 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][20]~23_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[0][24]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~35 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~36 .lut_mask = 16'h962B;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~38 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~38_combout  = (\Mult0_rtl_4|mult_core|romout[0][25]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][21]~25_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~37  & VCC)) # 
// (!\Mult0_rtl_4|mult_core|romout[1][21]~25_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~37 )))) # (!\Mult0_rtl_4|mult_core|romout[0][25]~combout  & ((\Mult0_rtl_4|mult_core|romout[1][21]~25_combout  & 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~37 )) # (!\Mult0_rtl_4|mult_core|romout[1][21]~25_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~37 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~39  = CARRY((\Mult0_rtl_4|mult_core|romout[0][25]~combout  & (!\Mult0_rtl_4|mult_core|romout[1][21]~25_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~37 )) # 
// (!\Mult0_rtl_4|mult_core|romout[0][25]~combout  & ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~37 ) # (!\Mult0_rtl_4|mult_core|romout[1][21]~25_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][25]~combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][21]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~37 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~38_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~40 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~40_combout  = ((\Mult0_rtl_4|mult_core|romout[0][26]~26_combout  $ (\Mult0_rtl_4|mult_core|romout[1][22]~combout  $ (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~39 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~41  = CARRY((\Mult0_rtl_4|mult_core|romout[0][26]~26_combout  & (\Mult0_rtl_4|mult_core|romout[1][22]~combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~39 )) # 
// (!\Mult0_rtl_4|mult_core|romout[0][26]~26_combout  & ((\Mult0_rtl_4|mult_core|romout[1][22]~combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~39 ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][26]~26_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][22]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~39 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~40_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~40 .lut_mask = 16'h964D;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~44 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~44_combout  = ((\Mult0_rtl_4|mult_core|romout[1][24]~28_combout  $ (\Mult0_rtl_4|mult_core|romout[0][28]~29_combout  $ (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~43 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~45  = CARRY((\Mult0_rtl_4|mult_core|romout[1][24]~28_combout  & ((\Mult0_rtl_4|mult_core|romout[0][28]~29_combout ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~43 ))) # 
// (!\Mult0_rtl_4|mult_core|romout[1][24]~28_combout  & (\Mult0_rtl_4|mult_core|romout[0][28]~29_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~43 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][24]~28_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[0][28]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~43 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~44_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46_combout  = (\Mult0_rtl_4|mult_core|romout[0][29]~31_combout  & ((\Mult0_rtl_4|mult_core|romout[1][25]~30_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~45  & VCC)) # 
// (!\Mult0_rtl_4|mult_core|romout[1][25]~30_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~45 )))) # (!\Mult0_rtl_4|mult_core|romout[0][29]~31_combout  & ((\Mult0_rtl_4|mult_core|romout[1][25]~30_combout  & 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~45 )) # (!\Mult0_rtl_4|mult_core|romout[1][25]~30_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~45 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~47  = CARRY((\Mult0_rtl_4|mult_core|romout[0][29]~31_combout  & (!\Mult0_rtl_4|mult_core|romout[1][25]~30_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~45 )) # 
// (!\Mult0_rtl_4|mult_core|romout[0][29]~31_combout  & ((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~45 ) # (!\Mult0_rtl_4|mult_core|romout[1][25]~30_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[0][29]~31_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[1][25]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~45 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~48 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~48_combout  = (\Mult0_rtl_4|mult_core|romout[1][26]~32_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~47  & VCC)) # (!\Mult0_rtl_4|mult_core|romout[1][26]~32_combout  & 
// (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~47  $ (GND)))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~49  = CARRY((!\Mult0_rtl_4|mult_core|romout[1][26]~32_combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~47 ))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][26]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~47 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~48_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~48 .lut_mask = 16'h5A05;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  = (\Mult0_rtl_4|mult_core|romout[1][23]~27_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~49 )) # (!\Mult0_rtl_4|mult_core|romout[1][23]~27_combout  & 
// ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~49 ) # (GND)))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~51  = CARRY((!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~49 ) # (!\Mult0_rtl_4|mult_core|romout[1][23]~27_combout ))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][23]~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~49 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50 .lut_mask = 16'h5A5F;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~52 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~52_combout  = (\Mult0_rtl_4|mult_core|romout[1][28]~combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~51  $ (GND))) # (!\Mult0_rtl_4|mult_core|romout[1][28]~combout  & 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~51  & VCC))
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~53  = CARRY((\Mult0_rtl_4|mult_core|romout[1][28]~combout  & !\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~51 ))

	.dataa(\Mult0_rtl_4|mult_core|romout[1][28]~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~51 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~52_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~52 .lut_mask = 16'hA50A;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54_combout  = \Mult0_rtl_4|mult_core|romout[1][29]~33_combout  $ (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~53 )

	.dataa(\Mult0_rtl_4|mult_core|romout[1][29]~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~53 ),
	.combout(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54 .lut_mask = 16'h5A5A;
defparam \Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  = ((\Mult0_rtl_4|mult_core|_~2_combout  $ (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  $ 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  = CARRY((\Mult0_rtl_4|mult_core|_~2_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ) # 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ))) # (!\Mult0_rtl_4|mult_core|_~2_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))

	.dataa(\Mult0_rtl_4|mult_core|_~2_combout ),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  = (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & ((\Mult0_rtl_4|mult_core|_~3_combout  & 
// (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  & VCC)) # (!\Mult0_rtl_4|mult_core|_~3_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )))) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & ((\Mult0_rtl_4|mult_core|_~3_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # (!\Mult0_rtl_4|mult_core|_~3_combout  & 
// ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19  = CARRY((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & (!\Mult0_rtl_4|mult_core|_~3_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # 
// (!\Mult0_rtl_4|mult_core|_~3_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ),
	.datab(\Mult0_rtl_4|mult_core|_~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  = ((\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  $ (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  $ 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  = CARRY((\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ) # 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ))) # (!\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))

	.dataa(\Mult0_rtl_4|mult_core|romout[2][9]~15_combout ),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout  = (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & ((\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & 
// (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  & VCC)) # (!\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )))) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & ((\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # 
// (!\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23  = CARRY((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & (!\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # 
// (!\Mult0_rtl_4|mult_core|romout[2][9]~15_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[2][9]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout  = ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  $ (\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  $ 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  = CARRY((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  & ((\Mult0_rtl_4|mult_core|romout[2][9]~15_combout ) # 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ))) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  & (\Mult0_rtl_4|mult_core|romout[2][9]~15_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))

	.dataa(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ),
	.datab(\Mult0_rtl_4|mult_core|romout[2][9]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout  = (\Mult0_rtl_4|mult_core|_~2_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & 
// (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  & VCC)) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )))) # 
// (!\Mult0_rtl_4|mult_core|_~2_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27  = CARRY((\Mult0_rtl_4|mult_core|_~2_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # (!\Mult0_rtl_4|mult_core|_~2_combout  & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|_~2_combout ),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout  = ((\Mult0_rtl_4|mult_core|_~4_combout  $ (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~36_combout  $ 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  = CARRY((\Mult0_rtl_4|mult_core|_~4_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ) # 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ))) # (!\Mult0_rtl_4|mult_core|_~4_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~36_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))

	.dataa(\Mult0_rtl_4|mult_core|_~4_combout ),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout  = (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~38_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 )) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~38_combout  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ) # (GND)))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31  = CARRY((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~38_combout ))

	.dataa(gnd),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .lut_mask = 16'h3C3F;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout  = ((x_cursor[8] $ (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~40_combout  $ (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 )))) 
// # (GND)
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33  = CARRY((x_cursor[8] & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~40_combout ) # (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 ))) # 
// (!x_cursor[8] & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~40_combout  & !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 )))

	.dataa(x_cursor[8]),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout  = (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42_combout  & ((x_cursor[9] & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33  & 
// VCC)) # (!x_cursor[9] & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 )))) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42_combout  & ((x_cursor[9] & 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 )) # (!x_cursor[9] & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35  = CARRY((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42_combout  & (!x_cursor[9] & !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 )) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42_combout  & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 ) # (!x_cursor[9]))))

	.dataa(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~42_combout ),
	.datab(x_cursor[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout  = ((x_cursor[8] $ (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~44_combout  $ (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 )))) 
// # (GND)
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37  = CARRY((x_cursor[8] & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~44_combout ) # (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 ))) # 
// (!x_cursor[8] & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~44_combout  & !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 )))

	.dataa(x_cursor[8]),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout  = (\Mult0_rtl_4|mult_core|romout[2][6]~16_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46_combout  & 
// (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37  & VCC)) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 )))) # 
// (!\Mult0_rtl_4|mult_core|romout[2][6]~16_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 )) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46_combout  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39  = CARRY((\Mult0_rtl_4|mult_core|romout[2][6]~16_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 )) # (!\Mult0_rtl_4|mult_core|romout[2][6]~16_combout  & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 ) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[2][6]~16_combout ),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout  = ((\Mult0_rtl_4|mult_core|_~2_combout  $ (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~48_combout  $ 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 )))) # (GND)
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41  = CARRY((\Mult0_rtl_4|mult_core|_~2_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~48_combout ) # 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 ))) # (!\Mult0_rtl_4|mult_core|_~2_combout  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~48_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 )))

	.dataa(\Mult0_rtl_4|mult_core|_~2_combout ),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout  = (\Mult0_rtl_4|mult_core|_~4_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  & 
// (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41  & VCC)) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 )))) # 
// (!\Mult0_rtl_4|mult_core|_~4_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 )) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43  = CARRY((\Mult0_rtl_4|mult_core|_~4_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 )) # (!\Mult0_rtl_4|mult_core|_~4_combout  & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 ) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|_~4_combout ),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout  = (\Mult0_rtl_4|mult_core|romout[2][6]~16_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54_combout  & 
// (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45  & VCC)) # (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 )))) # 
// (!\Mult0_rtl_4|mult_core|romout[2][6]~16_combout  & ((\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54_combout  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 )) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54_combout  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 ) # (GND)))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47  = CARRY((\Mult0_rtl_4|mult_core|romout[2][6]~16_combout  & (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 )) # (!\Mult0_rtl_4|mult_core|romout[2][6]~16_combout  & ((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 ) # 
// (!\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54_combout ))))

	.dataa(\Mult0_rtl_4|mult_core|romout[2][6]~16_combout ),
	.datab(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout  = (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47  & (!x_cursor[8] & (x_cursor[9] & VCC))) # 
// (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47  & ((((!x_cursor[8] & x_cursor[9])))))
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49  = CARRY((!x_cursor[8] & (x_cursor[9] & !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 )))

	.dataa(x_cursor[8]),
	.datab(x_cursor[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout ),
	.cout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48 .lut_mask = 16'h4B04;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50 (
// Equation(s):
// \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout  = \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49  $ (((x_cursor[8] & x_cursor[9])))

	.dataa(x_cursor[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(x_cursor[9]),
	.cin(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 ),
	.combout(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50 .lut_mask = 16'h5AF0;
defparam \Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \z_real~2 (
// Equation(s):
// \z_real~2_combout  = (\state.compute_pixel_loop~q  & (\Add4~100_combout )) # (!\state.compute_pixel_loop~q  & (((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout  & 
// !\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ))))

	.dataa(\Add4~100_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout ),
	.datad(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ),
	.cin(gnd),
	.combout(\z_real~2_combout ),
	.cout());
// synopsys translate_off
defparam \z_real~2 .lut_mask = 16'h888B;
defparam \z_real~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N27
dffeas \z_real[36] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\z_real~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[36]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[36] .is_wysiwyg = "true";
defparam \z_real[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N2
cycloneive_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_combout  = (\state.compute_pixel_loop~q  & (\Add4~31_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout )))

	.dataa(\Add4~31_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(gnd),
	.datad(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\Add4~33_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~33 .lut_mask = 16'hBB88;
defparam \Add4~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneive_lcell_comb \z_real[18]~SCLR_LUT (
// Equation(s):
// \z_real[18]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~33_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add4~33_combout ),
	.cin(gnd),
	.combout(\z_real[18]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[18]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_real[18]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
cycloneive_lcell_comb \Add4~36 (
// Equation(s):
// \Add4~36_combout  = (\state.compute_pixel_loop~q  & (\Add4~34_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout )))

	.dataa(\Add4~34_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(gnd),
	.datad(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\Add4~36_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~36 .lut_mask = 16'hBB88;
defparam \Add4~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneive_lcell_comb \z_real[19]~SCLR_LUT (
// Equation(s):
// \z_real[19]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add4~36_combout ),
	.cin(gnd),
	.combout(\z_real[19]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[19]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_real[19]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N2
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout  = ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~36_combout  $ (y_cursor[8] $ (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))) 
// # (GND)
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~36_combout  & ((y_cursor[8]) # (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~36_combout  & (y_cursor[8] & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))

	.dataa(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ),
	.datab(y_cursor[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][20] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][20]~combout  = (y_cursor[7] & (y_cursor[5] $ (((y_cursor[4]) # (!y_cursor[6]))))) # (!y_cursor[7] & ((y_cursor[4] & (!y_cursor[6] & y_cursor[5])) # (!y_cursor[4] & (y_cursor[6] & !y_cursor[5]))))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][20]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][20] .lut_mask = 16'h249A;
defparam \Mult1_rtl_2|mult_core|romout[1][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N30
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][16]~2 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][16]~2_combout  = (y_cursor[1] & (((!y_cursor[3])) # (!y_cursor[0]))) # (!y_cursor[1] & (y_cursor[0] & (y_cursor[3] & y_cursor[2])))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][16]~2 .lut_mask = 16'h6A2A;
defparam \Mult1_rtl_2|mult_core|romout[0][16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][22] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][22]~combout  = y_cursor[0] $ (((y_cursor[3] & ((y_cursor[1]) # (y_cursor[2])))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][22]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][22] .lut_mask = 16'h3C6C;
defparam \Mult1_rtl_2|mult_core|romout[0][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N22
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][21]~13 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][21]~13_combout  = (y_cursor[1] & (y_cursor[2] & ((y_cursor[0]) # (!y_cursor[3])))) # (!y_cursor[1] & ((y_cursor[3] & ((!y_cursor[2]))) # (!y_cursor[3] & (y_cursor[0] & y_cursor[2]))))

	.dataa(y_cursor[1]),
	.datab(y_cursor[0]),
	.datac(y_cursor[3]),
	.datad(y_cursor[2]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][21]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][21]~13 .lut_mask = 16'h8E50;
defparam \Mult1_rtl_2|mult_core|romout[0][21]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][16] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][16]~combout  = (y_cursor[7] & ((y_cursor[4] & (y_cursor[6] & !y_cursor[5])) # (!y_cursor[4] & ((y_cursor[5]))))) # (!y_cursor[7] & (((y_cursor[5]))))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][16]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][16] .lut_mask = 16'h7780;
defparam \Mult1_rtl_2|mult_core|romout[1][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][22]~10 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][22]~10_combout  = (y_cursor[7] & ((y_cursor[4] & ((y_cursor[6]) # (y_cursor[5]))) # (!y_cursor[4] & (!y_cursor[6])))) # (!y_cursor[7] & (!y_cursor[4]))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][22]~10 .lut_mask = 16'h9B93;
defparam \Mult1_rtl_2|mult_core|romout[1][22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N8
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~38 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~38_combout  = (\Mult1_rtl_2|mult_core|romout[0][24]~14_combout  & ((\Mult1_rtl_2|mult_core|romout[1][20]~combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~37  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[1][20]~combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~37 )))) # (!\Mult1_rtl_2|mult_core|romout[0][24]~14_combout  & ((\Mult1_rtl_2|mult_core|romout[1][20]~combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~37 )) # (!\Mult1_rtl_2|mult_core|romout[1][20]~combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~37 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~39  = CARRY((\Mult1_rtl_2|mult_core|romout[0][24]~14_combout  & (!\Mult1_rtl_2|mult_core|romout[1][20]~combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~37 )) # 
// (!\Mult1_rtl_2|mult_core|romout[0][24]~14_combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~37 ) # (!\Mult1_rtl_2|mult_core|romout[1][20]~combout ))))

	.dataa(\Mult1_rtl_2|mult_core|romout[0][24]~14_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[1][20]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~37 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~38_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N4
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~38_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 )) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~38_combout  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ) # (GND)))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31  = CARRY((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~38_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .lut_mask = 16'h3C3F;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N18
cycloneive_lcell_comb \Add5~41 (
// Equation(s):
// \Add5~41_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~68_combout  & ((GND) # (!\Add5~39 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~68_combout  & (\Add5~39  $ (GND)))
// \Add5~42  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~68_combout ) # (!\Add5~39 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~39 ),
	.combout(\Add5~41_combout ),
	.cout(\Add5~42 ));
// synopsys translate_off
defparam \Add5~41 .lut_mask = 16'h3CCF;
defparam \Add5~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N20
cycloneive_lcell_comb \Add5~44 (
// Equation(s):
// \Add5~44_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~70_combout  & (!\Add5~42 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~70_combout  & ((\Add5~42 ) # (GND)))
// \Add5~45  = CARRY((!\Add5~42 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~70_combout ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~42 ),
	.combout(\Add5~44_combout ),
	.cout(\Add5~45 ));
// synopsys translate_off
defparam \Add5~44 .lut_mask = 16'h3C3F;
defparam \Add5~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N22
cycloneive_lcell_comb \Add5~47 (
// Equation(s):
// \Add5~47_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~72_combout  & ((GND) # (!\Add5~45 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~72_combout  & (\Add5~45  $ (GND)))
// \Add5~48  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~72_combout ) # (!\Add5~45 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~45 ),
	.combout(\Add5~47_combout ),
	.cout(\Add5~48 ));
// synopsys translate_off
defparam \Add5~47 .lut_mask = 16'h3CCF;
defparam \Add5~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N24
cycloneive_lcell_comb \Add5~50 (
// Equation(s):
// \Add5~50_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~74_combout  & (\Add5~48  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~74_combout  & (!\Add5~48 ))
// \Add5~51  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_2~74_combout  & !\Add5~48 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~48 ),
	.combout(\Add5~50_combout ),
	.cout(\Add5~51 ));
// synopsys translate_off
defparam \Add5~50 .lut_mask = 16'hC303;
defparam \Add5~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N26
cycloneive_lcell_comb \Add5~53 (
// Equation(s):
// \Add5~53_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~76_combout  & ((GND) # (!\Add5~51 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~76_combout  & (\Add5~51  $ (GND)))
// \Add5~54  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~76_combout ) # (!\Add5~51 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~76_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~51 ),
	.combout(\Add5~53_combout ),
	.cout(\Add5~54 ));
// synopsys translate_off
defparam \Add5~53 .lut_mask = 16'h5AAF;
defparam \Add5~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N6
cycloneive_lcell_comb \Add5~55 (
// Equation(s):
// \Add5~55_combout  = (\state.compute_pixel_loop~q  & ((\Add5~53_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~53_combout ),
	.cin(gnd),
	.combout(\Add5~55_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~55 .lut_mask = 16'hFC0C;
defparam \Add5~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N8
cycloneive_lcell_comb \z_comp[24]~SCLR_LUT (
// Equation(s):
// \z_comp[24]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~55_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~55_combout ),
	.cin(gnd),
	.combout(\z_comp[24]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[24]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[24]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N6
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout  = ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~40_combout  $ (y_cursor[8] $ (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 )))) 
// # (GND)
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~40_combout  & ((y_cursor[8]) # (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 ))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~40_combout  & (y_cursor[8] & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 )))

	.dataa(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~40_combout ),
	.datab(y_cursor[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N8
cycloneive_lcell_comb \Add5~58 (
// Equation(s):
// \Add5~58_combout  = (\state.compute_pixel_loop~q  & (\Add5~56_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout )))

	.dataa(\Add5~56_combout ),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add5~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~58 .lut_mask = 16'hACAC;
defparam \Add5~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N26
cycloneive_lcell_comb \z_comp[25]~SCLR_LUT (
// Equation(s):
// \z_comp[25]~SCLR_LUT_combout  = (\Add5~58_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add5~58_combout ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\z_comp[25]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[25]~SCLR_LUT .lut_mask = 16'hCC00;
defparam \z_comp[25]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|_~2 (
// Equation(s):
// \Mult1_rtl_2|mult_core|_~2_combout  = (y_cursor[6] & (y_cursor[7] & (y_cursor[4] & y_cursor[5])))

	.dataa(y_cursor[6]),
	.datab(y_cursor[7]),
	.datac(y_cursor[4]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|_~2 .lut_mask = 16'h8000;
defparam \Mult1_rtl_2|mult_core|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][25]~20 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][25]~20_combout  = (y_cursor[7] & (((!y_cursor[5]) # (!y_cursor[6])) # (!y_cursor[4])))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][25]~20 .lut_mask = 16'h2AAA;
defparam \Mult1_rtl_2|mult_core|romout[1][25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N26
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][26]~21 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][26]~21_combout  = (y_cursor[4] & (((!y_cursor[5]) # (!y_cursor[6])) # (!y_cursor[7])))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][26]~21 .lut_mask = 16'h4CCC;
defparam \Mult1_rtl_2|mult_core|romout[1][26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N14
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][24]~18 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][24]~18_combout  = y_cursor[6] $ (((y_cursor[7] & (y_cursor[4] & y_cursor[5]))))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][24]~18 .lut_mask = 16'h78F0;
defparam \Mult1_rtl_2|mult_core|romout[1][24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[1][22] (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[1][22]~combout  = y_cursor[4] $ (((y_cursor[7] & ((y_cursor[6]) # (y_cursor[5])))))

	.dataa(y_cursor[7]),
	.datab(y_cursor[4]),
	.datac(y_cursor[6]),
	.datad(y_cursor[5]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[1][22]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[1][22] .lut_mask = 16'h666C;
defparam \Mult1_rtl_2|mult_core|romout[1][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|romout[0][25]~15 (
// Equation(s):
// \Mult1_rtl_2|mult_core|romout[0][25]~15_combout  = (y_cursor[3] & (((!y_cursor[0]) # (!y_cursor[1])) # (!y_cursor[2])))

	.dataa(y_cursor[2]),
	.datab(y_cursor[1]),
	.datac(y_cursor[0]),
	.datad(y_cursor[3]),
	.cin(gnd),
	.combout(\Mult1_rtl_2|mult_core|romout[0][25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|romout[0][25]~15 .lut_mask = 16'h7F00;
defparam \Mult1_rtl_2|mult_core|romout[0][25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N14
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~44 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~44_combout  = ((\Mult1_rtl_2|mult_core|romout[0][27]~17_combout  $ (\Mult1_rtl_2|mult_core|romout[1][16]~combout  $ (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~43 )))) # (GND)
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~45  = CARRY((\Mult1_rtl_2|mult_core|romout[0][27]~17_combout  & ((\Mult1_rtl_2|mult_core|romout[1][16]~combout ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~43 ))) # 
// (!\Mult1_rtl_2|mult_core|romout[0][27]~17_combout  & (\Mult1_rtl_2|mult_core|romout[1][16]~combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~43 )))

	.dataa(\Mult1_rtl_2|mult_core|romout[0][27]~17_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[1][16]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~43 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~44_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~46 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~46_combout  = (\Mult1_rtl_2|mult_core|romout[0][28]~19_combout  & ((\Mult1_rtl_2|mult_core|romout[1][24]~18_combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~45  & VCC)) # 
// (!\Mult1_rtl_2|mult_core|romout[1][24]~18_combout  & (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~45 )))) # (!\Mult1_rtl_2|mult_core|romout[0][28]~19_combout  & ((\Mult1_rtl_2|mult_core|romout[1][24]~18_combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~45 )) # (!\Mult1_rtl_2|mult_core|romout[1][24]~18_combout  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~45 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~47  = CARRY((\Mult1_rtl_2|mult_core|romout[0][28]~19_combout  & (!\Mult1_rtl_2|mult_core|romout[1][24]~18_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~45 )) # 
// (!\Mult1_rtl_2|mult_core|romout[0][28]~19_combout  & ((!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~45 ) # (!\Mult1_rtl_2|mult_core|romout[1][24]~18_combout ))))

	.dataa(\Mult1_rtl_2|mult_core|romout[0][28]~19_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[1][24]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~45 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~46_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~48 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~48_combout  = ((\Mult1_rtl_2|mult_core|romout[0][25]~15_combout  $ (\Mult1_rtl_2|mult_core|romout[1][25]~20_combout  $ (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~47 )))) # (GND)
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~49  = CARRY((\Mult1_rtl_2|mult_core|romout[0][25]~15_combout  & ((\Mult1_rtl_2|mult_core|romout[1][25]~20_combout ) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~47 ))) # 
// (!\Mult1_rtl_2|mult_core|romout[0][25]~15_combout  & (\Mult1_rtl_2|mult_core|romout[1][25]~20_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~47 )))

	.dataa(\Mult1_rtl_2|mult_core|romout[0][25]~15_combout ),
	.datab(\Mult1_rtl_2|mult_core|romout[1][25]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~47 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~48_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~52 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~52_combout  = (\Mult1_rtl_2|mult_core|romout[1][27]~22_combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~51  $ (GND))) # (!\Mult1_rtl_2|mult_core|romout[1][27]~22_combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~51  & VCC))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~53  = CARRY((\Mult1_rtl_2|mult_core|romout[1][27]~22_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~51 ))

	.dataa(\Mult1_rtl_2|mult_core|romout[1][27]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~51 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~52_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~52 .lut_mask = 16'hA50A;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~56 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~56_combout  = (\Mult1_rtl_2|mult_core|romout[1][25]~20_combout  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~55  $ (GND))) # (!\Mult1_rtl_2|mult_core|romout[1][25]~20_combout  & 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~55  & VCC))
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~57  = CARRY((\Mult1_rtl_2|mult_core|romout[1][25]~20_combout  & !\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~55 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|romout[1][25]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~55 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~56_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~56 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58_combout  = \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~57  $ (\Mult1_rtl_2|mult_core|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult1_rtl_2|mult_core|_~2_combout ),
	.cin(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~57 ),
	.combout(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58 .lut_mask = 16'h0FF0;
defparam \Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N16
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  & ((y_cursor[8] & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41  & 
// VCC)) # (!y_cursor[8] & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 )))) # (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  & ((y_cursor[8] & 
// (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 )) # (!y_cursor[8] & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 ) # (GND)))))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  & (!y_cursor[8] & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 )) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50_combout  & ((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 ) # (!y_cursor[8]))))

	.dataa(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~50_combout ),
	.datab(y_cursor[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N22
cycloneive_lcell_comb \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48 (
// Equation(s):
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout  = (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~56_combout  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47  $ (GND))) # 
// (!\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~56_combout  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47  & VCC))
// \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49  = CARRY((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~56_combout  & !\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 ),
	.combout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout ),
	.cout(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48 .lut_mask = 16'hC30C;
defparam \Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N6
cycloneive_lcell_comb \z_comp[27]~SCLR_LUT (
// Equation(s):
// \z_comp[27]~SCLR_LUT_combout  = (\Add5~64_combout  & \KEY[0]~input_o )

	.dataa(\Add5~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\z_comp[27]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[27]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[27]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N24
cycloneive_lcell_comb \z_comp[28]~SCLR_LUT (
// Equation(s):
// \z_comp[28]~SCLR_LUT_combout  = (\Add5~67_combout  & \KEY[0]~input_o )

	.dataa(\Add5~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\z_comp[28]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[28]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[28]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N10
cycloneive_lcell_comb \Add5~73 (
// Equation(s):
// \Add5~73_combout  = (\state.compute_pixel_loop~q  & (\Add5~71_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout )))

	.dataa(\Add5~71_combout ),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add5~73_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~73 .lut_mask = 16'hACAC;
defparam \Add5~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N4
cycloneive_lcell_comb \z_comp[30]~SCLR_LUT (
// Equation(s):
// \z_comp[30]~SCLR_LUT_combout  = (\Add5~73_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add5~73_combout ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\z_comp[30]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[30]~SCLR_LUT .lut_mask = 16'hCC00;
defparam \z_comp[30]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N2
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~50 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~50_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT7  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~49 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT7  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~49 ) # 
// (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_3~51  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_3~49 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT7 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT7 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~49 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~50_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~51 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~50 .lut_mask = 16'h5A5F;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N4
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~52 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~52_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT8  & (\zcr|Mult0_rtl_3|auto_generated|op_3~51  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT8  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~51  & VCC))
// \zcr|Mult0_rtl_3|auto_generated|op_3~53  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT8  & !\zcr|Mult0_rtl_3|auto_generated|op_3~51 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT8 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~51 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~52_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~53 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~52 .lut_mask = 16'hA50A;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N26
cycloneive_lcell_comb \z_comp[32]~SCLR_LUT (
// Equation(s):
// \z_comp[32]~SCLR_LUT_combout  = (\Add5~79_combout  & \KEY[0]~input_o )

	.dataa(\Add5~79_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\z_comp[32]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[32]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[32]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N8
cycloneive_lcell_comb \Add5~74 (
// Equation(s):
// \Add5~74_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~90_combout  & (!\Add5~72 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~90_combout  & ((\Add5~72 ) # (GND)))
// \Add5~75  = CARRY((!\Add5~72 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~90_combout ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~90_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~72 ),
	.combout(\Add5~74_combout ),
	.cout(\Add5~75 ));
// synopsys translate_off
defparam \Add5~74 .lut_mask = 16'h5A5F;
defparam \Add5~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N12
cycloneive_lcell_comb \Add5~80 (
// Equation(s):
// \Add5~80_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~94_combout  & (!\Add5~78 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~94_combout  & ((\Add5~78 ) # (GND)))
// \Add5~81  = CARRY((!\Add5~78 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~94_combout ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~94_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~78 ),
	.combout(\Add5~80_combout ),
	.cout(\Add5~81 ));
// synopsys translate_off
defparam \Add5~80 .lut_mask = 16'h5A5F;
defparam \Add5~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N30
cycloneive_lcell_comb \Add5~82 (
// Equation(s):
// \Add5~82_combout  = (\state.compute_pixel_loop~q  & ((\Add5~80_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout ))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout ),
	.datad(\Add5~80_combout ),
	.cin(gnd),
	.combout(\Add5~82_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~82 .lut_mask = 16'hFC30;
defparam \Add5~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N28
cycloneive_lcell_comb \z_comp[33]~SCLR_LUT (
// Equation(s):
// \z_comp[33]~SCLR_LUT_combout  = (\Add5~82_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add5~82_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\z_comp[33]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[33]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_comp[33]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N14
cycloneive_lcell_comb \Add5~83 (
// Equation(s):
// \Add5~83_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~96_combout  & (\Add5~81  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~96_combout  & (!\Add5~81  & VCC))
// \Add5~84  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~96_combout  & !\Add5~81 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~96_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~81 ),
	.combout(\Add5~83_combout ),
	.cout(\Add5~84 ));
// synopsys translate_off
defparam \Add5~83 .lut_mask = 16'hA50A;
defparam \Add5~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N24
cycloneive_lcell_comb \Add5~85 (
// Equation(s):
// \Add5~85_combout  = (\state.compute_pixel_loop~q  & (\Add5~83_combout )) # (!\state.compute_pixel_loop~q  & ((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout )))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add5~83_combout ),
	.datad(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ),
	.cin(gnd),
	.combout(\Add5~85_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~85 .lut_mask = 16'hC0F3;
defparam \Add5~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N14
cycloneive_lcell_comb \z_comp[34]~SCLR_LUT (
// Equation(s):
// \z_comp[34]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~85_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Add5~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[34]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[34]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[34]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N16
cycloneive_lcell_comb \Add5~86 (
// Equation(s):
// \Add5~86_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~98_combout  & (!\Add5~84 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~98_combout  & ((\Add5~84 ) # (GND)))
// \Add5~87  = CARRY((!\Add5~84 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~98_combout ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~98_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~84 ),
	.combout(\Add5~86_combout ),
	.cout(\Add5~87 ));
// synopsys translate_off
defparam \Add5~86 .lut_mask = 16'h5A5F;
defparam \Add5~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N26
cycloneive_lcell_comb \Add5~88 (
// Equation(s):
// \Add5~88_combout  = (\state.compute_pixel_loop~q  & (((\Add5~86_combout )))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~52_combout  $ 
// ((!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ))))

	.dataa(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~52_combout ),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~86_combout ),
	.cin(gnd),
	.combout(\Add5~88_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~88 .lut_mask = 16'hF909;
defparam \Add5~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N22
cycloneive_lcell_comb \z_comp[35]~SCLR_LUT (
// Equation(s):
// \z_comp[35]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~88_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Add5~88_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[35]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[35]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[35]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y50_N0
cycloneive_mac_mult \zcr|Mult0_rtl_3|auto_generated|mac_mult11 (
	.signa(gnd),
	.signb(vcc),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[35]~SCLR_LUT_combout ,\z_comp[34]~SCLR_LUT_combout ,\z_comp[33]~SCLR_LUT_combout ,\z_comp[32]~SCLR_LUT_combout ,\z_comp[31]~SCLR_LUT_combout ,\z_comp[30]~SCLR_LUT_combout ,\z_comp[29]~SCLR_LUT_combout ,\z_comp[28]~SCLR_LUT_combout ,
\z_comp[27]~SCLR_LUT_combout ,\z_comp[26]~SCLR_LUT_combout ,\z_comp[25]~SCLR_LUT_combout ,\z_comp[24]~SCLR_LUT_combout ,\z_comp[23]~SCLR_LUT_combout ,\z_comp[22]~SCLR_LUT_combout ,\z_comp[21]~SCLR_LUT_combout ,\z_comp[20]~SCLR_LUT_combout ,
\z_comp[19]~SCLR_LUT_combout ,\z_comp[18]~SCLR_LUT_combout }),
	.datab({z_real[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_mult11_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult11 .dataa_clock = "0";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult11 .dataa_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult11 .datab_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult11 .datab_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult11 .signa_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult11 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N14
cycloneive_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_combout  = \Add3~7_combout  $ (VCC)
// \Add4~2  = CARRY(\Add3~7_combout )

	.dataa(gnd),
	.datab(\Add3~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~1_combout ),
	.cout(\Add4~2 ));
// synopsys translate_off
defparam \Add4~1 .lut_mask = 16'h33CC;
defparam \Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N16
cycloneive_lcell_comb \Add4~3 (
// Equation(s):
// \Add4~3_combout  = (\Add3~9_combout  & (!\Add4~2 )) # (!\Add3~9_combout  & ((\Add4~2 ) # (GND)))
// \Add4~4  = CARRY((!\Add4~2 ) # (!\Add3~9_combout ))

	.dataa(\Add3~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~2 ),
	.combout(\Add4~3_combout ),
	.cout(\Add4~4 ));
// synopsys translate_off
defparam \Add4~3 .lut_mask = 16'h5A5F;
defparam \Add4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N14
cycloneive_lcell_comb \Add4~86 (
// Equation(s):
// \Add4~86_combout  = (\state.compute_pixel_loop~q  & ((\Add4~3_combout ))) # (!\state.compute_pixel_loop~q  & (x_cursor[2]))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(x_cursor[2]),
	.datad(\Add4~3_combout ),
	.cin(gnd),
	.combout(\Add4~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~86 .lut_mask = 16'hFC30;
defparam \Add4~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N15
dffeas \z_real[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[4]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[4] .is_wysiwyg = "true";
defparam \z_real[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N18
cycloneive_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_combout  = (\Add3~11_combout  & ((GND) # (!\Add4~4 ))) # (!\Add3~11_combout  & (\Add4~4  $ (GND)))
// \Add4~6  = CARRY((\Add3~11_combout ) # (!\Add4~4 ))

	.dataa(\Add3~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~4 ),
	.combout(\Add4~5_combout ),
	.cout(\Add4~6 ));
// synopsys translate_off
defparam \Add4~5 .lut_mask = 16'h5AAF;
defparam \Add4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N8
cycloneive_lcell_comb \Add4~87 (
// Equation(s):
// \Add4~87_combout  = (\state.compute_pixel_loop~q  & (((\Add4~5_combout )))) # (!\state.compute_pixel_loop~q  & (x_cursor[0] $ ((x_cursor[3]))))

	.dataa(x_cursor[0]),
	.datab(\state.compute_pixel_loop~q ),
	.datac(x_cursor[3]),
	.datad(\Add4~5_combout ),
	.cin(gnd),
	.combout(\Add4~87_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~87 .lut_mask = 16'hDE12;
defparam \Add4~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N9
dffeas \z_real[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[5]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[5] .is_wysiwyg = "true";
defparam \z_real[5] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X44_Y46_N0
cycloneive_mac_mult \zcs|Mult0_rtl_0|auto_generated|mac_mult11 (
	.signa(gnd),
	.signb(vcc),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[35]~SCLR_LUT_combout ,\z_comp[34]~SCLR_LUT_combout ,\z_comp[33]~SCLR_LUT_combout ,\z_comp[32]~SCLR_LUT_combout ,\z_comp[31]~SCLR_LUT_combout ,\z_comp[30]~SCLR_LUT_combout ,\z_comp[29]~SCLR_LUT_combout ,\z_comp[28]~SCLR_LUT_combout ,
\z_comp[27]~SCLR_LUT_combout ,\z_comp[26]~SCLR_LUT_combout ,\z_comp[25]~SCLR_LUT_combout ,\z_comp[24]~SCLR_LUT_combout ,\z_comp[23]~SCLR_LUT_combout ,\z_comp[22]~SCLR_LUT_combout ,\z_comp[21]~SCLR_LUT_combout ,\z_comp[20]~SCLR_LUT_combout ,
\z_comp[19]~SCLR_LUT_combout ,\z_comp[18]~SCLR_LUT_combout }),
	.datab({z_comp[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_mult11_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult11 .dataa_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult11 .dataa_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult11 .datab_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult11 .datab_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult11 .signa_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult11 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y43_N0
cycloneive_mac_mult \zcs|Mult0_rtl_0|auto_generated|mac_mult9 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[35]~SCLR_LUT_combout ,\z_comp[34]~SCLR_LUT_combout ,\z_comp[33]~SCLR_LUT_combout ,\z_comp[32]~SCLR_LUT_combout ,\z_comp[31]~SCLR_LUT_combout ,\z_comp[30]~SCLR_LUT_combout ,\z_comp[29]~SCLR_LUT_combout ,\z_comp[28]~SCLR_LUT_combout ,
\z_comp[27]~SCLR_LUT_combout ,\z_comp[26]~SCLR_LUT_combout ,\z_comp[25]~SCLR_LUT_combout ,\z_comp[24]~SCLR_LUT_combout ,\z_comp[23]~SCLR_LUT_combout ,\z_comp[22]~SCLR_LUT_combout ,\z_comp[21]~SCLR_LUT_combout ,\z_comp[20]~SCLR_LUT_combout ,
\z_comp[19]~SCLR_LUT_combout ,\z_comp[18]~SCLR_LUT_combout }),
	.datab({\z_comp[35]~SCLR_LUT_combout ,\z_comp[34]~SCLR_LUT_combout ,\z_comp[33]~SCLR_LUT_combout ,\z_comp[32]~SCLR_LUT_combout ,\z_comp[31]~SCLR_LUT_combout ,\z_comp[30]~SCLR_LUT_combout ,\z_comp[29]~SCLR_LUT_combout ,\z_comp[28]~SCLR_LUT_combout ,
\z_comp[27]~SCLR_LUT_combout ,\z_comp[26]~SCLR_LUT_combout ,\z_comp[25]~SCLR_LUT_combout ,\z_comp[24]~SCLR_LUT_combout ,\z_comp[23]~SCLR_LUT_combout ,\z_comp[22]~SCLR_LUT_combout ,\z_comp[21]~SCLR_LUT_combout ,\z_comp[20]~SCLR_LUT_combout ,
\z_comp[19]~SCLR_LUT_combout ,\z_comp[18]~SCLR_LUT_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_mult9_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult9 .dataa_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult9 .dataa_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult9 .datab_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult9 .datab_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult9 .signa_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult9 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N12
cycloneive_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~62_combout  & (\Add5~32  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~62_combout  & (!\Add5~32 ))
// \Add5~34  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_2~62_combout  & !\Add5~32 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~32 ),
	.combout(\Add5~33_combout ),
	.cout(\Add5~34 ));
// synopsys translate_off
defparam \Add5~33 .lut_mask = 16'hA505;
defparam \Add5~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N0
cycloneive_lcell_comb \Add5~104 (
// Equation(s):
// \Add5~104_combout  = (\state.compute_pixel_loop~q  & ((\Add5~33_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datac(\Add5~33_combout ),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add5~104_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~104 .lut_mask = 16'hF0CC;
defparam \Add5~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N22
cycloneive_lcell_comb \z_comp[17]~SCLR_LUT (
// Equation(s):
// \z_comp[17]~SCLR_LUT_combout  = (\Add5~104_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add5~104_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[17]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[17]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[17]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N20
cycloneive_lcell_comb \Add4~7 (
// Equation(s):
// \Add4~7_combout  = (\Add3~13_combout  & (\Add4~6  & VCC)) # (!\Add3~13_combout  & (!\Add4~6 ))
// \Add4~8  = CARRY((!\Add3~13_combout  & !\Add4~6 ))

	.dataa(gnd),
	.datab(\Add3~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~6 ),
	.combout(\Add4~7_combout ),
	.cout(\Add4~8 ));
// synopsys translate_off
defparam \Add4~7 .lut_mask = 16'hC303;
defparam \Add4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N22
cycloneive_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_combout  = (\Add3~15_combout  & (\Add4~8  $ (GND))) # (!\Add3~15_combout  & (!\Add4~8  & VCC))
// \Add4~10  = CARRY((\Add3~15_combout  & !\Add4~8 ))

	.dataa(\Add3~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~8 ),
	.combout(\Add4~9_combout ),
	.cout(\Add4~10 ));
// synopsys translate_off
defparam \Add4~9 .lut_mask = 16'hA50A;
defparam \Add4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N12
cycloneive_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_combout  = (\state.compute_pixel_loop~q  & ((\Add4~9_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datad(\Add4~9_combout ),
	.cin(gnd),
	.combout(\Add4~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~89 .lut_mask = 16'hFC30;
defparam \Add4~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N13
dffeas \z_real[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[7]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[7] .is_wysiwyg = "true";
defparam \z_real[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N24
cycloneive_lcell_comb \Add4~11 (
// Equation(s):
// \Add4~11_combout  = (\Add3~17_combout  & (!\Add4~10 )) # (!\Add3~17_combout  & ((\Add4~10 ) # (GND)))
// \Add4~12  = CARRY((!\Add4~10 ) # (!\Add3~17_combout ))

	.dataa(gnd),
	.datab(\Add3~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~10 ),
	.combout(\Add4~11_combout ),
	.cout(\Add4~12 ));
// synopsys translate_off
defparam \Add4~11 .lut_mask = 16'h3C3F;
defparam \Add4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N26
cycloneive_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_combout  = (\Add3~19_combout  & ((GND) # (!\Add4~12 ))) # (!\Add3~19_combout  & (\Add4~12  $ (GND)))
// \Add4~14  = CARRY((\Add3~19_combout ) # (!\Add4~12 ))

	.dataa(\Add3~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~12 ),
	.combout(\Add4~13_combout ),
	.cout(\Add4~14 ));
// synopsys translate_off
defparam \Add4~13 .lut_mask = 16'h5AAF;
defparam \Add4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N0
cycloneive_lcell_comb \Add4~91 (
// Equation(s):
// \Add4~91_combout  = (\state.compute_pixel_loop~q  & ((\Add4~13_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(gnd),
	.datad(\Add4~13_combout ),
	.cin(gnd),
	.combout(\Add4~91_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~91 .lut_mask = 16'hEE22;
defparam \Add4~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N1
dffeas \z_real[9] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[9]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[9] .is_wysiwyg = "true";
defparam \z_real[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N16
cycloneive_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_combout  = (\Add3~41_combout  & (!\Add4~35 )) # (!\Add3~41_combout  & ((\Add4~35 ) # (GND)))
// \Add4~38  = CARRY((!\Add4~35 ) # (!\Add3~41_combout ))

	.dataa(\Add3~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~35 ),
	.combout(\Add4~37_combout ),
	.cout(\Add4~38 ));
// synopsys translate_off
defparam \Add4~37 .lut_mask = 16'h5A5F;
defparam \Add4~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N18
cycloneive_lcell_comb \Add4~40 (
// Equation(s):
// \Add4~40_combout  = (\Add3~43_combout  & ((GND) # (!\Add4~38 ))) # (!\Add3~43_combout  & (\Add4~38  $ (GND)))
// \Add4~41  = CARRY((\Add3~43_combout ) # (!\Add4~38 ))

	.dataa(gnd),
	.datab(\Add3~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~38 ),
	.combout(\Add4~40_combout ),
	.cout(\Add4~41 ));
// synopsys translate_off
defparam \Add4~40 .lut_mask = 16'h3CCF;
defparam \Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N20
cycloneive_lcell_comb \Add4~43 (
// Equation(s):
// \Add4~43_combout  = (\Add3~45_combout  & (\Add4~41  & VCC)) # (!\Add3~45_combout  & (!\Add4~41 ))
// \Add4~44  = CARRY((!\Add3~45_combout  & !\Add4~41 ))

	.dataa(gnd),
	.datab(\Add3~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~41 ),
	.combout(\Add4~43_combout ),
	.cout(\Add4~44 ));
// synopsys translate_off
defparam \Add4~43 .lut_mask = 16'hC303;
defparam \Add4~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N22
cycloneive_lcell_comb \Add4~46 (
// Equation(s):
// \Add4~46_combout  = (\Add3~47_combout  & (\Add4~44  $ (GND))) # (!\Add3~47_combout  & (!\Add4~44  & VCC))
// \Add4~47  = CARRY((\Add3~47_combout  & !\Add4~44 ))

	.dataa(\Add3~47_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~44 ),
	.combout(\Add4~46_combout ),
	.cout(\Add4~47 ));
// synopsys translate_off
defparam \Add4~46 .lut_mask = 16'hA50A;
defparam \Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N28
cycloneive_lcell_comb \Add4~48 (
// Equation(s):
// \Add4~48_combout  = (\state.compute_pixel_loop~q  & (\Add4~46_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout )))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add4~46_combout ),
	.datad(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.cin(gnd),
	.combout(\Add4~48_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~48 .lut_mask = 16'hF3C0;
defparam \Add4~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneive_lcell_comb \z_real[23]~SCLR_LUT (
// Equation(s):
// \z_real[23]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~48_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Add4~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_real[23]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[23]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_real[23]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y42_N0
cycloneive_mac_mult \zcs|Mult0_rtl_0|auto_generated|mac_mult15 (
	.signa(gnd),
	.signb(vcc),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[35]~SCLR_LUT_combout ,\z_comp[34]~SCLR_LUT_combout ,\z_comp[33]~SCLR_LUT_combout ,\z_comp[32]~SCLR_LUT_combout ,\z_comp[31]~SCLR_LUT_combout ,\z_comp[30]~SCLR_LUT_combout ,\z_comp[29]~SCLR_LUT_combout ,\z_comp[28]~SCLR_LUT_combout ,
\z_comp[27]~SCLR_LUT_combout ,\z_comp[26]~SCLR_LUT_combout ,\z_comp[25]~SCLR_LUT_combout ,\z_comp[24]~SCLR_LUT_combout ,\z_comp[23]~SCLR_LUT_combout ,\z_comp[22]~SCLR_LUT_combout ,\z_comp[21]~SCLR_LUT_combout ,\z_comp[20]~SCLR_LUT_combout ,
\z_comp[19]~SCLR_LUT_combout ,\z_comp[18]~SCLR_LUT_combout }),
	.datab({z_comp[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_mult15_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult15 .dataa_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult15 .dataa_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult15 .datab_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult15 .datab_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult15 .signa_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult15 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[18]~36 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[18]~36_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out16~dataout  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT18  $ (!\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~35 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|add27_result[18]~37  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out16~dataout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT18 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~35 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~dataout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT18  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~35 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out16~dataout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[17]~35 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[18]~36_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[18]~37 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[18]~36 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[20]~40 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[20]~40_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT2  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~39  $ (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT2  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~39  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[20]~41  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT2  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~39 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~39 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[20]~40_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[20]~41 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[20]~40 .lut_mask = 16'hC30C;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT3  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[20]~41 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT3  & 
// ((\zcs|Mult0_rtl_0|auto_generated|add27_result[20]~41 ) # (GND)))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[21]~43  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|add27_result[20]~41 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT3 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[20]~41 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~43 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42 .lut_mask = 16'h3C3F;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~74 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~74_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT1  & (\zcs|Mult0_rtl_0|auto_generated|op_1~73  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT1  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~73 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT1  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~73 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT1  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~73 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~75  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT1  & !\zcs|Mult0_rtl_0|auto_generated|op_1~73 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~73 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT1 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[19]~38_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~73 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~74_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~75 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~74 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~76 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~76_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT2  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[20]~40_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~75 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~77  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT2  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[20]~40_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~75 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT2  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[20]~40_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~75 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT2 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~75 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~76_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~77 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~76 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~78 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~78_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT3  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_1~77  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~77 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT3  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42_combout  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~77 )) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~77 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~79  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT3  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~77 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT3  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~77 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT3 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~77 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~78_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~79 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~78 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N28
cycloneive_lcell_comb \Add4~15 (
// Equation(s):
// \Add4~15_combout  = (\Add3~21_combout  & (\Add4~14  & VCC)) # (!\Add3~21_combout  & (!\Add4~14 ))
// \Add4~16  = CARRY((!\Add3~21_combout  & !\Add4~14 ))

	.dataa(gnd),
	.datab(\Add3~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~14 ),
	.combout(\Add4~15_combout ),
	.cout(\Add4~16 ));
// synopsys translate_off
defparam \Add4~15 .lut_mask = 16'hC303;
defparam \Add4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N30
cycloneive_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_combout  = (\Add3~23_combout  & (\Add4~16  $ (GND))) # (!\Add3~23_combout  & (!\Add4~16  & VCC))
// \Add4~18  = CARRY((\Add3~23_combout  & !\Add4~16 ))

	.dataa(gnd),
	.datab(\Add3~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~16 ),
	.combout(\Add4~17_combout ),
	.cout(\Add4~18 ));
// synopsys translate_off
defparam \Add4~17 .lut_mask = 16'hC30C;
defparam \Add4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N0
cycloneive_lcell_comb \Add4~19 (
// Equation(s):
// \Add4~19_combout  = (\Add3~25_combout  & (!\Add4~18 )) # (!\Add3~25_combout  & ((\Add4~18 ) # (GND)))
// \Add4~20  = CARRY((!\Add4~18 ) # (!\Add3~25_combout ))

	.dataa(\Add3~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~18 ),
	.combout(\Add4~19_combout ),
	.cout(\Add4~20 ));
// synopsys translate_off
defparam \Add4~19 .lut_mask = 16'h5A5F;
defparam \Add4~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N10
cycloneive_lcell_comb \Add4~94 (
// Equation(s):
// \Add4~94_combout  = (\state.compute_pixel_loop~q  & ((\Add4~19_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ))

	.dataa(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(gnd),
	.datad(\Add4~19_combout ),
	.cin(gnd),
	.combout(\Add4~94_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~94 .lut_mask = 16'hEE22;
defparam \Add4~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N11
dffeas \z_real[12] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[12]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[12] .is_wysiwyg = "true";
defparam \z_real[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N2
cycloneive_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_combout  = (\Add3~27_combout  & ((GND) # (!\Add4~20 ))) # (!\Add3~27_combout  & (\Add4~20  $ (GND)))
// \Add4~22  = CARRY((\Add3~27_combout ) # (!\Add4~20 ))

	.dataa(\Add3~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~20 ),
	.combout(\Add4~21_combout ),
	.cout(\Add4~22 ));
// synopsys translate_off
defparam \Add4~21 .lut_mask = 16'h5AAF;
defparam \Add4~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N4
cycloneive_lcell_comb \Add4~95 (
// Equation(s):
// \Add4~95_combout  = (\state.compute_pixel_loop~q  & ((\Add4~21_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datad(\Add4~21_combout ),
	.cin(gnd),
	.combout(\Add4~95_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~95 .lut_mask = 16'hFC30;
defparam \Add4~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N5
dffeas \z_real[13] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[13]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[13] .is_wysiwyg = "true";
defparam \z_real[13] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X71_Y50_N0
cycloneive_mac_mult \zcr|Mult0_rtl_3|auto_generated|mac_mult13 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({z_real[17],z_real[16],z_real[15],z_real[14],z_real[13],z_real[12],z_real[11],z_real[10],z_real[9],z_real[8],z_real[7],z_real[6],z_real[5],z_real[4],z_real[3],z_real[2],z_real[1],z_real[0]}),
	.datab({z_comp[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_mult13_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult13 .dataa_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult13 .dataa_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult13 .datab_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult13 .datab_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult13 .signa_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult13 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N20
cycloneive_lcell_comb \Add5~98 (
// Equation(s):
// \Add5~98_combout  = (\state.compute_pixel_loop~q  & (\Add5~21_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout )))

	.dataa(\Add5~21_combout ),
	.datab(gnd),
	.datac(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add5~98_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~98 .lut_mask = 16'hAAF0;
defparam \Add5~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N24
cycloneive_lcell_comb \z_comp[11]~SCLR_LUT (
// Equation(s):
// \z_comp[11]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~98_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Add5~98_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[11]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[11]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[11]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N26
cycloneive_lcell_comb \Add5~15 (
// Equation(s):
// \Add5~15_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~44_combout  & ((GND) # (!\Add5~14 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~44_combout  & (\Add5~14  $ (GND)))
// \Add5~16  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~44_combout ) # (!\Add5~14 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~14 ),
	.combout(\Add5~15_combout ),
	.cout(\Add5~16 ));
// synopsys translate_off
defparam \Add5~15 .lut_mask = 16'h5AAF;
defparam \Add5~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N28
cycloneive_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~46_combout  & (\Add5~16  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~46_combout  & (!\Add5~16 ))
// \Add5~18  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_2~46_combout  & !\Add5~16 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~16 ),
	.combout(\Add5~17_combout ),
	.cout(\Add5~18 ));
// synopsys translate_off
defparam \Add5~17 .lut_mask = 16'hC303;
defparam \Add5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N30
cycloneive_lcell_comb \Add5~19 (
// Equation(s):
// \Add5~19_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~48_combout  & (\Add5~18  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~48_combout  & (!\Add5~18  & VCC))
// \Add5~20  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~48_combout  & !\Add5~18 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~18 ),
	.combout(\Add5~19_combout ),
	.cout(\Add5~20 ));
// synopsys translate_off
defparam \Add5~19 .lut_mask = 16'hC30C;
defparam \Add5~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N2
cycloneive_lcell_comb \Add5~23 (
// Equation(s):
// \Add5~23_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~52_combout  & ((GND) # (!\Add5~22 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~52_combout  & (\Add5~22  $ (GND)))
// \Add5~24  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~52_combout ) # (!\Add5~22 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~22 ),
	.combout(\Add5~23_combout ),
	.cout(\Add5~24 ));
// synopsys translate_off
defparam \Add5~23 .lut_mask = 16'h5AAF;
defparam \Add5~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N14
cycloneive_lcell_comb \Add5~99 (
// Equation(s):
// \Add5~99_combout  = (\state.compute_pixel_loop~q  & (\Add5~23_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout )))

	.dataa(gnd),
	.datab(\Add5~23_combout ),
	.datac(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add5~99_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~99 .lut_mask = 16'hCCF0;
defparam \Add5~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N26
cycloneive_lcell_comb \z_comp[12]~SCLR_LUT (
// Equation(s):
// \z_comp[12]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~99_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Add5~99_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[12]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[12]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[12]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y51_N0
cycloneive_mac_mult \zcr|Mult0_rtl_3|auto_generated|mac_mult7 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[35]~SCLR_LUT_combout ,\z_comp[34]~SCLR_LUT_combout ,\z_comp[33]~SCLR_LUT_combout ,\z_comp[32]~SCLR_LUT_combout ,\z_comp[31]~SCLR_LUT_combout ,\z_comp[30]~SCLR_LUT_combout ,\z_comp[29]~SCLR_LUT_combout ,\z_comp[28]~SCLR_LUT_combout ,
\z_comp[27]~SCLR_LUT_combout ,\z_comp[26]~SCLR_LUT_combout ,\z_comp[25]~SCLR_LUT_combout ,\z_comp[24]~SCLR_LUT_combout ,\z_comp[23]~SCLR_LUT_combout ,\z_comp[22]~SCLR_LUT_combout ,\z_comp[21]~SCLR_LUT_combout ,\z_comp[20]~SCLR_LUT_combout ,
\z_comp[19]~SCLR_LUT_combout ,\z_comp[18]~SCLR_LUT_combout }),
	.datab({z_real[17],z_real[16],z_real[15],z_real[14],z_real[13],z_real[12],z_real[11],z_real[10],z_real[9],z_real[8],z_real[7],z_real[6],z_real[5],z_real[4],z_real[3],z_real[2],z_real[1],z_real[0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult7 .dataa_clock = "0";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult7 .dataa_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult7 .datab_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult7 .datab_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult7 .signa_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N4
cycloneive_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~54_combout  & (\Add5~24  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~54_combout  & (!\Add5~24 ))
// \Add5~26  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_2~54_combout  & !\Add5~24 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~24 ),
	.combout(\Add5~25_combout ),
	.cout(\Add5~26 ));
// synopsys translate_off
defparam \Add5~25 .lut_mask = 16'hC303;
defparam \Add5~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N6
cycloneive_lcell_comb \Add5~27 (
// Equation(s):
// \Add5~27_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~56_combout  & (\Add5~26  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~56_combout  & (!\Add5~26  & VCC))
// \Add5~28  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~56_combout  & !\Add5~26 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~26 ),
	.combout(\Add5~27_combout ),
	.cout(\Add5~28 ));
// synopsys translate_off
defparam \Add5~27 .lut_mask = 16'hC30C;
defparam \Add5~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
cycloneive_lcell_comb \Add5~101 (
// Equation(s):
// \Add5~101_combout  = (\state.compute_pixel_loop~q  & ((\Add5~27_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datac(\Add5~27_combout ),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add5~101_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~101 .lut_mask = 16'hF0CC;
defparam \Add5~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N30
cycloneive_lcell_comb \z_comp[14]~SCLR_LUT (
// Equation(s):
// \z_comp[14]~SCLR_LUT_combout  = (\Add5~101_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add5~101_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[14]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[14]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[14]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N8
cycloneive_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~58_combout  & (!\Add5~28 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~58_combout  & ((\Add5~28 ) # (GND)))
// \Add5~30  = CARRY((!\Add5~28 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~58_combout ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_2~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~28 ),
	.combout(\Add5~29_combout ),
	.cout(\Add5~30 ));
// synopsys translate_off
defparam \Add5~29 .lut_mask = 16'h5A5F;
defparam \Add5~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneive_lcell_comb \Add5~102 (
// Equation(s):
// \Add5~102_combout  = (\state.compute_pixel_loop~q  & ((\Add5~29_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datac(\Add5~29_combout ),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add5~102_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~102 .lut_mask = 16'hF0CC;
defparam \Add5~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
cycloneive_lcell_comb \z_comp[15]~SCLR_LUT (
// Equation(s):
// \z_comp[15]~SCLR_LUT_combout  = (\Add5~102_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add5~102_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[15]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[15]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[15]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N6
cycloneive_lcell_comb \Add5~103 (
// Equation(s):
// \Add5~103_combout  = (\state.compute_pixel_loop~q  & (\Add5~31_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout )))

	.dataa(\Add5~31_combout ),
	.datab(gnd),
	.datac(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add5~103_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~103 .lut_mask = 16'hAAF0;
defparam \Add5~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N12
cycloneive_lcell_comb \z_comp[16]~SCLR_LUT (
// Equation(s):
// \z_comp[16]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~103_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\Add5~103_combout ),
	.cin(gnd),
	.combout(\z_comp[16]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[16]~SCLR_LUT .lut_mask = 16'hCC00;
defparam \z_comp[16]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y54_N0
cycloneive_mac_mult \zcr|Mult0_rtl_3|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(vcc),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[17]~SCLR_LUT_combout ,\z_comp[16]~SCLR_LUT_combout ,\z_comp[15]~SCLR_LUT_combout ,\z_comp[14]~SCLR_LUT_combout ,\z_comp[13]~SCLR_LUT_combout ,\z_comp[12]~SCLR_LUT_combout ,\z_comp[11]~SCLR_LUT_combout ,\z_comp[10]~SCLR_LUT_combout ,
\z_comp[9]~SCLR_LUT_combout ,\z_comp[8]~SCLR_LUT_combout ,\z_comp[7]~SCLR_LUT_combout ,\z_comp[6]~SCLR_LUT_combout ,\z_comp[5]~SCLR_LUT_combout ,\z_comp[4]~SCLR_LUT_combout ,\z_comp[3]~SCLR_LUT_combout ,\z_comp[2]~SCLR_LUT_combout ,\z_comp[1]~SCLR_LUT_combout ,gnd}),
	.datab({z_real[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult5 .dataa_clock = "0";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult5 .dataa_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult5 .datab_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult5 .datab_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult5 .signa_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y51_N28
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~12 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~12_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT6  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT6  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~11 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_3~13  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT6  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT6 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~11 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT6  & (\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT6  & !\zcr|Mult0_rtl_3|auto_generated|op_3~11 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~11 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~12_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N0
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~16 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~16_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT8  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT8  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~15 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_3~17  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT8  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT8 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~15 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT8  & (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT8  & !\zcr|Mult0_rtl_3|auto_generated|op_3~15 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT8 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~15 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~16_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~17 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~16 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N24
cycloneive_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_combout  = (\Add3~49_combout  & (!\Add4~47 )) # (!\Add3~49_combout  & ((\Add4~47 ) # (GND)))
// \Add4~50  = CARRY((!\Add4~47 ) # (!\Add3~49_combout ))

	.dataa(gnd),
	.datab(\Add3~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~47 ),
	.combout(\Add4~49_combout ),
	.cout(\Add4~50 ));
// synopsys translate_off
defparam \Add4~49 .lut_mask = 16'h3C3F;
defparam \Add4~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N26
cycloneive_lcell_comb \Add4~52 (
// Equation(s):
// \Add4~52_combout  = (\Add3~51_combout  & ((GND) # (!\Add4~50 ))) # (!\Add3~51_combout  & (\Add4~50  $ (GND)))
// \Add4~53  = CARRY((\Add3~51_combout ) # (!\Add4~50 ))

	.dataa(\Add3~51_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~50 ),
	.combout(\Add4~52_combout ),
	.cout(\Add4~53 ));
// synopsys translate_off
defparam \Add4~52 .lut_mask = 16'h5AAF;
defparam \Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N12
cycloneive_lcell_comb \Add4~54 (
// Equation(s):
// \Add4~54_combout  = (\state.compute_pixel_loop~q  & ((\Add4~52_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.datad(\Add4~52_combout ),
	.cin(gnd),
	.combout(\Add4~54_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~54 .lut_mask = 16'hFC30;
defparam \Add4~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N10
cycloneive_lcell_comb \z_real[25]~SCLR_LUT (
// Equation(s):
// \z_real[25]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add4~54_combout ),
	.cin(gnd),
	.combout(\z_real[25]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[25]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_real[25]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N28
cycloneive_lcell_comb \Add4~55 (
// Equation(s):
// \Add4~55_combout  = (\Add3~53_combout  & (\Add4~53  & VCC)) # (!\Add3~53_combout  & (!\Add4~53 ))
// \Add4~56  = CARRY((!\Add3~53_combout  & !\Add4~53 ))

	.dataa(\Add3~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~53 ),
	.combout(\Add4~55_combout ),
	.cout(\Add4~56 ));
// synopsys translate_off
defparam \Add4~55 .lut_mask = 16'hA505;
defparam \Add4~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N18
cycloneive_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_combout  = (\state.compute_pixel_loop~q  & ((\Add4~55_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ))

	.dataa(\state.compute_pixel_loop~q ),
	.datab(gnd),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.datad(\Add4~55_combout ),
	.cin(gnd),
	.combout(\Add4~57_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~57 .lut_mask = 16'hFA50;
defparam \Add4~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneive_lcell_comb \z_real[26]~SCLR_LUT (
// Equation(s):
// \z_real[26]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~57_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add4~57_combout ),
	.cin(gnd),
	.combout(\z_real[26]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[26]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_real[26]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N30
cycloneive_lcell_comb \Add4~58 (
// Equation(s):
// \Add4~58_combout  = (\Add3~55_combout  & (\Add4~56  $ (GND))) # (!\Add3~55_combout  & (!\Add4~56  & VCC))
// \Add4~59  = CARRY((\Add3~55_combout  & !\Add4~56 ))

	.dataa(\Add3~55_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~56 ),
	.combout(\Add4~58_combout ),
	.cout(\Add4~59 ));
// synopsys translate_off
defparam \Add4~58 .lut_mask = 16'hA50A;
defparam \Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N0
cycloneive_lcell_comb \Add4~60 (
// Equation(s):
// \Add4~60_combout  = (\state.compute_pixel_loop~q  & ((\Add4~58_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ))

	.dataa(\state.compute_pixel_loop~q ),
	.datab(gnd),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.datad(\Add4~58_combout ),
	.cin(gnd),
	.combout(\Add4~60_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~60 .lut_mask = 16'hFA50;
defparam \Add4~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N30
cycloneive_lcell_comb \z_real[27]~SCLR_LUT (
// Equation(s):
// \z_real[27]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add4~60_combout ),
	.cin(gnd),
	.combout(\z_real[27]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[27]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_real[27]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N0
cycloneive_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_combout  = (\Add3~57_combout  & (!\Add4~59 )) # (!\Add3~57_combout  & ((\Add4~59 ) # (GND)))
// \Add4~62  = CARRY((!\Add4~59 ) # (!\Add3~57_combout ))

	.dataa(\Add3~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~59 ),
	.combout(\Add4~61_combout ),
	.cout(\Add4~62 ));
// synopsys translate_off
defparam \Add4~61 .lut_mask = 16'h5A5F;
defparam \Add4~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N2
cycloneive_lcell_comb \Add4~63 (
// Equation(s):
// \Add4~63_combout  = (\state.compute_pixel_loop~q  & ((\Add4~61_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ))

	.dataa(gnd),
	.datab(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add4~61_combout ),
	.cin(gnd),
	.combout(\Add4~63_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~63 .lut_mask = 16'hFC0C;
defparam \Add4~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N16
cycloneive_lcell_comb \z_real[28]~SCLR_LUT (
// Equation(s):
// \z_real[28]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~63_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add4~63_combout ),
	.cin(gnd),
	.combout(\z_real[28]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[28]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_real[28]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N2
cycloneive_lcell_comb \Add4~64 (
// Equation(s):
// \Add4~64_combout  = (\Add3~59_combout  & ((GND) # (!\Add4~62 ))) # (!\Add3~59_combout  & (\Add4~62  $ (GND)))
// \Add4~65  = CARRY((\Add3~59_combout ) # (!\Add4~62 ))

	.dataa(\Add3~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~62 ),
	.combout(\Add4~64_combout ),
	.cout(\Add4~65 ));
// synopsys translate_off
defparam \Add4~64 .lut_mask = 16'h5AAF;
defparam \Add4~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N4
cycloneive_lcell_comb \Add4~66 (
// Equation(s):
// \Add4~66_combout  = (\state.compute_pixel_loop~q  & ((\Add4~64_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ))

	.dataa(gnd),
	.datab(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add4~64_combout ),
	.cin(gnd),
	.combout(\Add4~66_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~66 .lut_mask = 16'hFC0C;
defparam \Add4~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneive_lcell_comb \z_real[29]~SCLR_LUT (
// Equation(s):
// \z_real[29]~SCLR_LUT_combout  = (\Add4~66_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add4~66_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_real[29]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[29]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_real[29]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneive_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_combout  = (\state.compute_pixel_loop~q  & (\Add4~67_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout )))

	.dataa(\Add4~67_combout ),
	.datab(gnd),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add4~69_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~69 .lut_mask = 16'hAAF0;
defparam \Add4~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneive_lcell_comb \z_real[30]~SCLR_LUT (
// Equation(s):
// \z_real[30]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~69_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add4~69_combout ),
	.cin(gnd),
	.combout(\z_real[30]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[30]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_real[30]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[22]~44 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[22]~44_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT4  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~43  $ (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT4  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~43  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[22]~45  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT4  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~43 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT4 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[21]~43 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[22]~44_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[22]~45 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[22]~44 .lut_mask = 16'hA50A;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[26]~52 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[26]~52_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT8  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~51  $ (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT8  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~51  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[26]~53  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT8  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~51 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT8 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~51 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[26]~52_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[26]~53 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[26]~52 .lut_mask = 16'hA50A;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[28]~56 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[28]~56_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT10  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~55  $ (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT10  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~55  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[28]~57  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT10  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~55 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[27]~55 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[28]~56_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[28]~57 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[28]~56 .lut_mask = 16'hC30C;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT11  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[28]~57 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT11  & 
// ((\zcs|Mult0_rtl_0|auto_generated|add27_result[28]~57 ) # (GND)))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[29]~59  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|add27_result[28]~57 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT11 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT11 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[28]~57 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~59 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58 .lut_mask = 16'h5A5F;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N24
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~80 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~80_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT4  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[22]~44_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~79 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~81  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT4  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[22]~44_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~79 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT4  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[22]~44_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~79 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT4 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[22]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~79 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~80_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~81 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~80 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N28
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~84 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~84_combout  = ((\zcs|Mult0_rtl_0|auto_generated|add27_result[24]~48_combout  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT6  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~83 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~85  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[24]~48_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT6 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~83 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[24]~48_combout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT6  & !\zcs|Mult0_rtl_0|auto_generated|op_1~83 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[24]~48_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~83 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~84_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~85 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~84 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N30
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~86 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~86_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT7  & (\zcs|Mult0_rtl_0|auto_generated|op_1~85  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT7  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~85 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT7  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~85 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT7  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~85 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~87  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT7  & !\zcs|Mult0_rtl_0|auto_generated|op_1~85 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~85 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT7 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[25]~50_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~85 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~86_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~87 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~86 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N4
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~92 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~92_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT10  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[28]~56_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~91 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~93  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT10  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[28]~56_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~91 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT10  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[28]~56_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~91 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT10 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[28]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~91 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~92_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~93 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~92 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N6
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~94 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~94_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT11  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_1~93  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~93 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT11  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58_combout  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~93 )) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~93 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~95  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT11  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~93 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT11  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~93 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT11 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[29]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~93 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~94_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~95 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~94 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y44_N0
cycloneive_mac_mult \zcs|Mult0_rtl_0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[35]~SCLR_LUT_combout ,\z_comp[34]~SCLR_LUT_combout ,\z_comp[33]~SCLR_LUT_combout ,\z_comp[32]~SCLR_LUT_combout ,\z_comp[31]~SCLR_LUT_combout ,\z_comp[30]~SCLR_LUT_combout ,\z_comp[29]~SCLR_LUT_combout ,\z_comp[28]~SCLR_LUT_combout ,
\z_comp[27]~SCLR_LUT_combout ,\z_comp[26]~SCLR_LUT_combout ,\z_comp[25]~SCLR_LUT_combout ,\z_comp[24]~SCLR_LUT_combout ,\z_comp[23]~SCLR_LUT_combout ,\z_comp[22]~SCLR_LUT_combout ,\z_comp[21]~SCLR_LUT_combout ,\z_comp[20]~SCLR_LUT_combout ,
\z_comp[19]~SCLR_LUT_combout ,\z_comp[18]~SCLR_LUT_combout }),
	.datab({\z_comp[17]~SCLR_LUT_combout ,\z_comp[16]~SCLR_LUT_combout ,\z_comp[15]~SCLR_LUT_combout ,\z_comp[14]~SCLR_LUT_combout ,\z_comp[13]~SCLR_LUT_combout ,\z_comp[12]~SCLR_LUT_combout ,\z_comp[11]~SCLR_LUT_combout ,\z_comp[10]~SCLR_LUT_combout ,
\z_comp[9]~SCLR_LUT_combout ,\z_comp[8]~SCLR_LUT_combout ,\z_comp[7]~SCLR_LUT_combout ,\z_comp[6]~SCLR_LUT_combout ,\z_comp[5]~SCLR_LUT_combout ,\z_comp[4]~SCLR_LUT_combout ,\z_comp[3]~SCLR_LUT_combout ,\z_comp[2]~SCLR_LUT_combout ,\z_comp[1]~SCLR_LUT_combout ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult3 .datab_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult3 .datab_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~0 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~0_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT18  & (\zcs|Mult0_rtl_0|auto_generated|mac_out10~dataout  $ (VCC))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT18  & 
// (\zcs|Mult0_rtl_0|auto_generated|mac_out10~dataout  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|op_4~1  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT18  & \zcs|Mult0_rtl_0|auto_generated|mac_out10~dataout ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT18 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~0_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~1 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~0 .lut_mask = 16'h6688;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~2 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~2_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT19  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT1  & (\zcs|Mult0_rtl_0|auto_generated|op_4~1  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT1  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~1 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT19  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT1  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~1 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT1  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~1 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_4~3  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT19  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT1  & !\zcs|Mult0_rtl_0|auto_generated|op_4~1 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT19  & ((!\zcs|Mult0_rtl_0|auto_generated|op_4~1 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT1 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT19 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~1 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~2_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~3 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~2 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~4 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~4_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT20  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT2  $ (!\zcs|Mult0_rtl_0|auto_generated|op_4~3 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_4~5  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT20  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT2 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~3 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT20  & (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT2  & !\zcs|Mult0_rtl_0|auto_generated|op_4~3 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT20 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~3 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~4_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~5 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~4 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N24
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~14 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~14_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT7  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT25  & (\zcs|Mult0_rtl_0|auto_generated|op_4~13  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT25  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~13 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT7  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT25  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~13 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT25  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~13 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_4~15  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT7  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT25  & !\zcs|Mult0_rtl_0|auto_generated|op_4~13 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT7  & ((!\zcs|Mult0_rtl_0|auto_generated|op_4~13 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT25 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT7 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~13 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~14_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~15 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~14 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N30
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~20 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~20_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT10  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT28  $ (!\zcs|Mult0_rtl_0|auto_generated|op_4~19 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_4~21  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT10  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT28 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~19 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT10  & (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT28  & !\zcs|Mult0_rtl_0|auto_generated|op_4~19 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT10 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~19 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~20_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~21 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~20 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N0
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~22 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~22_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT11  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT29  & (\zcs|Mult0_rtl_0|auto_generated|op_4~21  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT29  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~21 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT11  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT29  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~21 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT29  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~21 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_4~23  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT11  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT29  & !\zcs|Mult0_rtl_0|auto_generated|op_4~21 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT11  & ((!\zcs|Mult0_rtl_0|auto_generated|op_4~21 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT29 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT11 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~21 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~22_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~23 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~22 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N6
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~28 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~28_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT32  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT14  $ (!\zcs|Mult0_rtl_0|auto_generated|op_4~27 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_4~29  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT32  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT14 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~27 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT32  & (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT14  & !\zcs|Mult0_rtl_0|auto_generated|op_4~27 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT32 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~27 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~28_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~29 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~28 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~30 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~30_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT33  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT15  & (\zcs|Mult0_rtl_0|auto_generated|op_4~29  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT15  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~29 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT33  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT15  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~29 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT15  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~29 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_4~31  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT33  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT15  & !\zcs|Mult0_rtl_0|auto_generated|op_4~29 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT33  & ((!\zcs|Mult0_rtl_0|auto_generated|op_4~29 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT15 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT33 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~29 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~30_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~31 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~30 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~32 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~32_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT34  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT16  $ (!\zcs|Mult0_rtl_0|auto_generated|op_4~31 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_4~33  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT34  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT16 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~31 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT34  & (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT16  & !\zcs|Mult0_rtl_0|auto_generated|op_4~31 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT34 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~31 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~32_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~33 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~32 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~34 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~34_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT17  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT35  & (\zcs|Mult0_rtl_0|auto_generated|op_4~33  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT35  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~33 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT17  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT35  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~33 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT35  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~33 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_4~35  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT17  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT35  & !\zcs|Mult0_rtl_0|auto_generated|op_4~33 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT17  & ((!\zcs|Mult0_rtl_0|auto_generated|op_4~33 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT35 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT17 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~33 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~34_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~35 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~34 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~36 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~36_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT18  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT18  $ (!\zcs|Mult0_rtl_0|auto_generated|op_4~35 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_4~37  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT18  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT18  & !\zcs|Mult0_rtl_0|auto_generated|op_4~35 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT18  & ((!\zcs|Mult0_rtl_0|auto_generated|op_4~35 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT18 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT18 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~35 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~36_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~37 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~36 .lut_mask = 16'h6917;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N24
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~46 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~46_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT23  & (\zcs|Mult0_rtl_0|auto_generated|op_4~45  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT23  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~45 ))
// \zcs|Mult0_rtl_0|auto_generated|op_4~47  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT23  & !\zcs|Mult0_rtl_0|auto_generated|op_4~45 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~45 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~46_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~47 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~46 .lut_mask = 16'hC303;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N30
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~52 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~52_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT26  & ((GND) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~51 ))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT26  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~51  $ (GND)))
// \zcs|Mult0_rtl_0|auto_generated|op_4~53  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT26 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~51 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~51 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~52_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~53 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~52 .lut_mask = 16'h3CCF;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N0
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~54 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~54_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT27  & (\zcs|Mult0_rtl_0|auto_generated|op_4~53  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT27  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~53 ))
// \zcs|Mult0_rtl_0|auto_generated|op_4~55  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT27  & !\zcs|Mult0_rtl_0|auto_generated|op_4~53 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~53 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~54_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~55 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~54 .lut_mask = 16'hC303;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~78 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~78_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_4~42_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~78_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~77  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~78_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~77 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~42_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~78_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~77 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~78_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~77 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~79  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~42_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~78_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~77 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~42_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~77 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~78_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~42_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~77 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~78_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~79 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~78 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N26
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~82 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~82_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_1~82_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~46_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~81  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~46_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~81 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~82_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~46_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~81 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~46_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~81 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~83  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~82_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~46_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~81 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~82_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~81 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~46_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~82_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~81 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~82_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~83 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~82 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N30
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~86 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~86_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_4~50_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~86_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~85  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~86_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~85 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~50_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~86_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~85 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~86_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~85 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~87  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~50_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~86_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~85 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~50_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~85 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~86_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~50_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~85 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~86_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~87 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~86 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~88 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~88_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_1~88_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_4~52_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~87 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~89  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~88_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~52_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~87 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~88_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~52_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~87 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~88_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~87 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~88_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~89 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~88 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~90 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~90_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_1~90_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~54_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~89  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~54_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~89 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~90_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~54_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~89 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~54_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~89 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~91  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~90_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~54_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~89 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~90_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~89 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~54_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~90_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~89 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~90_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~91 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~90 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~94 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~94_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_4~58_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~94_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~93  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~94_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~93 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~58_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~94_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~93 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~94_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~93 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~95  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~58_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~94_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~93 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~58_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~93 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~94_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~58_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~93 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~94_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~95 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~94 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N6
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~60 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~60_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT30  & ((GND) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~59 ))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT30  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~59  $ (GND)))
// \zcs|Mult0_rtl_0|auto_generated|op_4~61  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT30 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~59 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~59 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~60_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~61 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~60 .lut_mask = 16'h3CCF;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~96 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~96_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_1~96_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_4~60_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~95 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~97  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~96_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~60_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~95 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~96_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~60_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~95 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~96_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~95 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~97 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~96 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N12
cycloneive_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~94_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~94_combout  $ (\Add3~64 )))) # (GND)
// \Add3~66  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~94_combout  & ((!\Add3~64 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~94_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~94_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~94_combout  & 
// !\Add3~64 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~94_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~64 ),
	.combout(\Add3~65_combout ),
	.cout(\Add3~66 ));
// synopsys translate_off
defparam \Add3~65 .lut_mask = 16'h962B;
defparam \Add3~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N14
cycloneive_lcell_comb \Add3~67 (
// Equation(s):
// \Add3~67_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_2~96_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout  & (!\Add3~66 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout  & (\Add3~66  & VCC)))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~96_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout  & ((\Add3~66 ) # (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout  & (!\Add3~66 ))))
// \Add3~68  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~96_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout  & !\Add3~66 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~96_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout ) # (!\Add3~66 
// ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~96_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~66 ),
	.combout(\Add3~67_combout ),
	.cout(\Add3~68 ));
// synopsys translate_off
defparam \Add3~67 .lut_mask = 16'h694D;
defparam \Add3~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N8
cycloneive_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~90_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~90_combout  $ (\Add3~60 )))) # (GND)
// \Add3~62  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~90_combout  & ((!\Add3~60 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~90_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~90_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~90_combout  & 
// !\Add3~60 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~90_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~60 ),
	.combout(\Add3~61_combout ),
	.cout(\Add3~62 ));
// synopsys translate_off
defparam \Add3~61 .lut_mask = 16'h962B;
defparam \Add3~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N6
cycloneive_lcell_comb \Add4~70 (
// Equation(s):
// \Add4~70_combout  = (\Add3~63_combout  & (\Add4~68  $ (GND))) # (!\Add3~63_combout  & (!\Add4~68  & VCC))
// \Add4~71  = CARRY((\Add3~63_combout  & !\Add4~68 ))

	.dataa(gnd),
	.datab(\Add3~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~68 ),
	.combout(\Add4~70_combout ),
	.cout(\Add4~71 ));
// synopsys translate_off
defparam \Add4~70 .lut_mask = 16'hC30C;
defparam \Add4~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N8
cycloneive_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_combout  = (\Add3~65_combout  & (!\Add4~71 )) # (!\Add3~65_combout  & ((\Add4~71 ) # (GND)))
// \Add4~74  = CARRY((!\Add4~71 ) # (!\Add3~65_combout ))

	.dataa(gnd),
	.datab(\Add3~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~71 ),
	.combout(\Add4~73_combout ),
	.cout(\Add4~74 ));
// synopsys translate_off
defparam \Add4~73 .lut_mask = 16'h3C3F;
defparam \Add4~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N10
cycloneive_lcell_comb \Add4~76 (
// Equation(s):
// \Add4~76_combout  = (\Add3~67_combout  & ((GND) # (!\Add4~74 ))) # (!\Add3~67_combout  & (\Add4~74  $ (GND)))
// \Add4~77  = CARRY((\Add3~67_combout ) # (!\Add4~74 ))

	.dataa(gnd),
	.datab(\Add3~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~74 ),
	.combout(\Add4~76_combout ),
	.cout(\Add4~77 ));
// synopsys translate_off
defparam \Add4~76 .lut_mask = 16'h3CCF;
defparam \Add4~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N20
cycloneive_lcell_comb \Add4~78 (
// Equation(s):
// \Add4~78_combout  = (\state.compute_pixel_loop~q  & ((\Add4~76_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.datad(\Add4~76_combout ),
	.cin(gnd),
	.combout(\Add4~78_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~78 .lut_mask = 16'hFC30;
defparam \Add4~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N18
cycloneive_lcell_comb \z_real[33]~SCLR_LUT (
// Equation(s):
// \z_real[33]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~78_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\Add4~78_combout ),
	.cin(gnd),
	.combout(\z_real[33]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[33]~SCLR_LUT .lut_mask = 16'hCC00;
defparam \z_real[33]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N16
cycloneive_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_2~98_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_2~98_combout  $ (\Add3~68 )))) # (GND)
// \Add3~70  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~98_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~98_combout  & !\Add3~68 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~98_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~98_combout ) # (!\Add3~68 
// ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~98_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~68 ),
	.combout(\Add3~69_combout ),
	.cout(\Add3~70 ));
// synopsys translate_off
defparam \Add3~69 .lut_mask = 16'h964D;
defparam \Add3~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N12
cycloneive_lcell_comb \Add4~79 (
// Equation(s):
// \Add4~79_combout  = (\Add3~69_combout  & (\Add4~77  & VCC)) # (!\Add3~69_combout  & (!\Add4~77 ))
// \Add4~80  = CARRY((!\Add3~69_combout  & !\Add4~77 ))

	.dataa(gnd),
	.datab(\Add3~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~77 ),
	.combout(\Add4~79_combout ),
	.cout(\Add4~80 ));
// synopsys translate_off
defparam \Add4~79 .lut_mask = 16'hC303;
defparam \Add4~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N22
cycloneive_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_combout  = (\state.compute_pixel_loop~q  & ((\Add4~79_combout ))) # (!\state.compute_pixel_loop~q  & (!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout ))

	.dataa(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(gnd),
	.datad(\Add4~79_combout ),
	.cin(gnd),
	.combout(\Add4~81_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~81 .lut_mask = 16'hDD11;
defparam \Add4~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N28
cycloneive_lcell_comb \z_real[34]~SCLR_LUT (
// Equation(s):
// \z_real[34]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~81_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Add4~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_real[34]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[34]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_real[34]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y42_N0
cycloneive_mac_mult \zrs|Mult0_rtl_1|auto_generated|mac_mult15 (
	.signa(gnd),
	.signb(vcc),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_real[35]~SCLR_LUT_combout ,\z_real[34]~SCLR_LUT_combout ,\z_real[33]~SCLR_LUT_combout ,\z_real[32]~SCLR_LUT_combout ,\z_real[31]~SCLR_LUT_combout ,\z_real[30]~SCLR_LUT_combout ,\z_real[29]~SCLR_LUT_combout ,\z_real[28]~SCLR_LUT_combout ,
\z_real[27]~SCLR_LUT_combout ,\z_real[26]~SCLR_LUT_combout ,\z_real[25]~SCLR_LUT_combout ,\z_real[24]~SCLR_LUT_combout ,\z_real[23]~SCLR_LUT_combout ,\z_real[22]~SCLR_LUT_combout ,\z_real[21]~SCLR_LUT_combout ,\z_real[20]~SCLR_LUT_combout ,
\z_real[19]~SCLR_LUT_combout ,\z_real[18]~SCLR_LUT_combout }),
	.datab({z_real[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_mult15_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult15 .dataa_clock = "0";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult15 .dataa_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult15 .datab_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult15 .datab_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult15 .signa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult15 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y46_N0
cycloneive_mac_mult \zrs|Mult0_rtl_1|auto_generated|mac_mult9 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_real[35]~SCLR_LUT_combout ,\z_real[34]~SCLR_LUT_combout ,\z_real[33]~SCLR_LUT_combout ,\z_real[32]~SCLR_LUT_combout ,\z_real[31]~SCLR_LUT_combout ,\z_real[30]~SCLR_LUT_combout ,\z_real[29]~SCLR_LUT_combout ,\z_real[28]~SCLR_LUT_combout ,
\z_real[27]~SCLR_LUT_combout ,\z_real[26]~SCLR_LUT_combout ,\z_real[25]~SCLR_LUT_combout ,\z_real[24]~SCLR_LUT_combout ,\z_real[23]~SCLR_LUT_combout ,\z_real[22]~SCLR_LUT_combout ,\z_real[21]~SCLR_LUT_combout ,\z_real[20]~SCLR_LUT_combout ,
\z_real[19]~SCLR_LUT_combout ,\z_real[18]~SCLR_LUT_combout }),
	.datab({\z_real[35]~SCLR_LUT_combout ,\z_real[34]~SCLR_LUT_combout ,\z_real[33]~SCLR_LUT_combout ,\z_real[32]~SCLR_LUT_combout ,\z_real[31]~SCLR_LUT_combout ,\z_real[30]~SCLR_LUT_combout ,\z_real[29]~SCLR_LUT_combout ,\z_real[28]~SCLR_LUT_combout ,
\z_real[27]~SCLR_LUT_combout ,\z_real[26]~SCLR_LUT_combout ,\z_real[25]~SCLR_LUT_combout ,\z_real[24]~SCLR_LUT_combout ,\z_real[23]~SCLR_LUT_combout ,\z_real[22]~SCLR_LUT_combout ,\z_real[21]~SCLR_LUT_combout ,\z_real[20]~SCLR_LUT_combout ,
\z_real[19]~SCLR_LUT_combout ,\z_real[18]~SCLR_LUT_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_mult9_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult9 .dataa_clock = "0";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult9 .dataa_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult9 .datab_clock = "0";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult9 .datab_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult9 .signa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult9 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y43_N0
cycloneive_mac_mult \zrs|Mult0_rtl_1|auto_generated|mac_mult13 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({z_real[17],z_real[16],z_real[15],z_real[14],z_real[13],z_real[12],z_real[11],z_real[10],z_real[9],z_real[8],z_real[7],z_real[6],z_real[5],z_real[4],z_real[3],z_real[2],z_real[1],z_real[0]}),
	.datab({z_real[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_mult13_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult13 .dataa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult13 .dataa_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult13 .datab_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult13 .datab_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult13 .signa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult13 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y44_N0
cycloneive_mac_mult \zrs|Mult0_rtl_1|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({z_real[17],z_real[16],z_real[15],z_real[14],z_real[13],z_real[12],z_real[11],z_real[10],z_real[9],z_real[8],z_real[7],z_real[6],z_real[5],z_real[4],z_real[3],z_real[2],z_real[1],z_real[0]}),
	.datab({z_real[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult5 .dataa_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult5 .datab_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult5 .datab_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult5 .signa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[0]~0 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[0]~0_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out14~dataout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out6~dataout  $ (VCC))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~dataout  & 
// (\zrs|Mult0_rtl_1|auto_generated|mac_out6~dataout  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[0]~1  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out14~dataout  & \zrs|Mult0_rtl_1|auto_generated|mac_out6~dataout ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out14~dataout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out6~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~0_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~1 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[0]~0 .lut_mask = 16'h6688;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT1  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT1  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~1  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT1  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~1 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT1  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT1  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~1 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT1  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~1 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[1]~3  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT1  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT1  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~1 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT1  & ((!\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~1 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT1 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[0]~1 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~3 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[4]~8 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[4]~8_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT4  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT4  $ (!\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~7 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|add27_result[4]~9  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT4  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT4 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~7 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT4  & (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT4  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~7 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT4 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~7 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~8_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~9 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[4]~8 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT5  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT5  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~9  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT5  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~9 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT5  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT5  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~9 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT5  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~9 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[5]~11  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT5  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT5  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~9 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT5  & ((!\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~9 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT5 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[4]~9 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~11 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[6]~12 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[6]~12_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT6  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT6  $ (!\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~11 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|add27_result[6]~13  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT6  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT6 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~11 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT6  & (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT6  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~11 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT6 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~11 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~12_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~13 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[6]~12 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N24
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT7  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT7  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~13  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT7  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~13 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT7  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT7  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~13 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT7  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~13 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[7]~15  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT7  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT7  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~13 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT7  & ((!\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~13 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT7 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~13 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[7]~15 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N30
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[10]~20 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[10]~20_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT10  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT10  $ (!\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~19 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|add27_result[10]~21  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT10  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT10 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~19 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT10  & (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT10  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~19 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT10 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[9]~19 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~20_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[10]~21 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[10]~20 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N2
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[12]~24 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[12]~24_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT12  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT12  $ (!\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~23 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|add27_result[12]~25  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT12  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT12 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~23 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT12  & (\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT12  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~23 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[11]~23 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~24_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~25 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[12]~24 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N4
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT13  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT13  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~25  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT13  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~25 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT13  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT13  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~25 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT13  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~25 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[13]~27  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT13  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT13  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~25 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT13  & ((!\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~25 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT13 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT13 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[12]~25 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[13]~27 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT15  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT15  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~29  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT15  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~29 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT15  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT15  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~29 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT15  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~29 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[15]~31  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT15  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT15  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~29 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT15  & ((!\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~29 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT15 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT15 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[14]~29 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~31 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[16]~32 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[16]~32_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT16  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT16  $ (!\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~31 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|add27_result[16]~33  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT16  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT16 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~31 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT16  & (\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT16  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~31 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out6~DATAOUT16 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out14~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~31 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~32_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~33 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[16]~32 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT1  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[18]~37 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT1  & 
// ((\zrs|Mult0_rtl_1|auto_generated|add27_result[18]~37 ) # (GND)))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[19]~39  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|add27_result[18]~37 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT1 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[18]~37 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~39 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38 .lut_mask = 16'h3C3F;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[20]~40 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[20]~40_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT2  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~39  $ (GND))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT2  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~39  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[20]~41  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT2  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~39 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT2 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~39 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[20]~40_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[20]~41 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[20]~40 .lut_mask = 16'hA50A;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[22]~44 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[22]~44_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT4  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~43  $ (GND))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT4  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~43  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[22]~45  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT4  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~43 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~43 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[22]~44_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[22]~45 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[22]~44 .lut_mask = 16'hC30C;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N24
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT5  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[22]~45 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT5  & 
// ((\zrs|Mult0_rtl_1|auto_generated|add27_result[22]~45 ) # (GND)))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[23]~47  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|add27_result[22]~45 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT5 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[22]~45 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~47 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46 .lut_mask = 16'h3C3F;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N30
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[26]~52 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[26]~52_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT8  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~51  $ (GND))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT8  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~51  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[26]~53  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT8  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~51 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[25]~51 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[26]~52_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[26]~53 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[26]~52 .lut_mask = 16'hC30C;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y45_N0
cycloneive_mac_mult \zrs|Mult0_rtl_1|auto_generated|mac_mult11 (
	.signa(gnd),
	.signb(vcc),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_real[35]~SCLR_LUT_combout ,\z_real[34]~SCLR_LUT_combout ,\z_real[33]~SCLR_LUT_combout ,\z_real[32]~SCLR_LUT_combout ,\z_real[31]~SCLR_LUT_combout ,\z_real[30]~SCLR_LUT_combout ,\z_real[29]~SCLR_LUT_combout ,\z_real[28]~SCLR_LUT_combout ,
\z_real[27]~SCLR_LUT_combout ,\z_real[26]~SCLR_LUT_combout ,\z_real[25]~SCLR_LUT_combout ,\z_real[24]~SCLR_LUT_combout ,\z_real[23]~SCLR_LUT_combout ,\z_real[22]~SCLR_LUT_combout ,\z_real[21]~SCLR_LUT_combout ,\z_real[20]~SCLR_LUT_combout ,
\z_real[19]~SCLR_LUT_combout ,\z_real[18]~SCLR_LUT_combout }),
	.datab({z_real[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_mult11_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult11 .dataa_clock = "0";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult11 .dataa_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult11 .datab_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult11 .datab_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult11 .signa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult11 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y48_N0
cycloneive_mac_mult \zrs|Mult0_rtl_1|auto_generated|mac_mult7 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_real[35]~SCLR_LUT_combout ,\z_real[34]~SCLR_LUT_combout ,\z_real[33]~SCLR_LUT_combout ,\z_real[32]~SCLR_LUT_combout ,\z_real[31]~SCLR_LUT_combout ,\z_real[30]~SCLR_LUT_combout ,\z_real[29]~SCLR_LUT_combout ,\z_real[28]~SCLR_LUT_combout ,
\z_real[27]~SCLR_LUT_combout ,\z_real[26]~SCLR_LUT_combout ,\z_real[25]~SCLR_LUT_combout ,\z_real[24]~SCLR_LUT_combout ,\z_real[23]~SCLR_LUT_combout ,\z_real[22]~SCLR_LUT_combout ,\z_real[21]~SCLR_LUT_combout ,\z_real[20]~SCLR_LUT_combout ,
\z_real[19]~SCLR_LUT_combout ,\z_real[18]~SCLR_LUT_combout }),
	.datab({z_real[17],z_real[16],z_real[15],z_real[14],z_real[13],z_real[12],z_real[11],z_real[10],z_real[9],z_real[8],z_real[7],z_real[6],z_real[5],z_real[4],z_real[3],z_real[2],z_real[1],z_real[0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult7 .dataa_clock = "0";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult7 .dataa_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult7 .datab_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult7 .datab_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult7 .signa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y47_N0
cycloneive_mac_mult \zrs|Mult0_rtl_1|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({z_real[17],z_real[16],z_real[15],z_real[14],z_real[13],z_real[12],z_real[11],z_real[10],z_real[9],z_real[8],z_real[7],z_real[6],z_real[5],z_real[4],z_real[3],z_real[2],z_real[1],z_real[0]}),
	.datab({\z_real[35]~SCLR_LUT_combout ,\z_real[34]~SCLR_LUT_combout ,\z_real[33]~SCLR_LUT_combout ,\z_real[32]~SCLR_LUT_combout ,\z_real[31]~SCLR_LUT_combout ,\z_real[30]~SCLR_LUT_combout ,\z_real[29]~SCLR_LUT_combout ,\z_real[28]~SCLR_LUT_combout ,
\z_real[27]~SCLR_LUT_combout ,\z_real[26]~SCLR_LUT_combout ,\z_real[25]~SCLR_LUT_combout ,\z_real[24]~SCLR_LUT_combout ,\z_real[23]~SCLR_LUT_combout ,\z_real[22]~SCLR_LUT_combout ,\z_real[21]~SCLR_LUT_combout ,\z_real[20]~SCLR_LUT_combout ,
\z_real[19]~SCLR_LUT_combout ,\z_real[18]~SCLR_LUT_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult3 .datab_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~2 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~2_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT1  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT1  & (\zrs|Mult0_rtl_1|auto_generated|op_1~1  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT1  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~1 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT1  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT1  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~1 
// )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT1  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~1 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~3  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT1  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT1  & !\zrs|Mult0_rtl_1|auto_generated|op_1~1 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT1  
// & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~1 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT1 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~1 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~2_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~4 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~4_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT2  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT2  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~3 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~5  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT2  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT2 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~3 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT2  & (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT2  & !\zrs|Mult0_rtl_1|auto_generated|op_1~3 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~3 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~4_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~6 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~6_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT3  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT3  & (\zrs|Mult0_rtl_1|auto_generated|op_1~5  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT3  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~5 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT3  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT3  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~5 
// )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT3  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~5 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~7  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT3  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT3  & !\zrs|Mult0_rtl_1|auto_generated|op_1~5 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT3  
// & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~5 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT3 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~5 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~6_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~8 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~8_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT4  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT4  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~7 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~9  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT4  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT4 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~7 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT4  & (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT4  & !\zrs|Mult0_rtl_1|auto_generated|op_1~7 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT4 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~7 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~8_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~10 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~10_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT5  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT5  & (\zrs|Mult0_rtl_1|auto_generated|op_1~9  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT5  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~9 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT5  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT5  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~9 
// )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT5  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~9 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~11  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT5  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT5  & !\zrs|Mult0_rtl_1|auto_generated|op_1~9 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT5  
// & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~9 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT5 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~9 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~10_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~12 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~12_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT6  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT6  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~11 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~13  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT6  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT6 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~11 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT6  & (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT6  & !\zrs|Mult0_rtl_1|auto_generated|op_1~11 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~11 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~12_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~14 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~14_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT7  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT7  & (\zrs|Mult0_rtl_1|auto_generated|op_1~13  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT7  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~13 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT7  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT7  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~13 
// )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT7  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~13 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~15  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT7  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT7  & !\zrs|Mult0_rtl_1|auto_generated|op_1~13 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT7 
//  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~13 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT7 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~13 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~14_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N24
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~16 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~16_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT8  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT8  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~15 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~17  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT8  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT8 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~15 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT8  & (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT8  & !\zrs|Mult0_rtl_1|auto_generated|op_1~15 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT8 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~15 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~16_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N26
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~18 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~18_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT9  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT9  & (\zrs|Mult0_rtl_1|auto_generated|op_1~17  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT9  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~17 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT9  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT9  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~17 
// )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT9  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~17 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~19  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT9  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT9  & !\zrs|Mult0_rtl_1|auto_generated|op_1~17 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT9 
//  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~17 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT9 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~17 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~18_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N28
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~20 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~20_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT10  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT10  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~19 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~21  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT10  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT10 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~19 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT10  & (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT10  & !\zrs|Mult0_rtl_1|auto_generated|op_1~19 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~19 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~20_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~32 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~32_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT16  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT16  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~31 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~33  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT16  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT16 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~31 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT16  & (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT16  & !\zrs|Mult0_rtl_1|auto_generated|op_1~31 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT16 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~31 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~32_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~34 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~34_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT17  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT17  & (\zrs|Mult0_rtl_1|auto_generated|op_1~33  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT17  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~33 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT17  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT17  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~33 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT17  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~33 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~35  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT17  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT17  & !\zrs|Mult0_rtl_1|auto_generated|op_1~33 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT17  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~33 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT17 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~33 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~34_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~38 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~38_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT19  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~37  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~37 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT19  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2_combout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~37 )) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~37 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~39  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT19  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~37 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT19  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~37 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT19 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~37 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~38_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~40 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~40_combout  = ((\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~4_combout  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT20  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~39 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~41  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~4_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT20 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~39 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~4_combout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT20  & !\zrs|Mult0_rtl_1|auto_generated|op_1~39 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[2]~4_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~39 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~40_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~42 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~42_combout  = (\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT21  & (\zrs|Mult0_rtl_1|auto_generated|op_1~41  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT21  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~41 )))) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT21  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~41 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT21  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~41 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~43  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT21  & !\zrs|Mult0_rtl_1|auto_generated|op_1~41 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~41 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT21 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[3]~6_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~41 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~42_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~46 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~46_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT23  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~45  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~45 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT23  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10_combout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~45 )) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~45 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~47  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT23  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~45 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT23  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~45 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT23 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~45 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~46_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N24
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~48 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~48_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT24  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~12_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~47 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~49  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT24  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~12_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~47 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT24  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~12_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~47 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT24 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~47 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~48_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~66 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~66_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT33  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~65  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~65 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT33  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30_combout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~65 )) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~65 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~67  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT33  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~65 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT33  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~65 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT33 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~65 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~66_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~67 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~66 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~68 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~68_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT34  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~32_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~67 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~69  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT34  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~32_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~67 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT34  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~32_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~67 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT34 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~67 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~68_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~69 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~68 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~70 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~70_combout  = (\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT35  & (\zrs|Mult0_rtl_1|auto_generated|op_1~69  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT35  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~69 )))) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT35  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~69 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT35  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~69 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~71  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT35  & !\zrs|Mult0_rtl_1|auto_generated|op_1~69 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~69 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT35 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[17]~34_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out8~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~69 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~70_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~71 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~70 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~72 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~72_combout  = ((\zrs|Mult0_rtl_1|auto_generated|add27_result[18]~36_combout  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out12~dataout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~71 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~73  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[18]~36_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~dataout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~71 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[18]~36_combout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out12~dataout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~71 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[18]~36_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out12~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~71 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~72_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~73 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~72 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~74 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~74_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT1  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~73  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~73 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT1  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38_combout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~73 )) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~73 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~75  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT1  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~73 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT1  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~73 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT1 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[19]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~73 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~74_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~75 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~74 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~78 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~78_combout  = (\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT3  & (\zrs|Mult0_rtl_1|auto_generated|op_1~77  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT3  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~77 )))) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT3  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~77 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT3  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~77 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~79  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT3  & !\zrs|Mult0_rtl_1|auto_generated|op_1~77 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~77 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT3 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[21]~42_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~77 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~78_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~79 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~78 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N26
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~82 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~82_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT5  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~81  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~81 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT5  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46_combout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~81 )) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~81 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~83  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT5  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~81 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT5  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~81 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT5 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[23]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~81 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~82_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~83 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~82 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N28
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~84 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~84_combout  = ((\zrs|Mult0_rtl_1|auto_generated|add27_result[24]~48_combout  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT6  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~83 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~85  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[24]~48_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT6 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~83 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[24]~48_combout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT6  & !\zrs|Mult0_rtl_1|auto_generated|op_1~83 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[24]~48_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~83 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~84_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~85 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~84 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N0
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~88 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~88_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT8  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[26]~52_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~87 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~89  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT8  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[26]~52_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~87 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT8  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[26]~52_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~87 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT8 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~87 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~88_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~89 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~88 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~0 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~0_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT18  & (\zrs|Mult0_rtl_1|auto_generated|mac_out10~dataout  $ (VCC))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT18  & 
// (\zrs|Mult0_rtl_1|auto_generated|mac_out10~dataout  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|op_4~1  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT18  & \zrs|Mult0_rtl_1|auto_generated|mac_out10~dataout ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT18 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~0_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~1 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~0 .lut_mask = 16'h6688;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~8 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~8_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT22  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT4  $ (!\zrs|Mult0_rtl_1|auto_generated|op_4~7 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_4~9  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT22  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT4 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~7 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT22  & (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT4  & !\zrs|Mult0_rtl_1|auto_generated|op_4~7 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT22 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~7 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~8_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~9 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~8 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N24
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~14 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~14_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT25  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT7  & (\zrs|Mult0_rtl_1|auto_generated|op_4~13  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT7  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~13 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT25  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT7  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~13 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT7  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~13 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_4~15  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT25  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT7  & !\zrs|Mult0_rtl_1|auto_generated|op_4~13 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT25  & ((!\zrs|Mult0_rtl_1|auto_generated|op_4~13 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT7 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT25 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~13 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~14_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~15 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~14 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N26
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~16 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~16_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT8  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT26  $ (!\zrs|Mult0_rtl_1|auto_generated|op_4~15 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_4~17  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT8  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT26 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~15 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT8  & (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT26  & !\zrs|Mult0_rtl_1|auto_generated|op_4~15 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT8 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~15 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~16_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~17 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~16 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N28
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~18 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~18_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT27  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT9  & (\zrs|Mult0_rtl_1|auto_generated|op_4~17  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT9  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~17 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT27  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT9  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~17 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT9  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~17 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_4~19  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT27  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT9  & !\zrs|Mult0_rtl_1|auto_generated|op_4~17 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT27  & ((!\zrs|Mult0_rtl_1|auto_generated|op_4~17 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT9 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT27 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~17 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~18_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~19 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~18 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N30
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~20 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~20_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT28  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT10  $ (!\zrs|Mult0_rtl_1|auto_generated|op_4~19 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_4~21  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT28  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT10 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~19 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT28  & (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT10  & !\zrs|Mult0_rtl_1|auto_generated|op_4~19 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT28 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~19 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~20_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~21 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~20 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N0
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~22 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~22_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT11  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT29  & (\zrs|Mult0_rtl_1|auto_generated|op_4~21  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT29  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~21 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT11  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT29  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~21 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT29  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~21 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_4~23  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT11  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT29  & !\zrs|Mult0_rtl_1|auto_generated|op_4~21 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT11  & ((!\zrs|Mult0_rtl_1|auto_generated|op_4~21 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT29 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT11 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~21 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~22_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~23 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~22 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N2
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~24 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~24_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT12  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT30  $ (!\zrs|Mult0_rtl_1|auto_generated|op_4~23 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_4~25  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT12  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT30 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~23 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT12  & (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT30  & !\zrs|Mult0_rtl_1|auto_generated|op_4~23 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT12 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~23 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~24_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~25 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~24 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N4
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~26 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~26_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT13  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT31  & (\zrs|Mult0_rtl_1|auto_generated|op_4~25  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT31  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~25 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT13  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT31  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~25 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT31  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~25 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_4~27  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT13  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT31  & !\zrs|Mult0_rtl_1|auto_generated|op_4~25 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT13  & ((!\zrs|Mult0_rtl_1|auto_generated|op_4~25 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT31 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT13 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~25 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~26_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~27 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~26 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N6
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~28 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~28_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT14  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT32  $ (!\zrs|Mult0_rtl_1|auto_generated|op_4~27 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_4~29  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT14  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT32 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~27 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT14  & (\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT32  & !\zrs|Mult0_rtl_1|auto_generated|op_4~27 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT14 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out4~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~27 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~28_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~29 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~28 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~40 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~40_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT20  & ((GND) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~39 ))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT20  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~39  $ (GND)))
// \zrs|Mult0_rtl_1|auto_generated|op_4~41  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT20 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~39 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~39 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~40_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~41 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~40 .lut_mask = 16'h3CCF;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~44 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~44_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT22  & ((GND) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~43 ))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT22  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~43  $ (GND)))
// \zrs|Mult0_rtl_1|auto_generated|op_4~45  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT22 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~43 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~43 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~44_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~45 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~44 .lut_mask = 16'h3CCF;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N28
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~50 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~50_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT25  & (\zrs|Mult0_rtl_1|auto_generated|op_4~49  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT25  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~49 ))
// \zrs|Mult0_rtl_1|auto_generated|op_4~51  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT25  & !\zrs|Mult0_rtl_1|auto_generated|op_4~49 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT25 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~49 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~50_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~51 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~50 .lut_mask = 16'hA505;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y51_N0
cycloneive_mac_mult \zrs|Mult0_rtl_1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({z_real[17],z_real[16],z_real[15],z_real[14],z_real[13],z_real[12],z_real[11],z_real[10],z_real[9],z_real[8],z_real[7],z_real[6],z_real[5],z_real[4],z_real[3],z_real[2],z_real[1],z_real[0]}),
	.datab({z_real[17],z_real[16],z_real[15],z_real[14],z_real[13],z_real[12],z_real[11],z_real[10],z_real[9],z_real[8],z_real[7],z_real[6],z_real[5],z_real[4],z_real[3],z_real[2],z_real[1],z_real[0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult1 .datab_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~1 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~1_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~0_combout  & \zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~0_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~1 .lut_mask = 16'h0088;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~3 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~3_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT19  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~2_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~1_cout )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT19  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~1_cout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~2_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~3 .lut_mask = 16'h0017;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~5 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~5_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT20  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~4_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~3_cout ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT20  & (\zrs|Mult0_rtl_1|auto_generated|op_1~4_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~3_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~5 .lut_mask = 16'h008E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~7 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~7_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT21  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~6_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~5_cout )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT21  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~5_cout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~6_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~7 .lut_mask = 16'h0017;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~9 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~9_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT22  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~8_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~7_cout ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT22  & (\zrs|Mult0_rtl_1|auto_generated|op_1~8_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~7_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~7_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~9_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~9 .lut_mask = 16'h008E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~11 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~11_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT23  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~10_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~9_cout )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT23  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~9_cout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~10_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~9_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~11_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~11 .lut_mask = 16'h0017;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~13 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~13_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT24  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~12_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~11_cout ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT24  & (\zrs|Mult0_rtl_1|auto_generated|op_1~12_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~11_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~11_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~13_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~13 .lut_mask = 16'h008E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~15 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~15_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT25  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~14_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~13_cout )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT25  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~13_cout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~14_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~13_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~15_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~15 .lut_mask = 16'h0017;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N24
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~17 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~17_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT26  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~16_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~15_cout ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT26  & (\zrs|Mult0_rtl_1|auto_generated|op_1~16_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~15_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~15_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~17_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~17 .lut_mask = 16'h008E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N26
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~19 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~19_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT27  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~18_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~17_cout )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT27  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~17_cout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~18_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~17_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~19_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~19 .lut_mask = 16'h0017;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N28
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~21 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~21_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT28  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~20_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~19_cout ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT28  & (\zrs|Mult0_rtl_1|auto_generated|op_1~20_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~19_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~19_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~21_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~21 .lut_mask = 16'h008E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N30
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~23 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~23_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~22_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT29  & !\zrs|Mult0_rtl_1|auto_generated|op_2~21_cout )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~22_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~21_cout ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~22_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~21_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~23_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~23 .lut_mask = 16'h0017;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N0
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~25 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~25_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~24_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT30 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~23_cout ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~24_combout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT30  & !\zrs|Mult0_rtl_1|auto_generated|op_2~23_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~24_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~23_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~25_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~25 .lut_mask = 16'h008E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N2
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~27 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~27_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~26_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT31  & !\zrs|Mult0_rtl_1|auto_generated|op_2~25_cout )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~26_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~25_cout ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~26_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~25_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~27_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~27 .lut_mask = 16'h0017;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N4
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~29 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~29_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~28_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT32 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~27_cout ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~28_combout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT32  & !\zrs|Mult0_rtl_1|auto_generated|op_2~27_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~28_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~27_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~29_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~29 .lut_mask = 16'h008E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N6
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~30 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~30_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_1~30_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT33  & (\zrs|Mult0_rtl_1|auto_generated|op_2~29_cout  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT33  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~29_cout )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~30_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT33  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~29_cout )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT33  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~29_cout ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~31  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~30_combout  & (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT33  & !\zrs|Mult0_rtl_1|auto_generated|op_2~29_cout )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~30_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~29_cout ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~30_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~29_cout ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~30_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~31 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~30 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~32 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~32_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT34  $ (\zrs|Mult0_rtl_1|auto_generated|op_1~32_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~31 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~33  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT34  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~32_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~31 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT34  & (\zrs|Mult0_rtl_1|auto_generated|op_1~32_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~31 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out2~DATAOUT34 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~31 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~33 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~32 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~38 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~38_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_4~2_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~38_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~37  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~38_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~37 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~2_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~38_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~37 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~38_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~37 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~39  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~2_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~38_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~37 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~2_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~37 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~38_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~2_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~37 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~38_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~39 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~38 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~40 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~40_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_4~4_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_1~40_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~39 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~41  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~4_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~40_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~39 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~4_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_1~40_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~39 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~4_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~39 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~40_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~41 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~40 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~42 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~42_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_4~6_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~42_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~41  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~42_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~41 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~6_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~42_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~41 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~42_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~41 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~43  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~6_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~42_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~41 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~6_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~41 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~42_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~6_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~41 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~42_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~43 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~42 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~44 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~44_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_1~44_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_4~8_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~43 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~45  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~44_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~8_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~43 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~44_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~8_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~43 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~44_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~43 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~44_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~45 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~44 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N24
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~48 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~48_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_4~12_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_1~48_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~47 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~49  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~12_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~48_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~47 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~12_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_1~48_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~47 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~12_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~47 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~49 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~48 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N26
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~50 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~50_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_1~50_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~14_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~49  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~14_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~49 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~50_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~14_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~49 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~14_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~49 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~51  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~50_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~14_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~49 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~50_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~49 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~14_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~50_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~49 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~50_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~51 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~50 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N28
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~52 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~52_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_1~52_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_4~16_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~51 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~53  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~52_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~16_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~51 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~52_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~16_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~51 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~52_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~51 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~53 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~52 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N30
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~54 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~54_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_1~54_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~18_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~53  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~18_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~53 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~54_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~18_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~53 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~18_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~53 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~55  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~54_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~18_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~53 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~54_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~53 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~18_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~54_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~53 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~54_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~55 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~54 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N0
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~56 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~56_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_1~56_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_4~20_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~55 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~57  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~56_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~20_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~55 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~56_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~20_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~55 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~56_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~55 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~56_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~57 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~56 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N2
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~58 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~58_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_1~58_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~22_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~57  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~22_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~57 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~58_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~22_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~57 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~22_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~57 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~59  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~58_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~22_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~57 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~58_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~57 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~22_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~58_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~57 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~58_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~59 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~58 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N4
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~60 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~60_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_1~60_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_4~24_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~59 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~61  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~60_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~24_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~59 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~60_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~24_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~59 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~60_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~59 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~61 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~60 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N6
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~62 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~62_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_1~62_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~26_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~61  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~26_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~61 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~62_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~26_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~61 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~26_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~61 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~63  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~62_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~26_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~61 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~62_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~61 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~26_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~62_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~61 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~62_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~63 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~62 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~68 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~68_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_4~32_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_1~68_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~67 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~69  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~32_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~68_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~67 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~32_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_1~68_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~67 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~32_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~67 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~69 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~68 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~72 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~72_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_4~36_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_1~72_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~71 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~73  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~36_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~72_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~71 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~36_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_1~72_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~71 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~36_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~71 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~72_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~73 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~72 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N24
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~80 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~80_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_1~80_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_4~44_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~79 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~81  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~80_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~44_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~79 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~80_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~44_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~79 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~80_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~79 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~81 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~80 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N28
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~84 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~84_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_4~48_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_1~84_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~83 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~85  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~48_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~84_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~83 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~48_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_1~84_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~83 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~48_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~83 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~85 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~84 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N30
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~86 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~86_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_1~86_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~50_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~85  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~50_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~85 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~86_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~50_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~85 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~50_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~85 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~87  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~86_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~50_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~85 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~86_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~85 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~50_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~86_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~85 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~86_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~87 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~86 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N0
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~88 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~88_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_4~52_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_1~88_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~87 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~89  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~52_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~88_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~87 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~52_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_1~88_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~87 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~52_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~87 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~89 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~88 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~76 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~76_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_4~40_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_1~76_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~75 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~77  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~40_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~76_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~75 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~40_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_1~76_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~75 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~40_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~75 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~77 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~76 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y40_N0
cycloneive_mac_mult \zcs|Mult0_rtl_0|auto_generated|mac_mult13 (
	.signa(gnd),
	.signb(vcc),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[17]~SCLR_LUT_combout ,\z_comp[16]~SCLR_LUT_combout ,\z_comp[15]~SCLR_LUT_combout ,\z_comp[14]~SCLR_LUT_combout ,\z_comp[13]~SCLR_LUT_combout ,\z_comp[12]~SCLR_LUT_combout ,\z_comp[11]~SCLR_LUT_combout ,\z_comp[10]~SCLR_LUT_combout ,
\z_comp[9]~SCLR_LUT_combout ,\z_comp[8]~SCLR_LUT_combout ,\z_comp[7]~SCLR_LUT_combout ,\z_comp[6]~SCLR_LUT_combout ,\z_comp[5]~SCLR_LUT_combout ,\z_comp[4]~SCLR_LUT_combout ,\z_comp[3]~SCLR_LUT_combout ,\z_comp[2]~SCLR_LUT_combout ,\z_comp[1]~SCLR_LUT_combout ,gnd}),
	.datab({z_comp[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_mult13_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult13 .dataa_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult13 .dataa_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult13 .datab_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult13 .datab_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult13 .signa_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult13 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y41_N0
cycloneive_mac_mult \zcs|Mult0_rtl_0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(vcc),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[17]~SCLR_LUT_combout ,\z_comp[16]~SCLR_LUT_combout ,\z_comp[15]~SCLR_LUT_combout ,\z_comp[14]~SCLR_LUT_combout ,\z_comp[13]~SCLR_LUT_combout ,\z_comp[12]~SCLR_LUT_combout ,\z_comp[11]~SCLR_LUT_combout ,\z_comp[10]~SCLR_LUT_combout ,
\z_comp[9]~SCLR_LUT_combout ,\z_comp[8]~SCLR_LUT_combout ,\z_comp[7]~SCLR_LUT_combout ,\z_comp[6]~SCLR_LUT_combout ,\z_comp[5]~SCLR_LUT_combout ,\z_comp[4]~SCLR_LUT_combout ,\z_comp[3]~SCLR_LUT_combout ,\z_comp[2]~SCLR_LUT_combout ,\z_comp[1]~SCLR_LUT_combout ,gnd}),
	.datab({z_comp[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult5 .dataa_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult5 .datab_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[0]~0 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[0]~0_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out14~dataout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~dataout  & 
// (\zcs|Mult0_rtl_0|auto_generated|mac_out6~dataout  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[0]~1  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out14~dataout  & \zcs|Mult0_rtl_0|auto_generated|mac_out6~dataout ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out14~dataout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out6~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~0_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[0]~1 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[0]~0 .lut_mask = 16'h6688;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[2]~4 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[2]~4_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT2  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT2  $ (!\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~3 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|add27_result[2]~5  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT2  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT2 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~3 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT2  & (\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT2  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~3 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT2 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[1]~3 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~4_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[2]~5 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[2]~4 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT5  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT5  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~9  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT5  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~9 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT5  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT5  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~9 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT5  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~9 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[5]~11  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT5  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT5  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~9 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT5  & ((!\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~9 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT5 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~9 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~11 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT7  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT7  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~13  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT7  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~13 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT7  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT7  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~13 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT7  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~13 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[7]~15  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT7  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT7  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~13 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT7  & ((!\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~13 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT7 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~13 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[7]~15 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[10]~20 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[10]~20_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT10  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT10  $ (!\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~19 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|add27_result[10]~21  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT10  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT10 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~19 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT10  & (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT10  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~19 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~19 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~20_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[10]~21 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[10]~20 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[12]~24 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[12]~24_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT12  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT12  $ (!\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~23 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|add27_result[12]~25  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT12  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT12 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~23 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT12  & (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT12  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~23 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[11]~23 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~24_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~25 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[12]~24 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y45_N0
cycloneive_mac_mult \zcs|Mult0_rtl_0|auto_generated|mac_mult7 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[35]~SCLR_LUT_combout ,\z_comp[34]~SCLR_LUT_combout ,\z_comp[33]~SCLR_LUT_combout ,\z_comp[32]~SCLR_LUT_combout ,\z_comp[31]~SCLR_LUT_combout ,\z_comp[30]~SCLR_LUT_combout ,\z_comp[29]~SCLR_LUT_combout ,\z_comp[28]~SCLR_LUT_combout ,
\z_comp[27]~SCLR_LUT_combout ,\z_comp[26]~SCLR_LUT_combout ,\z_comp[25]~SCLR_LUT_combout ,\z_comp[24]~SCLR_LUT_combout ,\z_comp[23]~SCLR_LUT_combout ,\z_comp[22]~SCLR_LUT_combout ,\z_comp[21]~SCLR_LUT_combout ,\z_comp[20]~SCLR_LUT_combout ,
\z_comp[19]~SCLR_LUT_combout ,\z_comp[18]~SCLR_LUT_combout }),
	.datab({\z_comp[17]~SCLR_LUT_combout ,\z_comp[16]~SCLR_LUT_combout ,\z_comp[15]~SCLR_LUT_combout ,\z_comp[14]~SCLR_LUT_combout ,\z_comp[13]~SCLR_LUT_combout ,\z_comp[12]~SCLR_LUT_combout ,\z_comp[11]~SCLR_LUT_combout ,\z_comp[10]~SCLR_LUT_combout ,
\z_comp[9]~SCLR_LUT_combout ,\z_comp[8]~SCLR_LUT_combout ,\z_comp[7]~SCLR_LUT_combout ,\z_comp[6]~SCLR_LUT_combout ,\z_comp[5]~SCLR_LUT_combout ,\z_comp[4]~SCLR_LUT_combout ,\z_comp[3]~SCLR_LUT_combout ,\z_comp[2]~SCLR_LUT_combout ,\z_comp[1]~SCLR_LUT_combout ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult7 .dataa_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult7 .dataa_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult7 .datab_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult7 .datab_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~10 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~10_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT5  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT5  & (\zcs|Mult0_rtl_0|auto_generated|op_1~9  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT5  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~9 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT5  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT5  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~9 
// )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT5  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~9 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~11  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT5  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT5  & !\zcs|Mult0_rtl_0|auto_generated|op_1~9 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT5  
// & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~9 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT5 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~9 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~10_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~12 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~12_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT6  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT6  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~11 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~13  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT6  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT6 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~11 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT6  & (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT6  & !\zcs|Mult0_rtl_0|auto_generated|op_1~11 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT6 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~11 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~12_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~14 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~14_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT7  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT7  & (\zcs|Mult0_rtl_0|auto_generated|op_1~13  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT7  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~13 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT7  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT7  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~13 
// )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT7  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~13 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~15  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT7  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT7  & !\zcs|Mult0_rtl_0|auto_generated|op_1~13 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT7 
//  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~13 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT7 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~13 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~14_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N24
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~16 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~16_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT8  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT8  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~15 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~17  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT8  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT8 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~15 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT8  & (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT8  & !\zcs|Mult0_rtl_0|auto_generated|op_1~15 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT8 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~15 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~16_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N28
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~20 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~20_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT10  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT10  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~19 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~21  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT10  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT10 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~19 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT10  & (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT10  & !\zcs|Mult0_rtl_0|auto_generated|op_1~19 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~19 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~20_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N30
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~22 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~22_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT11  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT11  & (\zcs|Mult0_rtl_0|auto_generated|op_1~21  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT11  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~21 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT11  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT11  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~21 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT11  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~21 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~23  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT11  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT11  & !\zcs|Mult0_rtl_0|auto_generated|op_1~21 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT11  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~21 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT11 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~21 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~22_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N4
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~28 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~28_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT14  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT14  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~27 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~29  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT14  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT14 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~27 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT14  & (\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT14  & !\zcs|Mult0_rtl_0|auto_generated|op_1~27 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT14 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~27 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~28_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N6
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~30 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~30_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT15  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT15  & (\zcs|Mult0_rtl_0|auto_generated|op_1~29  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT15  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~29 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT15  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT15  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~29 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT15  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~29 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~31  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT15  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT15  & !\zcs|Mult0_rtl_0|auto_generated|op_1~29 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT15  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~29 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT15 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT15 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out4~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~29 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~30_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~42 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~42_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT21  & (\zcs|Mult0_rtl_0|auto_generated|op_1~41  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT21  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~41 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT21  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~41 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT21  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~41 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~43  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT21  & !\zcs|Mult0_rtl_0|auto_generated|op_1~41 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~41 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT21 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[3]~6_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~41 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~42_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~44 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~44_combout  = ((\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~8_combout  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT22  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~43 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~45  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~8_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT22 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~43 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~8_combout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT22  & !\zcs|Mult0_rtl_0|auto_generated|op_1~43 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[4]~8_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~43 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~44_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~46 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~46_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT23  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_1~45  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~45 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT23  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10_combout  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~45 )) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~45 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~47  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT23  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~45 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT23  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~45 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT23 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~45 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~46_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N24
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~48 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~48_combout  = ((\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~12_combout  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT24  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~47 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~49  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~12_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT24 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~47 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~12_combout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT24  & !\zcs|Mult0_rtl_0|auto_generated|op_1~47 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[6]~12_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~47 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~48_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N28
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~52 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~52_combout  = ((\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~16_combout  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT26  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~51 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~53  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~16_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT26 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~51 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~16_combout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT26  & !\zcs|Mult0_rtl_0|auto_generated|op_1~51 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[8]~16_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~51 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~52_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~52 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N30
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~54 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~54_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT27  & (\zcs|Mult0_rtl_0|auto_generated|op_1~53  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT27  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~53 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT27  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~53 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT27  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~53 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~55  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT27  & !\zcs|Mult0_rtl_0|auto_generated|op_1~53 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~53 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT27 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[9]~18_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~53 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~54_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~54 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N4
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~60 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~60_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT30  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~24_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_1~59 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~61  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT30  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~24_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~59 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT30  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~24_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~59 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT30 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~59 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~60_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~61 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~60 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y53_N0
cycloneive_mac_mult \zcs|Mult0_rtl_0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[17]~SCLR_LUT_combout ,\z_comp[16]~SCLR_LUT_combout ,\z_comp[15]~SCLR_LUT_combout ,\z_comp[14]~SCLR_LUT_combout ,\z_comp[13]~SCLR_LUT_combout ,\z_comp[12]~SCLR_LUT_combout ,\z_comp[11]~SCLR_LUT_combout ,\z_comp[10]~SCLR_LUT_combout ,
\z_comp[9]~SCLR_LUT_combout ,\z_comp[8]~SCLR_LUT_combout ,\z_comp[7]~SCLR_LUT_combout ,\z_comp[6]~SCLR_LUT_combout ,\z_comp[5]~SCLR_LUT_combout ,\z_comp[4]~SCLR_LUT_combout ,\z_comp[3]~SCLR_LUT_combout ,\z_comp[2]~SCLR_LUT_combout ,\z_comp[1]~SCLR_LUT_combout ,gnd}),
	.datab({\z_comp[17]~SCLR_LUT_combout ,\z_comp[16]~SCLR_LUT_combout ,\z_comp[15]~SCLR_LUT_combout ,\z_comp[14]~SCLR_LUT_combout ,\z_comp[13]~SCLR_LUT_combout ,\z_comp[12]~SCLR_LUT_combout ,\z_comp[11]~SCLR_LUT_combout ,\z_comp[10]~SCLR_LUT_combout ,
\z_comp[9]~SCLR_LUT_combout ,\z_comp[8]~SCLR_LUT_combout ,\z_comp[7]~SCLR_LUT_combout ,\z_comp[6]~SCLR_LUT_combout ,\z_comp[5]~SCLR_LUT_combout ,\z_comp[4]~SCLR_LUT_combout ,\z_comp[3]~SCLR_LUT_combout ,\z_comp[2]~SCLR_LUT_combout ,\z_comp[1]~SCLR_LUT_combout ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult1 .datab_width = 18;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~1 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~1_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~0_combout  & \zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~0_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~1 .lut_mask = 16'h0088;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~3 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~3_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~2_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT19  & !\zcs|Mult0_rtl_0|auto_generated|op_2~1_cout )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~2_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_2~1_cout ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~2_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~3 .lut_mask = 16'h0017;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~5 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~5_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~4_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT20 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~3_cout ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~4_combout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT20  & !\zcs|Mult0_rtl_0|auto_generated|op_2~3_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~4_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~5 .lut_mask = 16'h008E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~7 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~7_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~6_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT21  & !\zcs|Mult0_rtl_0|auto_generated|op_2~5_cout )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~6_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_2~5_cout ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~6_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~7 .lut_mask = 16'h0017;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~9 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~9_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~8_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT22 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~7_cout ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~8_combout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT22  & !\zcs|Mult0_rtl_0|auto_generated|op_2~7_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~8_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~7_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~9_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~9 .lut_mask = 16'h008E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~11 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~11_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT23  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~10_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~9_cout )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT23  & ((!\zcs|Mult0_rtl_0|auto_generated|op_2~9_cout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~10_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~9_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~11_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~11 .lut_mask = 16'h0017;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~13 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~13_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT24  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~12_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~11_cout ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT24  & (\zcs|Mult0_rtl_0|auto_generated|op_1~12_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~11_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~11_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~13_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~13 .lut_mask = 16'h008E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~15 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~15_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT25  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~14_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~13_cout )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT25  & ((!\zcs|Mult0_rtl_0|auto_generated|op_2~13_cout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~14_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~13_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~15_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~15 .lut_mask = 16'h0017;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N24
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~17 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~17_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT26  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~16_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~15_cout ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT26  & (\zcs|Mult0_rtl_0|auto_generated|op_1~16_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~15_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~15_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~17_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~17 .lut_mask = 16'h008E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N26
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~19 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~19_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~18_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT27  & !\zcs|Mult0_rtl_0|auto_generated|op_2~17_cout )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~18_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_2~17_cout ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~18_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~17_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~19_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~19 .lut_mask = 16'h0017;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N28
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~21 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~21_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT28  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~20_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~19_cout ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT28  & (\zcs|Mult0_rtl_0|auto_generated|op_1~20_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~19_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~19_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~21_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~21 .lut_mask = 16'h008E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N30
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~23 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~23_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT29  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~22_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~21_cout )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT29  & ((!\zcs|Mult0_rtl_0|auto_generated|op_2~21_cout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~22_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~21_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~23_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~23 .lut_mask = 16'h0017;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N0
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~25 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~25_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~24_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT30 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~23_cout ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~24_combout  & (\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT30  & !\zcs|Mult0_rtl_0|auto_generated|op_2~23_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~24_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~23_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~25_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~25 .lut_mask = 16'h008E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N2
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~27 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~27_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~26_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT31  & !\zcs|Mult0_rtl_0|auto_generated|op_2~25_cout )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~26_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_2~25_cout ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~26_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~25_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~27_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~27 .lut_mask = 16'h0017;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N4
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~29 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~29_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT32  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~28_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~27_cout ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT32  & (\zcs|Mult0_rtl_0|auto_generated|op_1~28_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~27_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~27_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~29_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~29 .lut_mask = 16'h008E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~32 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~32_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_1~32_combout  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT34  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~31 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~33  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~32_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT34 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~31 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~32_combout 
//  & (\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT34  & !\zcs|Mult0_rtl_0|auto_generated|op_2~31 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~32_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~31 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~32_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~33 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~32 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~34 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~34_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_1~34_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT35  & (\zcs|Mult0_rtl_0|auto_generated|op_2~33  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT35  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~33 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~34_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT35  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~33 
// )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT35  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~33 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~35  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~34_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT35  & !\zcs|Mult0_rtl_0|auto_generated|op_2~33 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~34_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~33 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT35 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~34_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out2~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~33 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~34_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~35 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~34 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~36 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~36_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_1~36_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_4~0_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~35 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~37  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~36_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~0_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~35 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~36_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~0_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~35 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~36_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~35 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~37 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~36 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~40 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~40_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_1~40_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_4~4_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~39 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~41  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~40_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~4_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~39 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~40_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~4_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~39 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~40_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~39 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~41 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~40 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~42 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~42_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_4~6_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~42_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~41  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~42_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~41 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~6_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~42_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~41 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~42_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~41 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~43  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~6_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~42_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~41 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~6_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~41 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~42_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~6_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~41 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~42_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~43 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~42 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~44 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~44_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_4~8_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_1~44_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~43 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~45  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~8_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~44_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~43 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~8_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_1~44_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~43 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~8_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~43 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~45 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~44 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~46 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~46_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_4~10_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~46_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~45  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~46_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~45 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~10_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~46_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~45 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~46_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~45 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~47  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~10_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~46_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~45 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~10_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~45 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~46_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~10_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~45 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~46_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~47 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~46 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N24
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~48 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~48_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_4~12_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_1~48_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~47 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~49  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~12_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~48_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~47 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~12_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_1~48_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~47 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~12_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~47 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~48_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~49 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~48 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N28
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~52 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~52_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_4~16_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_1~52_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~51 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~53  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~16_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~52_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~51 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~16_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_1~52_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~51 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~16_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~51 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~52_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~53 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~52 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N30
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~54 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~54_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_4~18_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~54_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~53  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~54_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~53 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~18_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~54_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~53 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~54_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~53 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~55  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~18_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~54_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~53 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~18_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~53 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~54_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~18_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~53 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~54_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~55 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~54 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N0
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~56 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~56_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_1~56_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_4~20_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~55 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~57  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~56_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~20_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~55 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~56_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~20_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~55 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~56_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~55 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~57 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~56 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N2
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~58 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~58_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_1~58_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~22_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~57  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~22_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~57 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~58_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~22_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~57 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~22_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~57 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~59  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~58_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~22_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~57 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~58_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~57 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~22_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~58_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~57 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~58_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~59 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~58 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N6
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~62 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~62_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_4~26_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~62_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~61  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~62_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~61 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~26_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~62_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~61 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~62_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~61 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~63  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~26_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~62_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~61 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~26_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~61 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~62_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~26_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~61 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~62_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~63 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~62 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~64 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~64_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_1~64_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_4~28_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~63 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~65  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~64_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~28_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~63 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~64_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~28_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~63 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~64_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~63 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~65 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~64 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~66 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~66_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_1~66_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~30_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~65  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~30_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~65 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~66_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~30_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~65 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~30_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~65 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~67  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~66_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~30_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~65 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~66_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~65 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~30_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~66_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~65 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~66_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~67 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~66 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~70 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~70_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_1~70_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~34_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~69  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~34_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~69 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~70_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~34_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~69 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~34_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~69 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~71  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~70_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~34_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~69 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~70_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~69 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~34_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~70_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~69 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~70_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~71 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~70 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N14
cycloneive_lcell_comb \Add3~3 (
// Equation(s):
// \Add3~3_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_2~32_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout  & (!\Add3~2 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout  & ((\Add3~2 ) # (GND))))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~32_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout  & (\Add3~2  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout  & (!\Add3~2 ))))
// \Add3~4  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~32_combout  & ((!\Add3~2 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~32_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout  & !\Add3~2 
// )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~32_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~2 ),
	.combout(\Add3~3_combout ),
	.cout(\Add3~4 ));
// synopsys translate_off
defparam \Add3~3 .lut_mask = 16'h692B;
defparam \Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N16
cycloneive_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~34_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~34_combout  $ (\Add3~4 )))) # (GND)
// \Add3~6  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~34_combout  & ((!\Add3~4 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~34_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~34_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~34_combout  & !\Add3~4 
// )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~34_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~4 ),
	.combout(\Add3~5_combout ),
	.cout(\Add3~6 ));
// synopsys translate_off
defparam \Add3~5 .lut_mask = 16'h962B;
defparam \Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N18
cycloneive_lcell_comb \Add3~7 (
// Equation(s):
// \Add3~7_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_2~36_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout  & (!\Add3~6 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout  & (\Add3~6  & VCC)))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~36_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout  & ((\Add3~6 ) # (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout  & (!\Add3~6 ))))
// \Add3~8  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~36_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout  & !\Add3~6 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~36_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout ) # (!\Add3~6 
// ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~36_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~6 ),
	.combout(\Add3~7_combout ),
	.cout(\Add3~8 ));
// synopsys translate_off
defparam \Add3~7 .lut_mask = 16'h694D;
defparam \Add3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N24
cycloneive_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_2~42_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_2~42_combout  $ (\Add3~12 )))) # (GND)
// \Add3~14  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~42_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~42_combout  & !\Add3~12 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~42_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~42_combout ) # (!\Add3~12 
// ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~42_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~12 ),
	.combout(\Add3~13_combout ),
	.cout(\Add3~14 ));
// synopsys translate_off
defparam \Add3~13 .lut_mask = 16'h964D;
defparam \Add3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N28
cycloneive_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~46_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~46_combout  $ (\Add3~16 )))) # (GND)
// \Add3~18  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~46_combout  & ((!\Add3~16 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~46_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~46_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~46_combout  & 
// !\Add3~16 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~46_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~16 ),
	.combout(\Add3~17_combout ),
	.cout(\Add3~18 ));
// synopsys translate_off
defparam \Add3~17 .lut_mask = 16'h962B;
defparam \Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N0
cycloneive_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_2~50_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_2~50_combout  $ (\Add3~20 )))) # (GND)
// \Add3~22  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~50_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~50_combout  & !\Add3~20 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~50_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~50_combout ) # (!\Add3~20 
// ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~50_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~20 ),
	.combout(\Add3~21_combout ),
	.cout(\Add3~22 ));
// synopsys translate_off
defparam \Add3~21 .lut_mask = 16'h964D;
defparam \Add3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N2
cycloneive_lcell_comb \Add3~23 (
// Equation(s):
// \Add3~23_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_2~52_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout  & (!\Add3~22 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout  & ((\Add3~22 ) # (GND))))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~52_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout  & (\Add3~22  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout  & (!\Add3~22 ))))
// \Add3~24  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~52_combout  & ((!\Add3~22 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~52_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout  & 
// !\Add3~22 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~52_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~22 ),
	.combout(\Add3~23_combout ),
	.cout(\Add3~24 ));
// synopsys translate_off
defparam \Add3~23 .lut_mask = 16'h692B;
defparam \Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N8
cycloneive_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_2~58_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_2~58_combout  $ (\Add3~28 )))) # (GND)
// \Add3~30  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~58_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~58_combout  & !\Add3~28 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~58_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~58_combout ) # (!\Add3~28 
// ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~58_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~28 ),
	.combout(\Add3~29_combout ),
	.cout(\Add3~30 ));
// synopsys translate_off
defparam \Add3~29 .lut_mask = 16'h964D;
defparam \Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N10
cycloneive_lcell_comb \Add3~31 (
// Equation(s):
// \Add3~31_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_2~60_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout  & (!\Add3~30 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout  & ((\Add3~30 ) # (GND))))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~60_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout  & (\Add3~30  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout  & (!\Add3~30 ))))
// \Add3~32  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~60_combout  & ((!\Add3~30 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~60_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout  & 
// !\Add3~30 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~60_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~30 ),
	.combout(\Add3~31_combout ),
	.cout(\Add3~32 ));
// synopsys translate_off
defparam \Add3~31 .lut_mask = 16'h692B;
defparam \Add3~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N12
cycloneive_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~62_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~62_combout  $ (\Add3~32 )))) # (GND)
// \Add3~34  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~62_combout  & ((!\Add3~32 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~62_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~62_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~62_combout  & 
// !\Add3~32 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~62_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~32 ),
	.combout(\Add3~33_combout ),
	.cout(\Add3~34 ));
// synopsys translate_off
defparam \Add3~33 .lut_mask = 16'h962B;
defparam \Add3~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N14
cycloneive_lcell_comb \Add3~35 (
// Equation(s):
// \Add3~35_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_2~64_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout  & (!\Add3~34 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout  & (\Add3~34  & VCC)))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~64_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout  & ((\Add3~34 ) # (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout  & (!\Add3~34 ))))
// \Add3~36  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~64_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout  & !\Add3~34 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~64_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout ) # (!\Add3~34 
// ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~64_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~34 ),
	.combout(\Add3~35_combout ),
	.cout(\Add3~36 ));
// synopsys translate_off
defparam \Add3~35 .lut_mask = 16'h694D;
defparam \Add3~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N16
cycloneive_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~66_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~66_combout  $ (\Add3~36 )))) # (GND)
// \Add3~38  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~66_combout  & ((!\Add3~36 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~66_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~66_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~66_combout  & 
// !\Add3~36 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~66_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~36 ),
	.combout(\Add3~37_combout ),
	.cout(\Add3~38 ));
// synopsys translate_off
defparam \Add3~37 .lut_mask = 16'h962B;
defparam \Add3~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N18
cycloneive_lcell_comb \Add3~39 (
// Equation(s):
// \Add3~39_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_2~68_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout  & (!\Add3~38 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout  & ((\Add3~38 ) # (GND))))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~68_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout  & (\Add3~38  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout  & (!\Add3~38 ))))
// \Add3~40  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~68_combout  & ((!\Add3~38 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~68_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout  & 
// !\Add3~38 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~68_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~38 ),
	.combout(\Add3~39_combout ),
	.cout(\Add3~40 ));
// synopsys translate_off
defparam \Add3~39 .lut_mask = 16'h692B;
defparam \Add3~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N22
cycloneive_lcell_comb \Add3~43 (
// Equation(s):
// \Add3~43_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_2~72_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout  & (!\Add3~42 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout  & (\Add3~42  & VCC)))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~72_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout  & ((\Add3~42 ) # (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout  & (!\Add3~42 ))))
// \Add3~44  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~72_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout  & !\Add3~42 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~72_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout ) # (!\Add3~42 
// ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~72_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~42 ),
	.combout(\Add3~43_combout ),
	.cout(\Add3~44 ));
// synopsys translate_off
defparam \Add3~43 .lut_mask = 16'h694D;
defparam \Add3~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N24
cycloneive_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~74_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~74_combout  $ (\Add3~44 )))) # (GND)
// \Add3~46  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~74_combout  & ((!\Add3~44 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~74_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~74_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~74_combout  & 
// !\Add3~44 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~74_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~44 ),
	.combout(\Add3~45_combout ),
	.cout(\Add3~46 ));
// synopsys translate_off
defparam \Add3~45 .lut_mask = 16'h962B;
defparam \Add3~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N28
cycloneive_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_2~78_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~78_combout  $ (\Add3~48 )))) # (GND)
// \Add3~50  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~78_combout  & ((!\Add3~48 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~78_combout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~78_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~78_combout  & 
// !\Add3~48 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~78_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~48 ),
	.combout(\Add3~49_combout ),
	.cout(\Add3~50 ));
// synopsys translate_off
defparam \Add3~49 .lut_mask = 16'h962B;
defparam \Add3~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N10
cycloneive_lcell_comb \Add3~63 (
// Equation(s):
// \Add3~63_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_2~92_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout  & (!\Add3~62 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout  & ((\Add3~62 ) # (GND))))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~92_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout  & (\Add3~62  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout  & (!\Add3~62 ))))
// \Add3~64  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~92_combout  & ((!\Add3~62 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~92_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout  & 
// !\Add3~62 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~92_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~62 ),
	.combout(\Add3~63_combout ),
	.cout(\Add3~64 ));
// synopsys translate_off
defparam \Add3~63 .lut_mask = 16'h692B;
defparam \Add3~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N26
cycloneive_lcell_comb \Add4~75 (
// Equation(s):
// \Add4~75_combout  = (\state.compute_pixel_loop~q  & ((\Add4~73_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ))

	.dataa(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add4~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add4~75_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~75 .lut_mask = 16'hE2E2;
defparam \Add4~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \z_real[32]~SCLR_LUT (
// Equation(s):
// \z_real[32]~SCLR_LUT_combout  = (\Add4~75_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add4~75_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_real[32]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[32]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_real[32]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N0
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~54 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~54_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT27  & (\zrs|Mult0_rtl_1|auto_generated|op_4~53  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT27  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~53 ))
// \zrs|Mult0_rtl_1|auto_generated|op_4~55  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT27  & !\zrs|Mult0_rtl_1|auto_generated|op_4~53 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT27 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~53 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~54_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~55 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~54 .lut_mask = 16'hA505;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N2
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~56 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~56_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT28  & ((GND) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~55 ))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT28  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~55  $ (GND)))
// \zrs|Mult0_rtl_1|auto_generated|op_4~57  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT28 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~55 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~55 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~56_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~57 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~56 .lut_mask = 16'h3CCF;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N2
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~90 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~90_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_1~90_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~54_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~89  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~54_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~89 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~90_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~54_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~89 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~54_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~89 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~91  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~90_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_4~54_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~89 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~90_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~89 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~54_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~90_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~89 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~90_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~91 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~90 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N4
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~92 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~92_combout  = ((\zrs|Mult0_rtl_1|auto_generated|op_1~92_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_4~56_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~91 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_2~93  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_1~92_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_4~56_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~91 ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~92_combout  & 
// (\zrs|Mult0_rtl_1|auto_generated|op_4~56_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~91 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_1~92_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_4~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~91 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~93 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~92 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N2
cycloneive_lcell_comb \Add4~72 (
// Equation(s):
// \Add4~72_combout  = (\state.compute_pixel_loop~q  & (\Add4~70_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout )))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add4~70_combout ),
	.datad(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.cin(gnd),
	.combout(\Add4~72_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~72 .lut_mask = 16'hF3C0;
defparam \Add4~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N22
cycloneive_lcell_comb \z_real[31]~SCLR_LUT (
// Equation(s):
// \z_real[31]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~72_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add4~72_combout ),
	.cin(gnd),
	.combout(\z_real[31]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[31]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_real[31]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y48_N0
cycloneive_mac_mult \zcr|Mult0_rtl_3|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_real[35]~SCLR_LUT_combout ,\z_real[34]~SCLR_LUT_combout ,\z_real[33]~SCLR_LUT_combout ,\z_real[32]~SCLR_LUT_combout ,\z_real[31]~SCLR_LUT_combout ,\z_real[30]~SCLR_LUT_combout ,\z_real[29]~SCLR_LUT_combout ,\z_real[28]~SCLR_LUT_combout ,
\z_real[27]~SCLR_LUT_combout ,\z_real[26]~SCLR_LUT_combout ,\z_real[25]~SCLR_LUT_combout ,\z_real[24]~SCLR_LUT_combout ,\z_real[23]~SCLR_LUT_combout ,\z_real[22]~SCLR_LUT_combout ,\z_real[21]~SCLR_LUT_combout ,\z_real[20]~SCLR_LUT_combout ,
\z_real[19]~SCLR_LUT_combout ,\z_real[18]~SCLR_LUT_combout }),
	.datab({\z_comp[17]~SCLR_LUT_combout ,\z_comp[16]~SCLR_LUT_combout ,\z_comp[15]~SCLR_LUT_combout ,\z_comp[14]~SCLR_LUT_combout ,\z_comp[13]~SCLR_LUT_combout ,\z_comp[12]~SCLR_LUT_combout ,\z_comp[11]~SCLR_LUT_combout ,\z_comp[10]~SCLR_LUT_combout ,
\z_comp[9]~SCLR_LUT_combout ,\z_comp[8]~SCLR_LUT_combout ,\z_comp[7]~SCLR_LUT_combout ,\z_comp[6]~SCLR_LUT_combout ,\z_comp[5]~SCLR_LUT_combout ,\z_comp[4]~SCLR_LUT_combout ,\z_comp[3]~SCLR_LUT_combout ,\z_comp[2]~SCLR_LUT_combout ,\z_comp[1]~SCLR_LUT_combout ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult3 .dataa_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult3 .datab_clock = "0";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult3 .datab_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult3 .signa_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~0 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~0_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~dataout  & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~dataout  $ (VCC))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~dataout  & 
// (\zcr|Mult0_rtl_3|auto_generated|mac_out8~dataout  & VCC))
// \zcr|Mult0_rtl_3|auto_generated|op_1~1  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~dataout  & \zcr|Mult0_rtl_3|auto_generated|mac_out8~dataout ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~dataout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~0_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~4 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~4_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT2  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT2  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~3 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~5  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT2  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT2 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~3 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT2  & (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT2  & !\zcr|Mult0_rtl_3|auto_generated|op_1~3 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT2 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~3 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~4_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N22
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~8 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~8_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT4  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT4  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~7 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~9  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT4  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT4 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~7 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT4  & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT4  & !\zcr|Mult0_rtl_3|auto_generated|op_1~7 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~7 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~8_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N24
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~10 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~10_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT5  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT5  & (\zcr|Mult0_rtl_3|auto_generated|op_1~9  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT5  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~9 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT5  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT5  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~9 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT5  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~9 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~11  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT5  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT5  & !\zcr|Mult0_rtl_3|auto_generated|op_1~9 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT5  
// & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~9 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT5 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~9 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~10_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N28
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~14 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~14_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT7  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT7  & (\zcr|Mult0_rtl_3|auto_generated|op_1~13  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT7  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~13 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT7  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT7  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~13 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT7  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~13 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~15  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT7  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT7  & !\zcr|Mult0_rtl_3|auto_generated|op_1~13 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT7 
//  & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~13 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT7 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~13 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~14_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N30
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~16 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~16_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT8  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT8  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~15 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~17  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT8  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT8 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~15 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT8  & (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT8  & !\zcr|Mult0_rtl_3|auto_generated|op_1~15 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT8 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~15 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~16_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N4
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~22 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~22_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT11  & (\zcr|Mult0_rtl_3|auto_generated|op_1~21  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT11  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~21 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT11  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~21 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~21 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~23  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT11  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT11  & !\zcr|Mult0_rtl_3|auto_generated|op_1~21 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT11  & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~21 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT11 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~21 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~22_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N6
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~24 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~24_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT12  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT12  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~23 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~25  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT12  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT12 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~23 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT12  & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT12  & !\zcr|Mult0_rtl_3|auto_generated|op_1~23 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~23 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~24_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~36 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~36_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_3~0_combout  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT18  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~35 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~37  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~0_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT18 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~35 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~0_combout  
// & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT18  & !\zcr|Mult0_rtl_3|auto_generated|op_1~35 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~0_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~35 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~36_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N20
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~38 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~38_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT19  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~2_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_1~37  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~2_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~37 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT19  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~2_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~37 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~2_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~37 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~39  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT19  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~2_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~37 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT19  
// & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~37 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~2_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT19 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~37 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~38_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N22
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~40 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~40_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_3~4_combout  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT20  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~39 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~41  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~4_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT20 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~39 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~4_combout  
// & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT20  & !\zcr|Mult0_rtl_3|auto_generated|op_1~39 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~4_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~39 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~40_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N24
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~42 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~42_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~6_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT21  & (\zcr|Mult0_rtl_3|auto_generated|op_1~41  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT21  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~41 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~6_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT21  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~41 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT21  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~41 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~43  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~6_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT21  & !\zcr|Mult0_rtl_3|auto_generated|op_1~41 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~6_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~41 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT21 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~6_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~41 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~42_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N28
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~46 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~46_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~10_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT23  & (\zcr|Mult0_rtl_3|auto_generated|op_1~45  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT23  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~45 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~10_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT23  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~45 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT23  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~45 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~47  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~10_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT23  & !\zcr|Mult0_rtl_3|auto_generated|op_1~45 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~10_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~45 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT23 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~10_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~45 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~46_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N30
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~48 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~48_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT24  $ (\zcr|Mult0_rtl_3|auto_generated|op_3~12_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~47 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~49  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT24  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~12_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~47 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT24  & (\zcr|Mult0_rtl_3|auto_generated|op_3~12_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~47 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT24 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~47 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~48_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N4
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~54 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~54_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~18_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT27  & (\zcr|Mult0_rtl_3|auto_generated|op_1~53  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT27  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~53 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~18_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT27  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~53 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT27  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~53 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~55  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~18_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT27  & !\zcr|Mult0_rtl_3|auto_generated|op_1~53 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~18_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~53 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT27 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~18_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~53 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~54_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~54 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y47_N0
cycloneive_mac_mult \zcr|Mult0_rtl_3|auto_generated|mac_mult9 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_comp[35]~SCLR_LUT_combout ,\z_comp[34]~SCLR_LUT_combout ,\z_comp[33]~SCLR_LUT_combout ,\z_comp[32]~SCLR_LUT_combout ,\z_comp[31]~SCLR_LUT_combout ,\z_comp[30]~SCLR_LUT_combout ,\z_comp[29]~SCLR_LUT_combout ,\z_comp[28]~SCLR_LUT_combout ,
\z_comp[27]~SCLR_LUT_combout ,\z_comp[26]~SCLR_LUT_combout ,\z_comp[25]~SCLR_LUT_combout ,\z_comp[24]~SCLR_LUT_combout ,\z_comp[23]~SCLR_LUT_combout ,\z_comp[22]~SCLR_LUT_combout ,\z_comp[21]~SCLR_LUT_combout ,\z_comp[20]~SCLR_LUT_combout ,
\z_comp[19]~SCLR_LUT_combout ,\z_comp[18]~SCLR_LUT_combout }),
	.datab({\z_real[35]~SCLR_LUT_combout ,\z_real[34]~SCLR_LUT_combout ,\z_real[33]~SCLR_LUT_combout ,\z_real[32]~SCLR_LUT_combout ,\z_real[31]~SCLR_LUT_combout ,\z_real[30]~SCLR_LUT_combout ,\z_real[29]~SCLR_LUT_combout ,\z_real[28]~SCLR_LUT_combout ,
\z_real[27]~SCLR_LUT_combout ,\z_real[26]~SCLR_LUT_combout ,\z_real[25]~SCLR_LUT_combout ,\z_real[24]~SCLR_LUT_combout ,\z_real[23]~SCLR_LUT_combout ,\z_real[22]~SCLR_LUT_combout ,\z_real[21]~SCLR_LUT_combout ,\z_real[20]~SCLR_LUT_combout ,
\z_real[19]~SCLR_LUT_combout ,\z_real[18]~SCLR_LUT_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_mult9_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult9 .dataa_clock = "0";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult9 .dataa_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult9 .datab_clock = "0";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult9 .datab_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult9 .signa_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult9 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N24
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~8 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~8_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT22  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT4  $ (!\zcr|Mult0_rtl_3|auto_generated|op_4~7 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_4~9  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT22  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT4 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~7 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT22  & (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT4  & !\zcr|Mult0_rtl_3|auto_generated|op_4~7 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT22 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~7 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~8_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~9 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~8 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N30
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~14 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~14_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT25  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT7  & (\zcr|Mult0_rtl_3|auto_generated|op_4~13  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT7  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~13 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT25  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT7  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~13 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT7  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~13 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_4~15  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT25  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT7  & !\zcr|Mult0_rtl_3|auto_generated|op_4~13 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT25  & ((!\zcr|Mult0_rtl_3|auto_generated|op_4~13 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT7 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT25 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~13 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~14_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~15 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~14 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N0
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~16 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~16_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT8  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT26  $ (!\zcr|Mult0_rtl_3|auto_generated|op_4~15 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_4~17  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT8  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT26 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~15 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT8  & (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT26  & !\zcr|Mult0_rtl_3|auto_generated|op_4~15 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT8 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~15 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~16_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~17 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~16 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y52_N0
cycloneive_mac_mult \zcr|Mult0_rtl_3|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({z_real[17],z_real[16],z_real[15],z_real[14],z_real[13],z_real[12],z_real[11],z_real[10],z_real[9],z_real[8],z_real[7],z_real[6],z_real[5],z_real[4],z_real[3],z_real[2],z_real[1],z_real[0]}),
	.datab({\z_comp[17]~SCLR_LUT_combout ,\z_comp[16]~SCLR_LUT_combout ,\z_comp[15]~SCLR_LUT_combout ,\z_comp[14]~SCLR_LUT_combout ,\z_comp[13]~SCLR_LUT_combout ,\z_comp[12]~SCLR_LUT_combout ,\z_comp[11]~SCLR_LUT_combout ,\z_comp[10]~SCLR_LUT_combout ,
\z_comp[9]~SCLR_LUT_combout ,\z_comp[8]~SCLR_LUT_combout ,\z_comp[7]~SCLR_LUT_combout ,\z_comp[6]~SCLR_LUT_combout ,\z_comp[5]~SCLR_LUT_combout ,\z_comp[4]~SCLR_LUT_combout ,\z_comp[3]~SCLR_LUT_combout ,\z_comp[2]~SCLR_LUT_combout ,\z_comp[1]~SCLR_LUT_combout ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult1 .dataa_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult1 .datab_clock = "0";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult1 .datab_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult1 .signa_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~1 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~1_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT18  & \zcr|Mult0_rtl_3|auto_generated|op_1~0_combout ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~1 .lut_mask = 16'h0088;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~3 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~3_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~2_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT19  & !\zcr|Mult0_rtl_3|auto_generated|op_2~1_cout )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~2_combout  & ((!\zcr|Mult0_rtl_3|auto_generated|op_2~1_cout ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~2_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~3 .lut_mask = 16'h0017;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~5 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~5_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT20  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~4_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~3_cout ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT20  & (\zcr|Mult0_rtl_3|auto_generated|op_1~4_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~3_cout )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~5 .lut_mask = 16'h008E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N20
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~7 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~7_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~6_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT21  & !\zcr|Mult0_rtl_3|auto_generated|op_2~5_cout )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~6_combout  & ((!\zcr|Mult0_rtl_3|auto_generated|op_2~5_cout ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~6_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~7 .lut_mask = 16'h0017;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N22
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~9 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~9_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT22  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~8_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~7_cout ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT22  & (\zcr|Mult0_rtl_3|auto_generated|op_1~8_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~7_cout )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~7_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~9_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~9 .lut_mask = 16'h008E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N24
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~11 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~11_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT23  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~10_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~9_cout )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT23  & ((!\zcr|Mult0_rtl_3|auto_generated|op_2~9_cout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~10_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~9_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~11_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~11 .lut_mask = 16'h0017;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N26
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~13 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~13_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~12_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT24 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~11_cout ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~12_combout  & (\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT24  & !\zcr|Mult0_rtl_3|auto_generated|op_2~11_cout )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~12_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~11_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~13_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~13 .lut_mask = 16'h008E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N28
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~15 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~15_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT25  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~14_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~13_cout )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT25  & ((!\zcr|Mult0_rtl_3|auto_generated|op_2~13_cout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~14_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~13_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~15_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~15 .lut_mask = 16'h0017;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N30
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~17 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~17_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT26  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~16_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~15_cout ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT26  & (\zcr|Mult0_rtl_3|auto_generated|op_1~16_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~15_cout )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~15_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~17_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~17 .lut_mask = 16'h008E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N0
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~19 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~19_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~18_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT27  & !\zcr|Mult0_rtl_3|auto_generated|op_2~17_cout )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~18_combout  & ((!\zcr|Mult0_rtl_3|auto_generated|op_2~17_cout ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~18_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~17_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~19_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~19 .lut_mask = 16'h0017;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N2
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~21 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~21_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~20_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT28 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~19_cout ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~20_combout  & (\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT28  & !\zcr|Mult0_rtl_3|auto_generated|op_2~19_cout )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~20_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~19_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~21_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~21 .lut_mask = 16'h008E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N4
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~23 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~23_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT29  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~22_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~21_cout )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT29  & ((!\zcr|Mult0_rtl_3|auto_generated|op_2~21_cout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~22_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~21_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~23_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~23 .lut_mask = 16'h0017;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N6
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~25 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~25_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT30  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~24_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~23_cout ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT30  & (\zcr|Mult0_rtl_3|auto_generated|op_1~24_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~23_cout )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~23_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~25_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~25 .lut_mask = 16'h008E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N8
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~27 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~27_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~26_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT31  & !\zcr|Mult0_rtl_3|auto_generated|op_2~25_cout )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~26_combout  & ((!\zcr|Mult0_rtl_3|auto_generated|op_2~25_cout ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~26_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~25_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~27_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~27 .lut_mask = 16'h0017;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N10
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~29 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~29_cout  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~28_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT32 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~27_cout ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~28_combout  & (\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT32  & !\zcr|Mult0_rtl_3|auto_generated|op_2~27_cout )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~28_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~27_cout ),
	.combout(),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~29_cout ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~29 .lut_mask = 16'h008E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N12
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~30 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~30_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_1~30_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT33  & (\zcr|Mult0_rtl_3|auto_generated|op_2~29_cout  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT33  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~29_cout )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~30_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT33  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_2~29_cout )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT33  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~29_cout ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~31  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_1~30_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT33  & !\zcr|Mult0_rtl_3|auto_generated|op_2~29_cout )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~30_combout  & ((!\zcr|Mult0_rtl_3|auto_generated|op_2~29_cout ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_1~30_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~29_cout ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~30_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~31 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~30 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~36 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~36_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_4~0_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_1~36_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~35 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~37  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~0_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~36_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~35 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~0_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_1~36_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~35 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~0_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~35 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~36_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~37 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~36 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N20
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~38 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~38_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_4~2_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~38_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~37  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~38_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~37 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~2_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~38_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~37 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~38_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~37 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~39  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~2_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~38_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~37 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~2_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~37 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~38_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~2_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~37 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~38_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~39 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~38 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N22
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~40 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~40_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_4~4_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_1~40_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~39 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~41  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~4_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~40_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~39 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~4_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_1~40_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~39 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~4_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~39 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~40_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~41 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~40 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N24
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~42 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~42_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_4~6_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~42_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~41  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~42_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~41 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~6_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~42_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~41 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~42_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~41 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~43  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~6_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~42_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~41 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~6_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~41 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~42_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~6_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~41 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~42_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~43 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~42 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N28
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~46 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~46_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_4~10_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~46_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~45  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~46_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~45 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~10_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~46_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~45 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~46_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~45 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~47  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~10_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~46_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~45 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~10_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~45 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~46_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~10_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~45 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~46_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~47 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~46 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N30
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~48 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~48_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_4~12_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_1~48_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~47 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~49  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~12_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~48_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~47 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~12_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_1~48_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~47 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~12_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~47 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~48_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~49 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~48 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N4
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~54 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~54_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_4~18_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~54_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~53  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~54_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~53 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~18_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~54_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~53 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~54_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~53 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~55  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~18_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~54_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~53 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~18_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~53 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~54_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~18_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~53 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~54_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~55 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~54 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N16
cycloneive_lcell_comb \Add5~100 (
// Equation(s):
// \Add5~100_combout  = (\state.compute_pixel_loop~q  & (\Add5~25_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout )))

	.dataa(gnd),
	.datab(\Add5~25_combout ),
	.datac(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add5~100_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~100 .lut_mask = 16'hCCF0;
defparam \Add5~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N4
cycloneive_lcell_comb \z_comp[13]~SCLR_LUT (
// Equation(s):
// \z_comp[13]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~100_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Add5~100_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[13]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[13]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[13]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y51_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~2 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~2_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT1  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT1  & (\zcr|Mult0_rtl_3|auto_generated|op_3~1  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT1  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~1 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT1  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT1  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~1 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT1  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~1 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_3~3  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT1  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT1  & !\zcr|Mult0_rtl_3|auto_generated|op_3~1 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT1  
// & ((!\zcr|Mult0_rtl_3|auto_generated|op_3~1 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT1 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~1 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~2_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~2 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N10
cycloneive_lcell_comb \Add5~97 (
// Equation(s):
// \Add5~97_combout  = (\state.compute_pixel_loop~q  & ((\Add5~19_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(\Add5~19_combout ),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add5~97_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~97 .lut_mask = 16'hF0CC;
defparam \Add5~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N22
cycloneive_lcell_comb \z_comp[10]~SCLR_LUT (
// Equation(s):
// \z_comp[10]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~97_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add5~97_combout ),
	.cin(gnd),
	.combout(\z_comp[10]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[10]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_comp[10]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N6
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~62 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~62_combout  = (\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT31  & (\zcs|Mult0_rtl_0|auto_generated|op_1~61  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT31  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~61 )))) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26_combout  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT31  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~61 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT31  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~61 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~63  = CARRY((\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26_combout  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT31  & !\zcs|Mult0_rtl_0|auto_generated|op_1~61 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~61 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT31 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|add27_result[13]~26_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out8~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~61 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~62_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~63 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~62 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N4
cycloneive_lcell_comb \Add4~23 (
// Equation(s):
// \Add4~23_combout  = (\Add3~29_combout  & (\Add4~22  & VCC)) # (!\Add3~29_combout  & (!\Add4~22 ))
// \Add4~24  = CARRY((!\Add3~29_combout  & !\Add4~22 ))

	.dataa(gnd),
	.datab(\Add3~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~22 ),
	.combout(\Add4~23_combout ),
	.cout(\Add4~24 ));
// synopsys translate_off
defparam \Add4~23 .lut_mask = 16'hC303;
defparam \Add4~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N6
cycloneive_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_combout  = (\Add3~31_combout  & (\Add4~24  $ (GND))) # (!\Add3~31_combout  & (!\Add4~24  & VCC))
// \Add4~26  = CARRY((\Add3~31_combout  & !\Add4~24 ))

	.dataa(gnd),
	.datab(\Add3~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~24 ),
	.combout(\Add4~25_combout ),
	.cout(\Add4~26 ));
// synopsys translate_off
defparam \Add4~25 .lut_mask = 16'hC30C;
defparam \Add4~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N8
cycloneive_lcell_comb \Add4~27 (
// Equation(s):
// \Add4~27_combout  = (\Add3~33_combout  & (!\Add4~26 )) # (!\Add3~33_combout  & ((\Add4~26 ) # (GND)))
// \Add4~28  = CARRY((!\Add4~26 ) # (!\Add3~33_combout ))

	.dataa(gnd),
	.datab(\Add3~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~26 ),
	.combout(\Add4~27_combout ),
	.cout(\Add4~28 ));
// synopsys translate_off
defparam \Add4~27 .lut_mask = 16'h3C3F;
defparam \Add4~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N2
cycloneive_lcell_comb \Add4~98 (
// Equation(s):
// \Add4~98_combout  = (\state.compute_pixel_loop~q  & ((\Add4~27_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ))

	.dataa(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add4~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add4~98_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~98 .lut_mask = 16'hE2E2;
defparam \Add4~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N3
dffeas \z_real[16] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[16]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[16] .is_wysiwyg = "true";
defparam \z_real[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N8
cycloneive_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_combout  = (\state.compute_pixel_loop~q  & ((\Add4~25_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(gnd),
	.datad(\Add4~25_combout ),
	.cin(gnd),
	.combout(\Add4~97_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~97 .lut_mask = 16'hEE22;
defparam \Add4~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N9
dffeas \z_real[15] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[15]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[15] .is_wysiwyg = "true";
defparam \z_real[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N6
cycloneive_lcell_comb \Add4~96 (
// Equation(s):
// \Add4~96_combout  = (\state.compute_pixel_loop~q  & ((\Add4~23_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datad(\Add4~23_combout ),
	.cin(gnd),
	.combout(\Add4~96_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~96 .lut_mask = 16'hFC30;
defparam \Add4~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N7
dffeas \z_real[14] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[14]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[14] .is_wysiwyg = "true";
defparam \z_real[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N0
cycloneive_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_combout  = (\state.compute_pixel_loop~q  & (\Add4~17_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout )))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add4~17_combout ),
	.datad(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\Add4~93_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~93 .lut_mask = 16'hF3C0;
defparam \Add4~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N1
dffeas \z_real[11] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[11]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[11] .is_wysiwyg = "true";
defparam \z_real[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N0
cycloneive_lcell_comb \Add5~96 (
// Equation(s):
// \Add5~96_combout  = (\state.compute_pixel_loop~q  & ((\Add5~17_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~17_combout ),
	.cin(gnd),
	.combout(\Add5~96_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~96 .lut_mask = 16'hFC0C;
defparam \Add5~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N20
cycloneive_lcell_comb \z_comp[9]~SCLR_LUT (
// Equation(s):
// \z_comp[9]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~96_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add5~96_combout ),
	.cin(gnd),
	.combout(\z_comp[9]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[9]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_comp[9]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~72 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~72_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_1~72_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_4~36_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~71 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~73  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~72_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~36_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~71 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~72_combout  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~36_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~71 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~72_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~71 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~73 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~72 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~74 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~74_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_4~38_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~74_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~73  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~74_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~73 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~38_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~74_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~73 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~74_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~73 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~75  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~38_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~74_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~73 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~38_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~73 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~74_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~38_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~73 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~74_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~75 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~74 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N14
cycloneive_lcell_comb \Add4~51 (
// Equation(s):
// \Add4~51_combout  = (\state.compute_pixel_loop~q  & ((\Add4~49_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.datad(\Add4~49_combout ),
	.cin(gnd),
	.combout(\Add4~51_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~51 .lut_mask = 16'hFC30;
defparam \Add4~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneive_lcell_comb \z_real[24]~SCLR_LUT (
// Equation(s):
// \z_real[24]~SCLR_LUT_combout  = (\Add4~51_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add4~51_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_real[24]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[24]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_real[24]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N26
cycloneive_lcell_comb \Add4~92 (
// Equation(s):
// \Add4~92_combout  = (\state.compute_pixel_loop~q  & ((\Add4~15_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ))

	.dataa(gnd),
	.datab(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(\Add4~15_combout ),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add4~92_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~92 .lut_mask = 16'hF0CC;
defparam \Add4~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N27
dffeas \z_real[10] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[10]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[10] .is_wysiwyg = "true";
defparam \z_real[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N20
cycloneive_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~38_combout  & (\Add5~8  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~38_combout  & (!\Add5~8 ))
// \Add5~10  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_2~38_combout  & !\Add5~8 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~8 ),
	.combout(\Add5~9_combout ),
	.cout(\Add5~10 ));
// synopsys translate_off
defparam \Add5~9 .lut_mask = 16'hC303;
defparam \Add5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N22
cycloneive_lcell_comb \Add5~11 (
// Equation(s):
// \Add5~11_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~40_combout  & ((GND) # (!\Add5~10 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~40_combout  & (\Add5~10  $ (GND)))
// \Add5~12  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~40_combout ) # (!\Add5~10 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~10 ),
	.combout(\Add5~11_combout ),
	.cout(\Add5~12 ));
// synopsys translate_off
defparam \Add5~11 .lut_mask = 16'h3CCF;
defparam \Add5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N24
cycloneive_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~42_combout  & (!\Add5~12 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~42_combout  & ((\Add5~12 ) # (GND)))
// \Add5~14  = CARRY((!\Add5~12 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~42_combout ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~12 ),
	.combout(\Add5~13_combout ),
	.cout(\Add5~14 ));
// synopsys translate_off
defparam \Add5~13 .lut_mask = 16'h3C3F;
defparam \Add5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N6
cycloneive_lcell_comb \Add5~95 (
// Equation(s):
// \Add5~95_combout  = (\state.compute_pixel_loop~q  & (\Add5~15_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout )))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add5~15_combout ),
	.datad(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\Add5~95_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~95 .lut_mask = 16'hF3C0;
defparam \Add5~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N10
cycloneive_lcell_comb \z_comp[8]~SCLR_LUT (
// Equation(s):
// \z_comp[8]~SCLR_LUT_combout  = (\Add5~95_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add5~95_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[8]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[8]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[8]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N22
cycloneive_lcell_comb \Add4~90 (
// Equation(s):
// \Add4~90_combout  = (\state.compute_pixel_loop~q  & ((\Add4~11_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ))

	.dataa(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(gnd),
	.datad(\Add4~11_combout ),
	.cin(gnd),
	.combout(\Add4~90_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~90 .lut_mask = 16'hEE22;
defparam \Add4~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N23
dffeas \z_real[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[8]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[8] .is_wysiwyg = "true";
defparam \z_real[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N4
cycloneive_lcell_comb \Add5~94 (
// Equation(s):
// \Add5~94_combout  = (\state.compute_pixel_loop~q  & ((\Add5~13_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~13_combout ),
	.cin(gnd),
	.combout(\Add5~94_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~94 .lut_mask = 16'hFC0C;
defparam \Add5~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N8
cycloneive_lcell_comb \z_comp[7]~SCLR_LUT (
// Equation(s):
// \z_comp[7]~SCLR_LUT_combout  = (\Add5~94_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add5~94_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[7]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[7]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[7]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT15  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT15  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~29  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT15  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~29 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT15  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT15  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~29 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT15  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~29 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[15]~31  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT15  & (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT15  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~29 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT15  & ((!\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~29 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT15 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT15 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[14]~29 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~31 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[16]~32 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[16]~32_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT16  $ (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT16  $ (!\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~31 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|add27_result[16]~33  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT16  & ((\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT16 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~31 ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT16  & (\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT16  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~31 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out6~DATAOUT16 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out14~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[15]~31 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~32_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[16]~33 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[16]~32 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneive_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_combout  = (\state.compute_pixel_loop~q  & ((\Add4~43_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.datad(\Add4~43_combout ),
	.cin(gnd),
	.combout(\Add4~45_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~45 .lut_mask = 16'hFC30;
defparam \Add4~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneive_lcell_comb \z_real[22]~SCLR_LUT (
// Equation(s):
// \z_real[22]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~45_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add4~45_combout ),
	.cin(gnd),
	.combout(\z_real[22]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[22]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_real[22]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N10
cycloneive_lcell_comb \Add4~88 (
// Equation(s):
// \Add4~88_combout  = (\state.compute_pixel_loop~q  & ((\Add4~7_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ))

	.dataa(\Mult0_rtl_4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(gnd),
	.datad(\Add4~7_combout ),
	.cin(gnd),
	.combout(\Add4~88_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~88 .lut_mask = 16'hEE22;
defparam \Add4~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N11
dffeas \z_real[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[6]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[6] .is_wysiwyg = "true";
defparam \z_real[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N4
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~20 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~20_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT10  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT10  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~19 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_3~21  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT10  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT10 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~19 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT10  & (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT10  & !\zcr|Mult0_rtl_3|auto_generated|op_3~19 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT10 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~19 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~20_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~21 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~20 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N12
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~28 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~28_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT14  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT14  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~27 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_3~29  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT14  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT14 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~27 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT14  & (\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT14  & !\zcr|Mult0_rtl_3|auto_generated|op_3~27 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out14~DATAOUT14 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out6~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~27 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~28_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~29 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~28 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N6
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~56 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~56_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT28  $ (\zcr|Mult0_rtl_3|auto_generated|op_3~20_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~55 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~57  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT28  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~20_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~55 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT28  & (\zcr|Mult0_rtl_3|auto_generated|op_3~20_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~55 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT28 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~55 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~56_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~56 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~68 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~68_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_3~32_combout  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT34  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~67 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~69  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~32_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT34 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~67 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~32_combout 
//  & (\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT34  & !\zcr|Mult0_rtl_3|auto_generated|op_1~67 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~32_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~67 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~68_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~69 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~68 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N20
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~70 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~70_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~34_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT35  & (\zcr|Mult0_rtl_3|auto_generated|op_1~69  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT35  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~69 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~34_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT35  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~69 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT35  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~69 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~71  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~34_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT35  & !\zcr|Mult0_rtl_3|auto_generated|op_1~69 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~34_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~69 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT35 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~34_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out8~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~69 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~70_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~71 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~70 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N22
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~72 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~72_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~dataout  $ (\zcr|Mult0_rtl_3|auto_generated|op_3~36_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~71 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~73  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out12~dataout  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~36_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~71 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~dataout  & (\zcr|Mult0_rtl_3|auto_generated|op_3~36_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~71 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out12~dataout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~71 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~72_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~73 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~72 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N24
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~74 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~74_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~38_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT1  & (\zcr|Mult0_rtl_3|auto_generated|op_1~73  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT1  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~73 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~38_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT1  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~73 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT1  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~73 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~75  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~38_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT1  & !\zcr|Mult0_rtl_3|auto_generated|op_1~73 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~38_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~73 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT1 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~38_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~73 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~74_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~75 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~74 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N28
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~78 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~78_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_3~42_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT3  & (\zcr|Mult0_rtl_3|auto_generated|op_1~77  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT3  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~77 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~42_combout  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT3  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~77 
// )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT3  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~77 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~79  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_3~42_combout  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT3  & !\zcr|Mult0_rtl_3|auto_generated|op_1~77 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~42_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_1~77 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT3 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_3~42_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~77 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~78_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~79 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~78 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N30
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~80 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~80_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT4  $ (\zcr|Mult0_rtl_3|auto_generated|op_3~44_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~79 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~81  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT4  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~44_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~79 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT4  & (\zcr|Mult0_rtl_3|auto_generated|op_3~44_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~79 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT4 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~79 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~80_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~81 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~80 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N4
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~86 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~86_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT7  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~50_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_1~85  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~50_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~85 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT7  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~50_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~85 )) 
// # (!\zcr|Mult0_rtl_3|auto_generated|op_3~50_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~85 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_1~87  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT7  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~50_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~85 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT7 
//  & ((!\zcr|Mult0_rtl_3|auto_generated|op_1~85 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~50_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT7 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~85 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~86_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~87 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~86 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N6
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~88 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~88_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT8  $ (\zcr|Mult0_rtl_3|auto_generated|op_3~52_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~87 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_1~89  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT8  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~52_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~87 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT8  & (\zcr|Mult0_rtl_3|auto_generated|op_3~52_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_1~87 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT8 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_3~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~87 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~88_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_1~89 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~88 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N6
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~22 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~22_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT29  & (\zcr|Mult0_rtl_3|auto_generated|op_4~21  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT29  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~21 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT29  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~21 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT29  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~21 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_4~23  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT11  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT29  & !\zcr|Mult0_rtl_3|auto_generated|op_4~21 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT11  & ((!\zcr|Mult0_rtl_3|auto_generated|op_4~21 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT29 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT11 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~21 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~22_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~23 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~22 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N8
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~24 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~24_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT12  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT30  $ (!\zcr|Mult0_rtl_3|auto_generated|op_4~23 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_4~25  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT12  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT30 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~23 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT12  & (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT30  & !\zcr|Mult0_rtl_3|auto_generated|op_4~23 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT12 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~23 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~24_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~25 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~24 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N10
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~26 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~26_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT31  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT13  & (\zcr|Mult0_rtl_3|auto_generated|op_4~25  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT13  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~25 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT31  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT13  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~25 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT13  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~25 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_4~27  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT31  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT13  & !\zcr|Mult0_rtl_3|auto_generated|op_4~25 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT31  & ((!\zcr|Mult0_rtl_3|auto_generated|op_4~25 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT13 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT31 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~25 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~26_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~27 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~26 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N12
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~28 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~28_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT14  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT32  $ (!\zcr|Mult0_rtl_3|auto_generated|op_4~27 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_4~29  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT14  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT32 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~27 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT14  & (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT32  & !\zcr|Mult0_rtl_3|auto_generated|op_4~27 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT14 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~27 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~28_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~29 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~28 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~30 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~30_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT33  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT15  & (\zcr|Mult0_rtl_3|auto_generated|op_4~29  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT15  & (!\zcr|Mult0_rtl_3|auto_generated|op_4~29 )))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT33  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT15  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~29 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT15  & ((\zcr|Mult0_rtl_3|auto_generated|op_4~29 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_4~31  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT33  & (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT15  & !\zcr|Mult0_rtl_3|auto_generated|op_4~29 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT33  & ((!\zcr|Mult0_rtl_3|auto_generated|op_4~29 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT15 ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out4~DATAOUT33 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~29 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~30_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~31 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~30 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N24
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~40 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~40_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT20  & ((GND) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~39 ))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT20  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~39  $ (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_4~41  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT20 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~39 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~39 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~40_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~41 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~40 .lut_mask = 16'h3CCF;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N30
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~46 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~46_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT23  & (\zcr|Mult0_rtl_3|auto_generated|op_4~45  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT23  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~45 ))
// \zcr|Mult0_rtl_3|auto_generated|op_4~47  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT23  & !\zcr|Mult0_rtl_3|auto_generated|op_4~45 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~45 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~46_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~47 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~46 .lut_mask = 16'hA505;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N0
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~48 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~48_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT24  & ((GND) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~47 ))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT24  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~47  $ (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_4~49  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT24 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~47 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT24 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~47 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~48_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~49 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~48 .lut_mask = 16'h5AAF;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N6
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~56 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~56_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_4~20_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_1~56_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~55 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~57  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~20_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~56_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~55 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~20_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_1~56_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~55 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~20_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~55 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~56_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~57 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~56 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~68 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~68_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_4~32_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_1~68_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~67 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~69  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~32_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~68_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~67 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~32_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_1~68_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~67 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~32_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~67 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~68_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~69 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~68 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N20
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~70 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~70_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_4~34_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~70_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~69  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~70_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~69 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~34_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~70_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~69 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~70_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~69 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~71  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~34_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~70_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~69 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~34_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~69 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~70_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~34_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~69 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~70_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~71 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~70 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N22
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~72 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~72_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_4~36_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_1~72_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~71 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~73  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~36_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~72_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~71 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~36_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_1~72_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~71 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~36_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~71 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~72_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~73 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~72 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N24
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~74 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~74_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_4~38_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~74_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~73  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~74_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~73 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~38_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~74_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~73 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~74_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~73 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~75  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~38_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~74_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~73 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~38_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~73 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~74_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~38_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~73 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~74_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~75 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~74 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N28
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~78 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~78_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_4~42_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~78_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~77  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~78_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~77 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~42_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~78_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~77 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~78_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~77 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~79  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~42_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~78_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~77 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~42_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~77 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~78_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~42_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~77 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~78_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~79 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~78 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N30
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~80 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~80_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_4~44_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_1~80_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~79 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~81  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~44_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~80_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~79 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~44_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_1~80_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~79 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~44_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~79 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~80_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~81 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~80 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N4
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~86 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~86_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_4~50_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~86_combout  & (\zcr|Mult0_rtl_3|auto_generated|op_2~85  & VCC)) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~86_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~85 )))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~50_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~86_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_2~85 )) # 
// (!\zcr|Mult0_rtl_3|auto_generated|op_1~86_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~85 ) # (GND)))))
// \zcr|Mult0_rtl_3|auto_generated|op_2~87  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~50_combout  & (!\zcr|Mult0_rtl_3|auto_generated|op_1~86_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~85 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~50_combout  & 
// ((!\zcr|Mult0_rtl_3|auto_generated|op_2~85 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_1~86_combout ))))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~50_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~85 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~86_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~87 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~86 .lut_mask = 16'h9617;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N6
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~88 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~88_combout  = ((\zcr|Mult0_rtl_3|auto_generated|op_4~52_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_1~88_combout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~87 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_2~89  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_4~52_combout  & ((\zcr|Mult0_rtl_3|auto_generated|op_1~88_combout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~87 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~52_combout  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_1~88_combout  & !\zcr|Mult0_rtl_3|auto_generated|op_2~87 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~52_combout ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_1~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~87 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~88_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_2~89 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~88 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N30
cycloneive_lcell_comb \Add5~59 (
// Equation(s):
// \Add5~59_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~80_combout  & ((GND) # (!\Add5~57 ))) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~80_combout  & (\Add5~57  $ (GND)))
// \Add5~60  = CARRY((\zcr|Mult0_rtl_3|auto_generated|op_2~80_combout ) # (!\Add5~57 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~57 ),
	.combout(\Add5~59_combout ),
	.cout(\Add5~60 ));
// synopsys translate_off
defparam \Add5~59 .lut_mask = 16'h3CCF;
defparam \Add5~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N4
cycloneive_lcell_comb \Add5~68 (
// Equation(s):
// \Add5~68_combout  = (\zcr|Mult0_rtl_3|auto_generated|op_2~86_combout  & (!\Add5~66 )) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~86_combout  & ((\Add5~66 ) # (GND)))
// \Add5~69  = CARRY((!\Add5~66 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_2~86_combout ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|op_2~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~66 ),
	.combout(\Add5~68_combout ),
	.cout(\Add5~69 ));
// synopsys translate_off
defparam \Add5~68 .lut_mask = 16'h3C3F;
defparam \Add5~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N4
cycloneive_lcell_comb \Add5~76 (
// Equation(s):
// \Add5~76_combout  = (\state.compute_pixel_loop~q  & ((\Add5~74_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ))

	.dataa(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.datab(gnd),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~74_combout ),
	.cin(gnd),
	.combout(\Add5~76_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~76 .lut_mask = 16'hFA0A;
defparam \Add5~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N22
cycloneive_lcell_comb \z_comp[31]~SCLR_LUT (
// Equation(s):
// \z_comp[31]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~76_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~76_combout ),
	.cin(gnd),
	.combout(\z_comp[31]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[31]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[31]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N2
cycloneive_lcell_comb \Add5~93 (
// Equation(s):
// \Add5~93_combout  = (\state.compute_pixel_loop~q  & (\Add5~11_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout )))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add5~11_combout ),
	.datad(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\Add5~93_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~93 .lut_mask = 16'hF3C0;
defparam \Add5~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N14
cycloneive_lcell_comb \z_comp[6]~SCLR_LUT (
// Equation(s):
// \z_comp[6]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~93_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add5~93_combout ),
	.cin(gnd),
	.combout(\z_comp[6]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[6]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_comp[6]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneive_lcell_comb \Add4~42 (
// Equation(s):
// \Add4~42_combout  = (\state.compute_pixel_loop~q  & (\Add4~40_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout )))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add4~40_combout ),
	.datad(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\Add4~42_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~42 .lut_mask = 16'hF3C0;
defparam \Add4~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N26
cycloneive_lcell_comb \z_real[21]~SCLR_LUT (
// Equation(s):
// \z_real[21]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\Add4~42_combout ),
	.cin(gnd),
	.combout(\z_real[21]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[21]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_real[21]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y49_N0
cycloneive_mac_mult \zcr|Mult0_rtl_3|auto_generated|mac_mult15 (
	.signa(gnd),
	.signb(vcc),
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\z_real[27]~0_combout ),
	.dataa({\z_real[35]~SCLR_LUT_combout ,\z_real[34]~SCLR_LUT_combout ,\z_real[33]~SCLR_LUT_combout ,\z_real[32]~SCLR_LUT_combout ,\z_real[31]~SCLR_LUT_combout ,\z_real[30]~SCLR_LUT_combout ,\z_real[29]~SCLR_LUT_combout ,\z_real[28]~SCLR_LUT_combout ,
\z_real[27]~SCLR_LUT_combout ,\z_real[26]~SCLR_LUT_combout ,\z_real[25]~SCLR_LUT_combout ,\z_real[24]~SCLR_LUT_combout ,\z_real[23]~SCLR_LUT_combout ,\z_real[22]~SCLR_LUT_combout ,\z_real[21]~SCLR_LUT_combout ,\z_real[20]~SCLR_LUT_combout ,
\z_real[19]~SCLR_LUT_combout ,\z_real[18]~SCLR_LUT_combout }),
	.datab({z_comp[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcr|Mult0_rtl_3|auto_generated|mac_mult15_DATAOUT_bus ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult15 .dataa_clock = "0";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult15 .dataa_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult15 .datab_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult15 .datab_width = 18;
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult15 .signa_clock = "none";
defparam \zcr|Mult0_rtl_3|auto_generated|mac_mult15 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N20
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~36 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~36_combout  = ((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT18  $ (\zcr|Mult0_rtl_3|auto_generated|mac_out16~dataout  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~35 )))) # (GND)
// \zcr|Mult0_rtl_3|auto_generated|op_3~37  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT18  & ((\zcr|Mult0_rtl_3|auto_generated|mac_out16~dataout ) # (!\zcr|Mult0_rtl_3|auto_generated|op_3~35 ))) # 
// (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT18  & (\zcr|Mult0_rtl_3|auto_generated|mac_out16~dataout  & !\zcr|Mult0_rtl_3|auto_generated|op_3~35 )))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT18 ),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out16~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~35 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~36_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~37 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~36 .lut_mask = 16'h698E;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y50_N28
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~44 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~44_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT4  & (\zcr|Mult0_rtl_3|auto_generated|op_3~43  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT4  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~43  & VCC))
// \zcr|Mult0_rtl_3|auto_generated|op_3~45  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT4  & !\zcr|Mult0_rtl_3|auto_generated|op_3~43 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~43 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~44_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~45 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~44 .lut_mask = 16'hC30C;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N24
cycloneive_lcell_comb \Add5~70 (
// Equation(s):
// \Add5~70_combout  = (\state.compute_pixel_loop~q  & ((\Add5~68_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ))

	.dataa(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.datab(gnd),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~68_combout ),
	.cin(gnd),
	.combout(\Add5~70_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~70 .lut_mask = 16'hFA0A;
defparam \Add5~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N10
cycloneive_lcell_comb \z_comp[29]~SCLR_LUT (
// Equation(s):
// \z_comp[29]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~70_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~70_combout ),
	.cin(gnd),
	.combout(\z_comp[29]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[29]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[29]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N10
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~58 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~58_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT11  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~57 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT11  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~57 ) 
// # (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_3~59  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_3~57 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT11 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~57 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~58_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~59 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~58 .lut_mask = 16'h3C3F;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N12
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~60 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~60_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT12  & (\zcr|Mult0_rtl_3|auto_generated|op_3~59  $ (GND))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT12  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_3~59  & VCC))
// \zcr|Mult0_rtl_3|auto_generated|op_3~61  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT12  & !\zcr|Mult0_rtl_3|auto_generated|op_3~59 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~59 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~60_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~61 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~60 .lut_mask = 16'hC30C;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N14
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~62 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~62_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT13  & (!\zcr|Mult0_rtl_3|auto_generated|op_3~61 )) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT13  & ((\zcr|Mult0_rtl_3|auto_generated|op_3~61 ) 
// # (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_3~63  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|op_3~61 ) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT13 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~61 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~62_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_3~63 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~62 .lut_mask = 16'h3C3F;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N16
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_3~64 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_3~64_combout  = \zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT14  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~63 )

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out16~DATAOUT14 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_3~63 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_3~64_combout ),
	.cout());
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~64 .lut_mask = 16'hC3C3;
defparam \zcr|Mult0_rtl_3|auto_generated|op_3~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_1~100 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_1~100_combout  = \zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT14  $ (\zcr|Mult0_rtl_3|auto_generated|op_1~99  $ (!\zcr|Mult0_rtl_3|auto_generated|op_3~64_combout ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out12~DATAOUT14 ),
	.datac(gnd),
	.datad(\zcr|Mult0_rtl_3|auto_generated|op_3~64_combout ),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_1~99 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_1~100_combout ),
	.cout());
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~100 .lut_mask = 16'h3CC3;
defparam \zcr|Mult0_rtl_3|auto_generated|op_1~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N6
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~54 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~54_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT27  & (\zcr|Mult0_rtl_3|auto_generated|op_4~53  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT27  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~53 ))
// \zcr|Mult0_rtl_3|auto_generated|op_4~55  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT27  & !\zcr|Mult0_rtl_3|auto_generated|op_4~53 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT27 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~53 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~54_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~55 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~54 .lut_mask = 16'hA505;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N8
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~56 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~56_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT28  & ((GND) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~55 ))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT28  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~55  $ (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_4~57  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT28 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~55 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~55 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~56_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~57 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~56 .lut_mask = 16'h3CCF;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N10
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~58 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~58_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT29  & (\zcr|Mult0_rtl_3|auto_generated|op_4~57  & VCC)) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT29  & 
// (!\zcr|Mult0_rtl_3|auto_generated|op_4~57 ))
// \zcr|Mult0_rtl_3|auto_generated|op_4~59  = CARRY((!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT29  & !\zcr|Mult0_rtl_3|auto_generated|op_4~57 ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT29 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~57 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~58_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~59 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~58 .lut_mask = 16'hA505;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N12
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_4~60 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_4~60_combout  = (\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT30  & ((GND) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~59 ))) # (!\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT30  & 
// (\zcr|Mult0_rtl_3|auto_generated|op_4~59  $ (GND)))
// \zcr|Mult0_rtl_3|auto_generated|op_4~61  = CARRY((\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT30 ) # (!\zcr|Mult0_rtl_3|auto_generated|op_4~59 ))

	.dataa(gnd),
	.datab(\zcr|Mult0_rtl_3|auto_generated|mac_out10~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_4~59 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_4~60_combout ),
	.cout(\zcr|Mult0_rtl_3|auto_generated|op_4~61 ));
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~60 .lut_mask = 16'h3CCF;
defparam \zcr|Mult0_rtl_3|auto_generated|op_4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N18
cycloneive_lcell_comb \zcr|Mult0_rtl_3|auto_generated|op_2~100 (
// Equation(s):
// \zcr|Mult0_rtl_3|auto_generated|op_2~100_combout  = \zcr|Mult0_rtl_3|auto_generated|op_4~64_combout  $ (\zcr|Mult0_rtl_3|auto_generated|op_2~99  $ (!\zcr|Mult0_rtl_3|auto_generated|op_1~100_combout ))

	.dataa(\zcr|Mult0_rtl_3|auto_generated|op_4~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\zcr|Mult0_rtl_3|auto_generated|op_1~100_combout ),
	.cin(\zcr|Mult0_rtl_3|auto_generated|op_2~99 ),
	.combout(\zcr|Mult0_rtl_3|auto_generated|op_2~100_combout ),
	.cout());
// synopsys translate_off
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~100 .lut_mask = 16'h5AA5;
defparam \zcr|Mult0_rtl_3|auto_generated|op_2~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N18
cycloneive_lcell_comb \Add5~105 (
// Equation(s):
// \Add5~105_combout  = \Add5~87  $ (!\zcr|Mult0_rtl_3|auto_generated|op_2~100_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\zcr|Mult0_rtl_3|auto_generated|op_2~100_combout ),
	.cin(\Add5~87 ),
	.combout(\Add5~105_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~105 .lut_mask = 16'hF00F;
defparam \Add5~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N20
cycloneive_lcell_comb \z_comp~1 (
// Equation(s):
// \z_comp~1_combout  = (\state.compute_pixel_loop~q  & (((\Add5~105_combout )))) # (!\state.compute_pixel_loop~q  & (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~52_combout  & 
// (!\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout )))

	.dataa(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~52_combout ),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~105_combout ),
	.cin(gnd),
	.combout(\z_comp~1_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp~1 .lut_mask = 16'hF101;
defparam \z_comp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N21
dffeas \z_comp[36] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\z_comp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_comp[36]),
	.prn(vcc));
// synopsys translate_off
defparam \z_comp[36] .is_wysiwyg = "true";
defparam \z_comp[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N2
cycloneive_lcell_comb \Add5~61 (
// Equation(s):
// \Add5~61_combout  = (\state.compute_pixel_loop~q  & ((\Add5~59_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ))

	.dataa(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.datab(gnd),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~59_combout ),
	.cin(gnd),
	.combout(\Add5~61_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~61 .lut_mask = 16'hFA0A;
defparam \Add5~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N12
cycloneive_lcell_comb \z_comp[26]~SCLR_LUT (
// Equation(s):
// \z_comp[26]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~61_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~61_combout ),
	.cin(gnd),
	.combout(\z_comp[26]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[26]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[26]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N12
cycloneive_lcell_comb \Add5~52 (
// Equation(s):
// \Add5~52_combout  = (\state.compute_pixel_loop~q  & ((\Add5~50_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ))

	.dataa(\state.compute_pixel_loop~q ),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.datac(\Add5~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add5~52_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~52 .lut_mask = 16'hE4E4;
defparam \Add5~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N14
cycloneive_lcell_comb \z_comp[23]~SCLR_LUT (
// Equation(s):
// \z_comp[23]~SCLR_LUT_combout  = (\Add5~52_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\Add5~52_combout ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\z_comp[23]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[23]~SCLR_LUT .lut_mask = 16'hCC00;
defparam \z_comp[23]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N28
cycloneive_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_combout  = (\state.compute_pixel_loop~q  & ((\Add4~1_combout ))) # (!\state.compute_pixel_loop~q  & (x_cursor[1]))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(x_cursor[1]),
	.datad(\Add4~1_combout ),
	.cin(gnd),
	.combout(\Add4~85_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~85 .lut_mask = 16'hFC30;
defparam \Add4~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N29
dffeas \z_real[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[3]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[3] .is_wysiwyg = "true";
defparam \z_real[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N10
cycloneive_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_combout  = (\Add3~35_combout  & ((GND) # (!\Add4~28 ))) # (!\Add3~35_combout  & (\Add4~28  $ (GND)))
// \Add4~30  = CARRY((\Add3~35_combout ) # (!\Add4~28 ))

	.dataa(gnd),
	.datab(\Add3~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~28 ),
	.combout(\Add4~29_combout ),
	.cout(\Add4~30 ));
// synopsys translate_off
defparam \Add4~29 .lut_mask = 16'h3CCF;
defparam \Add4~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneive_lcell_comb \Add4~39 (
// Equation(s):
// \Add4~39_combout  = (\state.compute_pixel_loop~q  & (\Add4~37_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout )))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add4~37_combout ),
	.datad(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\Add4~39_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~39 .lut_mask = 16'hF3C0;
defparam \Add4~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneive_lcell_comb \z_real[20]~SCLR_LUT (
// Equation(s):
// \z_real[20]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~39_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Add4~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_real[20]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[20]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_real[20]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N2
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[28]~56 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[28]~56_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT10  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~55  $ (GND))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT10  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~55  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[28]~57  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT10  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~55 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[27]~55 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[28]~56_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[28]~57 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[28]~56 .lut_mask = 16'hC30C;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT13  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[30]~61 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT13  & 
// ((\zrs|Mult0_rtl_1|auto_generated|add27_result[30]~61 ) # (GND)))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[31]~63  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|add27_result[30]~61 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT13 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[30]~61 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~63 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62 .lut_mask = 16'h5A5F;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N8
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~96 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~96_combout  = ((\zrs|Mult0_rtl_1|auto_generated|add27_result[30]~60_combout  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT12  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~95 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~97  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[30]~60_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT12 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~95 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[30]~60_combout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT12  & !\zrs|Mult0_rtl_1|auto_generated|op_1~95 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[30]~60_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~95 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~96_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~97 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~96 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~98 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~98_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT13  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~97  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~97 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT13  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62_combout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~97 )) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~97 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~99  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT13  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~97 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT13  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~97 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT13 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~97 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~98_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~99 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~98 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N4
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~58 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~58_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT29  & (\zrs|Mult0_rtl_1|auto_generated|op_4~57  & VCC)) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT29  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~57 ))
// \zrs|Mult0_rtl_1|auto_generated|op_4~59  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT29  & !\zrs|Mult0_rtl_1|auto_generated|op_4~57 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out10~DATAOUT29 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~57 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~58_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_4~59 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~58 .lut_mask = 16'hA505;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~98 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~98_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_4~62_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~98_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~97  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~98_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~97 )))) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~62_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~98_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~97 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~98_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~97 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_2~99  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~62_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~98_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~97 )) # (!\zrs|Mult0_rtl_1|auto_generated|op_4~62_combout  & 
// ((!\zrs|Mult0_rtl_1|auto_generated|op_2~97 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~98_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~62_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~97 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~98_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~99 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~98 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N24
cycloneive_lcell_comb \Add4~84 (
// Equation(s):
// \Add4~84_combout  = (\state.compute_pixel_loop~q  & (((\Add4~82_combout )))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout  $ 
// (((!\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout )))))

	.dataa(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~50_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add4~82_combout ),
	.datad(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~48_combout ),
	.cin(gnd),
	.combout(\Add4~84_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~84 .lut_mask = 16'hE2D1;
defparam \Add4~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N30
cycloneive_lcell_comb \z_real[35]~SCLR_LUT (
// Equation(s):
// \z_real[35]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add4~84_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\Add4~84_combout ),
	.cin(gnd),
	.combout(\z_real[35]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_real[35]~SCLR_LUT .lut_mask = 16'hCC00;
defparam \z_real[35]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N18
cycloneive_lcell_comb \Add5~49 (
// Equation(s):
// \Add5~49_combout  = (\state.compute_pixel_loop~q  & ((\Add5~47_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ))

	.dataa(gnd),
	.datab(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~47_combout ),
	.cin(gnd),
	.combout(\Add5~49_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~49 .lut_mask = 16'hFC0C;
defparam \Add5~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N20
cycloneive_lcell_comb \z_comp[22]~SCLR_LUT (
// Equation(s):
// \z_comp[22]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~49_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~49_combout ),
	.cin(gnd),
	.combout(\z_comp[22]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[22]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[22]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N16
cycloneive_lcell_comb \Add5~46 (
// Equation(s):
// \Add5~46_combout  = (\state.compute_pixel_loop~q  & ((\Add5~44_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ))

	.dataa(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.datab(gnd),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~44_combout ),
	.cin(gnd),
	.combout(\Add5~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~46 .lut_mask = 16'hFA0A;
defparam \Add5~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N18
cycloneive_lcell_comb \z_comp[21]~SCLR_LUT (
// Equation(s):
// \z_comp[21]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~46_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~46_combout ),
	.cin(gnd),
	.combout(\z_comp[21]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[21]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[21]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N2
cycloneive_lcell_comb \Add5~43 (
// Equation(s):
// \Add5~43_combout  = (\state.compute_pixel_loop~q  & (\Add5~41_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout )))

	.dataa(\state.compute_pixel_loop~q ),
	.datab(gnd),
	.datac(\Add5~41_combout ),
	.datad(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\Add5~43_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~43 .lut_mask = 16'hF5A0;
defparam \Add5~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N16
cycloneive_lcell_comb \z_comp[20]~SCLR_LUT (
// Equation(s):
// \z_comp[20]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~43_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~43_combout ),
	.cin(gnd),
	.combout(\z_comp[20]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[20]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[20]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N12
cycloneive_lcell_comb \Add4~99 (
// Equation(s):
// \Add4~99_combout  = (\state.compute_pixel_loop~q  & ((\Add4~29_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Mult0_rtl_4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datad(\Add4~29_combout ),
	.cin(gnd),
	.combout(\Add4~99_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~99 .lut_mask = 16'hFC30;
defparam \Add4~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N13
dffeas \z_real[17] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[17]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[17] .is_wysiwyg = "true";
defparam \z_real[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N18
cycloneive_lcell_comb \Add5~92 (
// Equation(s):
// \Add5~92_combout  = (\state.compute_pixel_loop~q  & (\Add5~9_combout )) # (!\state.compute_pixel_loop~q  & ((\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout )))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add5~9_combout ),
	.datad(\Mult1_rtl_2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\Add5~92_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~92 .lut_mask = 16'hF3C0;
defparam \Add5~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N12
cycloneive_lcell_comb \z_comp[5]~SCLR_LUT (
// Equation(s):
// \z_comp[5]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~92_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Add5~92_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_comp[5]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[5]~SCLR_LUT .lut_mask = 16'hC0C0;
defparam \z_comp[5]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N24
cycloneive_lcell_comb \z_real~1 (
// Equation(s):
// \z_real~1_combout  = (\state.compute_pixel_loop~q  & ((\Add3~5_combout ))) # (!\state.compute_pixel_loop~q  & (x_cursor[0]))

	.dataa(x_cursor[0]),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add3~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\z_real~1_combout ),
	.cout());
// synopsys translate_off
defparam \z_real~1 .lut_mask = 16'hE2E2;
defparam \z_real~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N25
dffeas \z_real[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\z_real~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\z_real[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[2]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[2] .is_wysiwyg = "true";
defparam \z_real[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N6
cycloneive_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = (\state.compute_pixel_loop~q  & (\Add3~3_combout )) # (!\state.compute_pixel_loop~q  & ((\state.compute_pixel_init~q )))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\Add3~3_combout ),
	.datad(\state.compute_pixel_init~q ),
	.cin(gnd),
	.combout(\Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~1 .lut_mask = 16'hF3C0;
defparam \Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N18
cycloneive_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = (\state.compute_pixel_loop~q  & ((\always1~8_combout  & (z_real[1])) # (!\always1~8_combout  & ((\Selector35~1_combout ))))) # (!\state.compute_pixel_loop~q  & (((z_real[1] & \Selector35~1_combout ))))

	.dataa(\always1~8_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(z_real[1]),
	.datad(\Selector35~1_combout ),
	.cin(gnd),
	.combout(\Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~2 .lut_mask = 16'hF480;
defparam \Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N19
dffeas \z_real[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector35~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(z_real[1]),
	.prn(vcc));
// synopsys translate_off
defparam \z_real[1] .is_wysiwyg = "true";
defparam \z_real[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N0
cycloneive_lcell_comb \z_comp~0 (
// Equation(s):
// \z_comp~0_combout  = (\state.compute_pixel_loop~q  & ((\zcr|Mult0_rtl_3|auto_generated|op_2~30_combout ))) # (!\state.compute_pixel_loop~q  & (y_cursor[0]))

	.dataa(y_cursor[0]),
	.datab(gnd),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\zcr|Mult0_rtl_3|auto_generated|op_2~30_combout ),
	.cin(gnd),
	.combout(\z_comp~0_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp~0 .lut_mask = 16'hFA0A;
defparam \z_comp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N28
cycloneive_lcell_comb \z_comp[1]~SCLR_LUT (
// Equation(s):
// \z_comp[1]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \z_comp~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\z_comp~0_combout ),
	.cin(gnd),
	.combout(\z_comp[1]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[1]~SCLR_LUT .lut_mask = 16'hF000;
defparam \z_comp[1]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N0
cycloneive_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_combout  = (\state.compute_pixel_loop~q  & ((\Add5~35_combout ))) # (!\state.compute_pixel_loop~q  & (\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ))

	.dataa(\Mult1_rtl_2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.datab(gnd),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\Add5~35_combout ),
	.cin(gnd),
	.combout(\Add5~37_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~37 .lut_mask = 16'hFA0A;
defparam \Add5~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N28
cycloneive_lcell_comb \z_comp[18]~SCLR_LUT (
// Equation(s):
// \z_comp[18]~SCLR_LUT_combout  = (\KEY[0]~input_o  & \Add5~37_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~37_combout ),
	.cin(gnd),
	.combout(\z_comp[18]~SCLR_LUT_combout ),
	.cout());
// synopsys translate_off
defparam \z_comp[18]~SCLR_LUT .lut_mask = 16'hAA00;
defparam \z_comp[18]~SCLR_LUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N8
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~62 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~62_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT31  & (\zcs|Mult0_rtl_0|auto_generated|op_4~61  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT31  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~61 ))
// \zcs|Mult0_rtl_0|auto_generated|op_4~63  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT31  & !\zcs|Mult0_rtl_0|auto_generated|op_4~61 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT31 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~61 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~62_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~63 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~62 .lut_mask = 16'hA505;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~64 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~64_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT32  & ((GND) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~63 ))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT32  & 
// (\zcs|Mult0_rtl_0|auto_generated|op_4~63  $ (GND)))
// \zcs|Mult0_rtl_0|auto_generated|op_4~65  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT32 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~63 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~63 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~64_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~65 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~64 .lut_mask = 16'h3CCF;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~98 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~98_combout  = (\zcs|Mult0_rtl_0|auto_generated|op_1~98_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~62_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~97  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~62_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~97 )))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~98_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~62_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~97 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~62_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~97 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_2~99  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~98_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~62_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~97 )) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~98_combout  & 
// ((!\zcs|Mult0_rtl_0|auto_generated|op_2~97 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~62_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~98_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~97 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~98_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~99 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~98 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~100 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  = ((\zcs|Mult0_rtl_0|auto_generated|op_1~100_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_4~64_combout  $ (!\zcs|Mult0_rtl_0|auto_generated|op_2~99 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_2~101  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~100_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~64_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~99 ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~100_combout 
//  & (\zcs|Mult0_rtl_0|auto_generated|op_4~64_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~99 )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~100_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~99 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~101 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~100 .lut_mask = 16'h698E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N12
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~30_combout  & \zrs|Mult0_rtl_1|auto_generated|op_2~30_combout ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~30_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add2~2_cout ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h0088;
defparam \Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N14
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~32_combout  & !\Add2~2_cout )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout  & ((!\Add2~2_cout ) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~32_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~32_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~2_cout ),
	.combout(),
	.cout(\Add2~4_cout ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h0017;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N16
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~34_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~34_combout ) # (!\Add2~4_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~34_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~34_combout  & 
// !\Add2~4_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~34_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~4_cout ),
	.combout(),
	.cout(\Add2~6_cout ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h008E;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N18
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~36_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout  & !\Add2~6_cout )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~36_combout  & ((!\Add2~6_cout ) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~36_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~6_cout ),
	.combout(),
	.cout(\Add2~8_cout ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h0017;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N20
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~38_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~38_combout ) # (!\Add2~8_cout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~38_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~38_combout  & 
// !\Add2~8_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~38_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~8_cout ),
	.combout(),
	.cout(\Add2~10_cout ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h008E;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N22
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~40_combout  & !\Add2~10_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout  & ((!\Add2~10_cout ) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~40_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~40_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~10_cout ),
	.combout(),
	.cout(\Add2~12_cout ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h0017;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N24
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~42_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~42_combout ) # (!\Add2~12_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~42_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~42_combout  & 
// !\Add2~12_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~42_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~12_cout ),
	.combout(),
	.cout(\Add2~14_cout ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h008E;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N26
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~44_combout  & !\Add2~14_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout  & ((!\Add2~14_cout ) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~44_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~44_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~14_cout ),
	.combout(),
	.cout(\Add2~16_cout ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h0017;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N28
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~46_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~46_combout ) # (!\Add2~16_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~46_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~46_combout  & 
// !\Add2~16_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~46_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~16_cout ),
	.combout(),
	.cout(\Add2~18_cout ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h008E;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N30
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~48_combout  & !\Add2~18_cout )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout  & ((!\Add2~18_cout ) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~48_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~48_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~18_cout ),
	.combout(),
	.cout(\Add2~20_cout ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h0017;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N0
cycloneive_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~50_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~50_combout ) # (!\Add2~20_cout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~50_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~50_combout  & 
// !\Add2~20_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~50_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~20_cout ),
	.combout(),
	.cout(\Add2~22_cout ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'h008E;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N2
cycloneive_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~52_combout  & !\Add2~22_cout )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout  & ((!\Add2~22_cout ) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~52_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~52_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~22_cout ),
	.combout(),
	.cout(\Add2~24_cout ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'h0017;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N4
cycloneive_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~54_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~54_combout ) # (!\Add2~24_cout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~54_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~54_combout  & 
// !\Add2~24_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~54_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~24_cout ),
	.combout(),
	.cout(\Add2~26_cout ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h008E;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N6
cycloneive_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~56_combout  & !\Add2~26_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout  & ((!\Add2~26_cout ) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~56_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~56_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~26_cout ),
	.combout(),
	.cout(\Add2~28_cout ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'h0017;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N8
cycloneive_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~58_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~58_combout ) # (!\Add2~28_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~58_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~58_combout  & 
// !\Add2~28_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~58_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~28_cout ),
	.combout(),
	.cout(\Add2~30_cout ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'h008E;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N10
cycloneive_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~60_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout  & !\Add2~30_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~60_combout  & ((!\Add2~30_cout ) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~60_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~30_cout ),
	.combout(),
	.cout(\Add2~32_cout ));
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'h0017;
defparam \Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N12
cycloneive_lcell_comb \Add2~34 (
// Equation(s):
// \Add2~34_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~62_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~62_combout ) # (!\Add2~32_cout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~62_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~62_combout  & 
// !\Add2~32_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~62_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~32_cout ),
	.combout(),
	.cout(\Add2~34_cout ));
// synopsys translate_off
defparam \Add2~34 .lut_mask = 16'h008E;
defparam \Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N14
cycloneive_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~64_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout  & !\Add2~34_cout )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~64_combout  & ((!\Add2~34_cout ) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~64_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~34_cout ),
	.combout(),
	.cout(\Add2~36_cout ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'h0017;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N16
cycloneive_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~66_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~66_combout ) # (!\Add2~36_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~66_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~66_combout  & 
// !\Add2~36_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~66_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~36_cout ),
	.combout(),
	.cout(\Add2~38_cout ));
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'h008E;
defparam \Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N18
cycloneive_lcell_comb \Add2~40 (
// Equation(s):
// \Add2~40_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~68_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout  & !\Add2~38_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~68_combout  & ((!\Add2~38_cout ) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~68_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~38_cout ),
	.combout(),
	.cout(\Add2~40_cout ));
// synopsys translate_off
defparam \Add2~40 .lut_mask = 16'h0017;
defparam \Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N20
cycloneive_lcell_comb \Add2~42 (
// Equation(s):
// \Add2~42_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~70_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~70_combout ) # (!\Add2~40_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~70_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~70_combout  & 
// !\Add2~40_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~70_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~40_cout ),
	.combout(),
	.cout(\Add2~42_cout ));
// synopsys translate_off
defparam \Add2~42 .lut_mask = 16'h008E;
defparam \Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N22
cycloneive_lcell_comb \Add2~44 (
// Equation(s):
// \Add2~44_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~72_combout  & !\Add2~42_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout  & ((!\Add2~42_cout ) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~72_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~72_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~42_cout ),
	.combout(),
	.cout(\Add2~44_cout ));
// synopsys translate_off
defparam \Add2~44 .lut_mask = 16'h0017;
defparam \Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N24
cycloneive_lcell_comb \Add2~46 (
// Equation(s):
// \Add2~46_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~74_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~74_combout ) # (!\Add2~44_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~74_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~74_combout  & 
// !\Add2~44_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~74_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~44_cout ),
	.combout(),
	.cout(\Add2~46_cout ));
// synopsys translate_off
defparam \Add2~46 .lut_mask = 16'h008E;
defparam \Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N26
cycloneive_lcell_comb \Add2~48 (
// Equation(s):
// \Add2~48_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~76_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout  & !\Add2~46_cout )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~76_combout  & ((!\Add2~46_cout ) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~76_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~46_cout ),
	.combout(),
	.cout(\Add2~48_cout ));
// synopsys translate_off
defparam \Add2~48 .lut_mask = 16'h0017;
defparam \Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N28
cycloneive_lcell_comb \Add2~50 (
// Equation(s):
// \Add2~50_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~78_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~78_combout ) # (!\Add2~48_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~78_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~78_combout  & 
// !\Add2~48_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~78_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~48_cout ),
	.combout(),
	.cout(\Add2~50_cout ));
// synopsys translate_off
defparam \Add2~50 .lut_mask = 16'h008E;
defparam \Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N30
cycloneive_lcell_comb \Add2~52 (
// Equation(s):
// \Add2~52_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~80_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout  & !\Add2~50_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~80_combout  & ((!\Add2~50_cout ) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~80_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~50_cout ),
	.combout(),
	.cout(\Add2~52_cout ));
// synopsys translate_off
defparam \Add2~52 .lut_mask = 16'h0017;
defparam \Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N0
cycloneive_lcell_comb \Add2~54 (
// Equation(s):
// \Add2~54_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~82_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~82_combout ) # (!\Add2~52_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~82_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~82_combout  & 
// !\Add2~52_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~82_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~52_cout ),
	.combout(),
	.cout(\Add2~54_cout ));
// synopsys translate_off
defparam \Add2~54 .lut_mask = 16'h008E;
defparam \Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N2
cycloneive_lcell_comb \Add2~56 (
// Equation(s):
// \Add2~56_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~84_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout  & !\Add2~54_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~84_combout  & ((!\Add2~54_cout ) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~84_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~54_cout ),
	.combout(),
	.cout(\Add2~56_cout ));
// synopsys translate_off
defparam \Add2~56 .lut_mask = 16'h0017;
defparam \Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N4
cycloneive_lcell_comb \Add2~58 (
// Equation(s):
// \Add2~58_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~86_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~86_combout ) # (!\Add2~56_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~86_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~86_combout  & 
// !\Add2~56_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~86_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~56_cout ),
	.combout(),
	.cout(\Add2~58_cout ));
// synopsys translate_off
defparam \Add2~58 .lut_mask = 16'h008E;
defparam \Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N6
cycloneive_lcell_comb \Add2~60 (
// Equation(s):
// \Add2~60_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~88_combout  & !\Add2~58_cout )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout  & ((!\Add2~58_cout ) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~88_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~88_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~58_cout ),
	.combout(),
	.cout(\Add2~60_cout ));
// synopsys translate_off
defparam \Add2~60 .lut_mask = 16'h0017;
defparam \Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N8
cycloneive_lcell_comb \Add2~62 (
// Equation(s):
// \Add2~62_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~90_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_2~90_combout ) # (!\Add2~60_cout ))) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~90_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_2~90_combout  & 
// !\Add2~60_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~90_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~60_cout ),
	.combout(),
	.cout(\Add2~62_cout ));
// synopsys translate_off
defparam \Add2~62 .lut_mask = 16'h008E;
defparam \Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N10
cycloneive_lcell_comb \Add2~64 (
// Equation(s):
// \Add2~64_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_2~92_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout  & !\Add2~62_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~92_combout  & ((!\Add2~62_cout ) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_2~92_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_2~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~62_cout ),
	.combout(),
	.cout(\Add2~64_cout ));
// synopsys translate_off
defparam \Add2~64 .lut_mask = 16'h0017;
defparam \Add2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N12
cycloneive_lcell_comb \Add2~66 (
// Equation(s):
// \Add2~66_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~94_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~94_combout ) # (!\Add2~64_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~94_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~94_combout  & 
// !\Add2~64_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~94_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~64_cout ),
	.combout(),
	.cout(\Add2~66_cout ));
// synopsys translate_off
defparam \Add2~66 .lut_mask = 16'h008E;
defparam \Add2~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N14
cycloneive_lcell_comb \Add2~68 (
// Equation(s):
// \Add2~68_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~96_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout  & !\Add2~66_cout )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~96_combout  & ((!\Add2~66_cout ) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~96_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~66_cout ),
	.combout(),
	.cout(\Add2~68_cout ));
// synopsys translate_off
defparam \Add2~68 .lut_mask = 16'h0017;
defparam \Add2~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N16
cycloneive_lcell_comb \Add2~70 (
// Equation(s):
// \Add2~70_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~98_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~98_combout ) # (!\Add2~68_cout ))) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~98_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_2~98_combout  & 
// !\Add2~68_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~98_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~68_cout ),
	.combout(),
	.cout(\Add2~70_cout ));
// synopsys translate_off
defparam \Add2~70 .lut_mask = 16'h008E;
defparam \Add2~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N18
cycloneive_lcell_comb \Add2~71 (
// Equation(s):
// \Add2~71_combout  = (\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  & (\Add2~70_cout  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  & (!\Add2~70_cout )))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  & (!\Add2~70_cout )) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  & ((\Add2~70_cout ) # (GND)))))
// \Add2~72  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout  & !\Add2~70_cout )) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout  & ((!\Add2~70_cout ) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_2~100_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~70_cout ),
	.combout(\Add2~71_combout ),
	.cout(\Add2~72 ));
// synopsys translate_off
defparam \Add2~71 .lut_mask = 16'h9617;
defparam \Add2~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N16
cycloneive_lcell_comb \Add6~20 (
// Equation(s):
// \Add6~20_combout  = (\state.compute_pixel_loop~q  & (\Add6~13_combout )) # (!\state.compute_pixel_loop~q  & (((i[6] & \state.compute_pixel_init~q ))))

	.dataa(\Add6~13_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(i[6]),
	.datad(\state.compute_pixel_init~q ),
	.cin(gnd),
	.combout(\Add6~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~20 .lut_mask = 16'hB888;
defparam \Add6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N17
dffeas \i[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add6~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i[6] .is_wysiwyg = "true";
defparam \i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N30
cycloneive_lcell_comb \Add6~27 (
// Equation(s):
// \Add6~27_combout  = (\state.compute_pixel_loop~q  & (\Add6~15_combout )) # (!\state.compute_pixel_loop~q  & (((i[7] & \state.compute_pixel_init~q ))))

	.dataa(\Add6~15_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(i[7]),
	.datad(\state.compute_pixel_init~q ),
	.cin(gnd),
	.combout(\Add6~27_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~27 .lut_mask = 16'hB888;
defparam \Add6~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N31
dffeas \i[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add6~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i[7] .is_wysiwyg = "true";
defparam \i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
cycloneive_lcell_comb \Add6~26 (
// Equation(s):
// \Add6~26_combout  = (\state.compute_pixel_loop~q  & (\Add6~11_combout )) # (!\state.compute_pixel_loop~q  & (((i[5] & \state.compute_pixel_init~q ))))

	.dataa(\Add6~11_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(i[5]),
	.datad(\state.compute_pixel_init~q ),
	.cin(gnd),
	.combout(\Add6~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~26 .lut_mask = 16'hB888;
defparam \Add6~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N5
dffeas \i[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add6~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i[5] .is_wysiwyg = "true";
defparam \i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \always1~7 (
// Equation(s):
// \always1~7_combout  = (i[6] & (i[7] & i[5]))

	.dataa(gnd),
	.datab(i[6]),
	.datac(i[7]),
	.datad(i[5]),
	.cin(gnd),
	.combout(\always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \always1~7 .lut_mask = 16'hC000;
defparam \always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y39_N0
cycloneive_mac_mult \zcs|Mult0_rtl_0|auto_generated|mac_mult17 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({z_comp[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({z_comp[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zcs|Mult0_rtl_0|auto_generated|mac_mult17_DATAOUT_bus ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult17 .dataa_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult17 .dataa_width = 9;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult17 .datab_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult17 .datab_width = 9;
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult17 .signa_clock = "none";
defparam \zcs|Mult0_rtl_0|auto_generated|mac_mult17 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[32]~64 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[32]~64_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT14  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~63  $ (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT14  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~63  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[32]~65  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT14  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~63 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[31]~63 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[32]~64_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[32]~65 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[32]~64 .lut_mask = 16'hA50A;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT15  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[32]~65 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT15  & 
// ((\zcs|Mult0_rtl_0|auto_generated|add27_result[32]~65 ) # (GND)))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[33]~67  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|add27_result[32]~65 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT15 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[32]~65 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~67 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66 .lut_mask = 16'h5A5F;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[34]~68 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[34]~68_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT16  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~67  $ (GND))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT16  & 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~67  & VCC))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[34]~69  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT16  & !\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~67 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[33]~67 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[34]~68_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[34]~69 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[34]~68 .lut_mask = 16'hC30C;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT17  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[34]~69 )) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT17  & 
// ((\zcs|Mult0_rtl_0|auto_generated|add27_result[34]~69 ) # (GND)))
// \zcs|Mult0_rtl_0|auto_generated|add27_result[35]~71  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|add27_result[34]~69 ) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT17 ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|add27_result[34]~69 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~71 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70 .lut_mask = 16'h3C3F;
defparam \zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~106 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~106_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT17  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_1~105  & VCC)) # 
// (!\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~105 )))) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT17  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70_combout  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~105 )) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~105 ) # (GND)))))
// \zcs|Mult0_rtl_0|auto_generated|op_1~107  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT17  & (!\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~105 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT17  & ((!\zcs|Mult0_rtl_0|auto_generated|op_1~105 ) # (!\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out12~DATAOUT17 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[35]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~105 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~106_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~107 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~106 .lut_mask = 16'h9617;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~108 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~108_combout  = ((\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT18  $ (\zcs|Mult0_rtl_0|auto_generated|add27_result[36]~72_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_1~107 )))) # (GND)
// \zcs|Mult0_rtl_0|auto_generated|op_1~109  = CARRY((\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT18  & (\zcs|Mult0_rtl_0|auto_generated|add27_result[36]~72_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_1~107 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT18  & ((\zcs|Mult0_rtl_0|auto_generated|add27_result[36]~72_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~107 ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out16~DATAOUT18 ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|add27_result[36]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~107 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~108_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_1~109 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~108 .lut_mask = 16'h964D;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_1~110 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_1~110_combout  = \zcs|Mult0_rtl_0|auto_generated|op_1~109  $ (!\zcs|Mult0_rtl_0|auto_generated|mac_out18~DATAOUT1 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\zcs|Mult0_rtl_0|auto_generated|mac_out18~DATAOUT1 ),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_1~109 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_1~110_combout ),
	.cout());
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~110 .lut_mask = 16'hF00F;
defparam \zcs|Mult0_rtl_0|auto_generated|op_1~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N12
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_4~66 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_4~66_combout  = (\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT33  & (\zcs|Mult0_rtl_0|auto_generated|op_4~65  & VCC)) # (!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT33  & 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~65 ))
// \zcs|Mult0_rtl_0|auto_generated|op_4~67  = CARRY((!\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT33  & !\zcs|Mult0_rtl_0|auto_generated|op_4~65 ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|mac_out10~DATAOUT33 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_4~65 ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_4~66_combout ),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_4~67 ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~66 .lut_mask = 16'hA505;
defparam \zcs|Mult0_rtl_0|auto_generated|op_4~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~103 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~103_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~102_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_4~66_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~101 )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~102_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_2~101 ) # (!\zcs|Mult0_rtl_0|auto_generated|op_4~66_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~102_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~101 ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~103_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~103 .lut_mask = 16'h0017;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~105 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~105_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_1~104_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_4~68_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~103_cout ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_1~104_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_4~68_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~103_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_1~104_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_4~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~103_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~105_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~105 .lut_mask = 16'h008E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~107 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~107_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~70_combout  & (!\zcs|Mult0_rtl_0|auto_generated|op_1~106_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~105_cout )) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~70_combout  & ((!\zcs|Mult0_rtl_0|auto_generated|op_2~105_cout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_1~106_combout ))))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~70_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~105_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~107_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~107 .lut_mask = 16'h0017;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~109 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~109_cout  = CARRY((\zcs|Mult0_rtl_0|auto_generated|op_4~72_combout  & ((\zcs|Mult0_rtl_0|auto_generated|op_1~108_combout ) # (!\zcs|Mult0_rtl_0|auto_generated|op_2~107_cout ))) # 
// (!\zcs|Mult0_rtl_0|auto_generated|op_4~72_combout  & (\zcs|Mult0_rtl_0|auto_generated|op_1~108_combout  & !\zcs|Mult0_rtl_0|auto_generated|op_2~107_cout )))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~72_combout ),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_1~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~107_cout ),
	.combout(),
	.cout(\zcs|Mult0_rtl_0|auto_generated|op_2~109_cout ));
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~109 .lut_mask = 16'h008E;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \zcs|Mult0_rtl_0|auto_generated|op_2~110 (
// Equation(s):
// \zcs|Mult0_rtl_0|auto_generated|op_2~110_combout  = \zcs|Mult0_rtl_0|auto_generated|op_4~74_combout  $ (\zcs|Mult0_rtl_0|auto_generated|op_2~109_cout  $ (\zcs|Mult0_rtl_0|auto_generated|op_1~110_combout ))

	.dataa(\zcs|Mult0_rtl_0|auto_generated|op_4~74_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\zcs|Mult0_rtl_0|auto_generated|op_1~110_combout ),
	.cin(\zcs|Mult0_rtl_0|auto_generated|op_2~109_cout ),
	.combout(\zcs|Mult0_rtl_0|auto_generated|op_2~110_combout ),
	.cout());
// synopsys translate_off
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~110 .lut_mask = 16'hA55A;
defparam \zcs|Mult0_rtl_0|auto_generated|op_2~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y49_N0
cycloneive_mac_mult \zrs|Mult0_rtl_1|auto_generated|mac_mult17 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({z_real[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({z_real[36],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_mult17_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult17 .dataa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult17 .dataa_width = 9;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult17 .datab_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult17 .datab_width = 9;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult17 .signa_clock = "none";
defparam \zrs|Mult0_rtl_1|auto_generated|mac_mult17 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y49_N2
cycloneive_mac_out \zrs|Mult0_rtl_1|auto_generated|mac_out18 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\zrs|Mult0_rtl_1|auto_generated|mac_mult17~DATAOUT1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~dataout ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~15 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~14 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~13 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult17~12 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~11 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~10 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~9 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~8 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult17~7 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~6 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~5 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~4 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~3 ,
\zrs|Mult0_rtl_1|auto_generated|mac_mult17~2 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~1 ,\zrs|Mult0_rtl_1|auto_generated|mac_mult17~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\zrs|Mult0_rtl_1|auto_generated|mac_out18_DATAOUT_bus ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out18 .dataa_width = 18;
defparam \zrs|Mult0_rtl_1|auto_generated|mac_out18 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N10
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[32]~64 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[32]~64_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT14  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~63  $ (GND))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT14  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~63  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[32]~65  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT14  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~63 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[31]~63 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[32]~64_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[32]~65 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[32]~64 .lut_mask = 16'hC30C;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT15  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[32]~65 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT15  & 
// ((\zrs|Mult0_rtl_1|auto_generated|add27_result[32]~65 ) # (GND)))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[33]~67  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|add27_result[32]~65 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT15 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[32]~65 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~67 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66 .lut_mask = 16'h5A5F;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT17  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[34]~69 )) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT17  & 
// ((\zrs|Mult0_rtl_1|auto_generated|add27_result[34]~69 ) # (GND)))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[35]~71  = CARRY((!\zrs|Mult0_rtl_1|auto_generated|add27_result[34]~69 ) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT17 ))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[34]~69 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~71 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70 .lut_mask = 16'h5A5F;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[36]~72 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[36]~72_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out18~dataout  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~71  $ (GND))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out18~dataout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~71  & VCC))
// \zrs|Mult0_rtl_1|auto_generated|add27_result[36]~73  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out18~dataout  & !\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~71 ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out18~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~71 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[36]~72_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|add27_result[36]~73 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[36]~72 .lut_mask = 16'hC30C;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N12
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~100 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~100_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT14  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[32]~64_combout  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~99 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~101  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT14  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[32]~64_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~99 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT14  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[32]~64_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~99 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT14 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[32]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~99 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~100_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~101 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~100 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~102 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~102_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT15  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~101  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~101 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT15  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66_combout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~101 )) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~101 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~103  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT15  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~101 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT15  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~101 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT15 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[33]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~101 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~102_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~103 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~102 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~104 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~104_combout  = ((\zrs|Mult0_rtl_1|auto_generated|add27_result[34]~68_combout  $ (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT16  $ (!\zrs|Mult0_rtl_1|auto_generated|op_1~103 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~105  = CARRY((\zrs|Mult0_rtl_1|auto_generated|add27_result[34]~68_combout  & ((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT16 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~103 ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[34]~68_combout  & (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT16  & !\zrs|Mult0_rtl_1|auto_generated|op_1~103 )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|add27_result[34]~68_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~103 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~104_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~105 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~104 .lut_mask = 16'h698E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~106 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~106_combout  = (\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT17  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~105  & VCC)) # 
// (!\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~105 )))) # (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT17  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70_combout  & 
// (!\zrs|Mult0_rtl_1|auto_generated|op_1~105 )) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~105 ) # (GND)))))
// \zrs|Mult0_rtl_1|auto_generated|op_1~107  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT17  & (!\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~105 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT17  & ((!\zrs|Mult0_rtl_1|auto_generated|op_1~105 ) # (!\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out12~DATAOUT17 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[35]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~105 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~106_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~107 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~106 .lut_mask = 16'h9617;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~108 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~108_combout  = ((\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT18  $ (\zrs|Mult0_rtl_1|auto_generated|add27_result[36]~72_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_1~107 )))) # (GND)
// \zrs|Mult0_rtl_1|auto_generated|op_1~109  = CARRY((\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT18  & (\zrs|Mult0_rtl_1|auto_generated|add27_result[36]~72_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_1~107 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT18  & ((\zrs|Mult0_rtl_1|auto_generated|add27_result[36]~72_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~107 ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|mac_out16~DATAOUT18 ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|add27_result[36]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~107 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~108_combout ),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_1~109 ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~108 .lut_mask = 16'h964D;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_1~110 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_1~110_combout  = \zrs|Mult0_rtl_1|auto_generated|op_1~109  $ (!\zrs|Mult0_rtl_1|auto_generated|mac_out18~DATAOUT1 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\zrs|Mult0_rtl_1|auto_generated|mac_out18~DATAOUT1 ),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_1~109 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_1~110_combout ),
	.cout());
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~110 .lut_mask = 16'hF00F;
defparam \zrs|Mult0_rtl_1|auto_generated|op_1~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|add27_result[37]~74 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|add27_result[37]~74_combout  = \zrs|Mult0_rtl_1|auto_generated|add27_result[36]~73 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\zrs|Mult0_rtl_1|auto_generated|add27_result[36]~73 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|add27_result[37]~74_combout ),
	.cout());
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[37]~74 .lut_mask = 16'hF0F0;
defparam \zrs|Mult0_rtl_1|auto_generated|add27_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_4~74 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_4~74_combout  = \zrs|Mult0_rtl_1|auto_generated|op_4~73  $ (!\zrs|Mult0_rtl_1|auto_generated|add27_result[37]~74_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\zrs|Mult0_rtl_1|auto_generated|add27_result[37]~74_combout ),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_4~73 ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_4~74_combout ),
	.cout());
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~74 .lut_mask = 16'hF00F;
defparam \zrs|Mult0_rtl_1|auto_generated|op_4~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N14
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~103 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~103_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~66_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~102_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~101 )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~66_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~101 ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~102_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~66_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~101 ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~103_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~103 .lut_mask = 16'h0017;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N16
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~105 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~105_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~68_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~104_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~103_cout ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~68_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~104_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~103_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~68_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~103_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~105_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~105 .lut_mask = 16'h008E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N18
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~107 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~107_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~70_combout  & (!\zrs|Mult0_rtl_1|auto_generated|op_1~106_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~105_cout )) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~70_combout  & ((!\zrs|Mult0_rtl_1|auto_generated|op_2~105_cout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_1~106_combout ))))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~70_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~105_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~107_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~107 .lut_mask = 16'h0017;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N20
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~109 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~109_cout  = CARRY((\zrs|Mult0_rtl_1|auto_generated|op_4~72_combout  & ((\zrs|Mult0_rtl_1|auto_generated|op_1~108_combout ) # (!\zrs|Mult0_rtl_1|auto_generated|op_2~107_cout ))) # 
// (!\zrs|Mult0_rtl_1|auto_generated|op_4~72_combout  & (\zrs|Mult0_rtl_1|auto_generated|op_1~108_combout  & !\zrs|Mult0_rtl_1|auto_generated|op_2~107_cout )))

	.dataa(\zrs|Mult0_rtl_1|auto_generated|op_4~72_combout ),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~107_cout ),
	.combout(),
	.cout(\zrs|Mult0_rtl_1|auto_generated|op_2~109_cout ));
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~109 .lut_mask = 16'h008E;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N22
cycloneive_lcell_comb \zrs|Mult0_rtl_1|auto_generated|op_2~110 (
// Equation(s):
// \zrs|Mult0_rtl_1|auto_generated|op_2~110_combout  = \zrs|Mult0_rtl_1|auto_generated|op_1~110_combout  $ (\zrs|Mult0_rtl_1|auto_generated|op_2~109_cout  $ (\zrs|Mult0_rtl_1|auto_generated|op_4~74_combout ))

	.dataa(gnd),
	.datab(\zrs|Mult0_rtl_1|auto_generated|op_1~110_combout ),
	.datac(gnd),
	.datad(\zrs|Mult0_rtl_1|auto_generated|op_4~74_combout ),
	.cin(\zrs|Mult0_rtl_1|auto_generated|op_2~109_cout ),
	.combout(\zrs|Mult0_rtl_1|auto_generated|op_2~110_combout ),
	.cout());
// synopsys translate_off
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~110 .lut_mask = 16'hC33C;
defparam \zrs|Mult0_rtl_1|auto_generated|op_2~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N20
cycloneive_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_combout  = \zcs|Mult0_rtl_0|auto_generated|op_2~110_combout  $ (\Add2~72  $ (!\zrs|Mult0_rtl_1|auto_generated|op_2~110_combout ))

	.dataa(gnd),
	.datab(\zcs|Mult0_rtl_0|auto_generated|op_2~110_combout ),
	.datac(gnd),
	.datad(\zrs|Mult0_rtl_1|auto_generated|op_2~110_combout ),
	.cin(\Add2~72 ),
	.combout(\Add2~73_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~73 .lut_mask = 16'h3CC3;
defparam \Add2~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N26
cycloneive_lcell_comb \always1~8 (
// Equation(s):
// \always1~8_combout  = (\always1~6_combout  & ((\always1~7_combout ) # ((\Add2~71_combout  & !\Add2~73_combout )))) # (!\always1~6_combout  & (\Add2~71_combout  & ((!\Add2~73_combout ))))

	.dataa(\always1~6_combout ),
	.datab(\Add2~71_combout ),
	.datac(\always1~7_combout ),
	.datad(\Add2~73_combout ),
	.cin(gnd),
	.combout(\always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \always1~8 .lut_mask = 16'hA0EC;
defparam \always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N24
cycloneive_lcell_comb \Selector84~1 (
// Equation(s):
// \Selector84~1_combout  = ((\state.compute_pixel_loop~q  & !\always1~8_combout )) # (!\state.compute_pixel_init~q )

	.dataa(gnd),
	.datab(\state.compute_pixel_init~q ),
	.datac(\state.compute_pixel_loop~q ),
	.datad(\always1~8_combout ),
	.cin(gnd),
	.combout(\Selector84~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector84~1 .lut_mask = 16'h33F3;
defparam \Selector84~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N25
dffeas \state.compute_pixel_loop (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector84~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.compute_pixel_loop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.compute_pixel_loop .is_wysiwyg = "true";
defparam \state.compute_pixel_loop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N20
cycloneive_lcell_comb \state~27 (
// Equation(s):
// \state~27_combout  = (\state.compute_pixel_loop~q  & (\KEY[0]~input_o  & \always1~8_combout ))

	.dataa(gnd),
	.datab(\state.compute_pixel_loop~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\always1~8_combout ),
	.cin(gnd),
	.combout(\state~27_combout ),
	.cout());
// synopsys translate_off
defparam \state~27 .lut_mask = 16'hC000;
defparam \state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N21
dffeas \state.draw_pixel (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.draw_pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.draw_pixel .is_wysiwyg = "true";
defparam \state.draw_pixel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \state~28 (
// Equation(s):
// \state~28_combout  = (\KEY[0]~input_o  & \state.draw_pixel~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\state.draw_pixel~q ),
	.cin(gnd),
	.combout(\state~28_combout ),
	.cout());
// synopsys translate_off
defparam \state~28 .lut_mask = 16'hF000;
defparam \state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N11
dffeas \state.draw_pixel1 (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.draw_pixel1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.draw_pixel1 .is_wysiwyg = "true";
defparam \state.draw_pixel1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \state~30 (
// Equation(s):
// \state~30_combout  = (\KEY[0]~input_o  & \state.draw_pixel1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\state.draw_pixel1~q ),
	.cin(gnd),
	.combout(\state~30_combout ),
	.cout());
// synopsys translate_off
defparam \state~30 .lut_mask = 16'hF000;
defparam \state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N9
dffeas \state.draw_pixel2 (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.draw_pixel2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.draw_pixel2 .is_wysiwyg = "true";
defparam \state.draw_pixel2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \x_cursor[2]~46 (
// Equation(s):
// \x_cursor[2]~46_combout  = (\state.draw_pixel2~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\state.draw_pixel2~q ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_cursor[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \x_cursor[2]~46 .lut_mask = 16'hCFCF;
defparam \x_cursor[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N15
dffeas \x_cursor[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_cursor[7]~59_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\x_cursor[2]~45_combout ),
	.ena(\x_cursor[2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_cursor[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x_cursor[7] .is_wysiwyg = "true";
defparam \x_cursor[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (((!x_cursor[2]) # (!x_cursor[4])) # (!x_cursor[5])) # (!x_cursor[6])

	.dataa(x_cursor[6]),
	.datab(x_cursor[5]),
	.datac(x_cursor[4]),
	.datad(x_cursor[2]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h7FFF;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ((\LessThan2~1_combout ) # ((!x_cursor[1] & !x_cursor[0]))) # (!x_cursor[3])

	.dataa(x_cursor[1]),
	.datab(x_cursor[3]),
	.datac(x_cursor[0]),
	.datad(\LessThan2~1_combout ),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'hFF37;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \y_cursor[1]~39 (
// Equation(s):
// \y_cursor[1]~39_combout  = (x_cursor[9] & ((x_cursor[8]) # ((x_cursor[7]) # (!\LessThan2~2_combout ))))

	.dataa(x_cursor[8]),
	.datab(x_cursor[7]),
	.datac(\LessThan2~2_combout ),
	.datad(x_cursor[9]),
	.cin(gnd),
	.combout(\y_cursor[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \y_cursor[1]~39 .lut_mask = 16'hEF00;
defparam \y_cursor[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \x_cursor[2]~45 (
// Equation(s):
// \x_cursor[2]~45_combout  = (\y_cursor[1]~39_combout ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\y_cursor[1]~39_combout ),
	.cin(gnd),
	.combout(\x_cursor[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \x_cursor[2]~45 .lut_mask = 16'hFF0F;
defparam \x_cursor[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N1
dffeas \x_cursor[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_cursor[0]~43_combout ),
	.asdata(\KEY[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\x_cursor[2]~45_combout ),
	.ena(\x_cursor[2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_cursor[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x_cursor[0] .is_wysiwyg = "true";
defparam \x_cursor[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \x_cursor[1]~47 (
// Equation(s):
// \x_cursor[1]~47_combout  = (x_cursor[1] & (!\x_cursor[0]~44 )) # (!x_cursor[1] & ((\x_cursor[0]~44 ) # (GND)))
// \x_cursor[1]~48  = CARRY((!\x_cursor[0]~44 ) # (!x_cursor[1]))

	.dataa(gnd),
	.datab(x_cursor[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\x_cursor[0]~44 ),
	.combout(\x_cursor[1]~47_combout ),
	.cout(\x_cursor[1]~48 ));
// synopsys translate_off
defparam \x_cursor[1]~47 .lut_mask = 16'h3C3F;
defparam \x_cursor[1]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y44_N3
dffeas \x_cursor[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_cursor[1]~47_combout ),
	.asdata(\KEY[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\x_cursor[2]~45_combout ),
	.ena(\x_cursor[2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_cursor[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x_cursor[1] .is_wysiwyg = "true";
defparam \x_cursor[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \x_cursor[2]~49 (
// Equation(s):
// \x_cursor[2]~49_combout  = (x_cursor[2] & (\x_cursor[1]~48  $ (GND))) # (!x_cursor[2] & (!\x_cursor[1]~48  & VCC))
// \x_cursor[2]~50  = CARRY((x_cursor[2] & !\x_cursor[1]~48 ))

	.dataa(gnd),
	.datab(x_cursor[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\x_cursor[1]~48 ),
	.combout(\x_cursor[2]~49_combout ),
	.cout(\x_cursor[2]~50 ));
// synopsys translate_off
defparam \x_cursor[2]~49 .lut_mask = 16'hC30C;
defparam \x_cursor[2]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y44_N5
dffeas \x_cursor[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_cursor[2]~49_combout ),
	.asdata(\KEY[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\x_cursor[2]~45_combout ),
	.ena(\x_cursor[2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_cursor[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x_cursor[2] .is_wysiwyg = "true";
defparam \x_cursor[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \x_cursor[4]~53 (
// Equation(s):
// \x_cursor[4]~53_combout  = (x_cursor[4] & (\x_cursor[3]~52  $ (GND))) # (!x_cursor[4] & (!\x_cursor[3]~52  & VCC))
// \x_cursor[4]~54  = CARRY((x_cursor[4] & !\x_cursor[3]~52 ))

	.dataa(gnd),
	.datab(x_cursor[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\x_cursor[3]~52 ),
	.combout(\x_cursor[4]~53_combout ),
	.cout(\x_cursor[4]~54 ));
// synopsys translate_off
defparam \x_cursor[4]~53 .lut_mask = 16'hC30C;
defparam \x_cursor[4]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y44_N9
dffeas \x_cursor[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_cursor[4]~53_combout ),
	.asdata(\KEY[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\x_cursor[2]~45_combout ),
	.ena(\x_cursor[2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_cursor[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x_cursor[4] .is_wysiwyg = "true";
defparam \x_cursor[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N11
dffeas \x_cursor[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_cursor[5]~55_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\x_cursor[2]~45_combout ),
	.ena(\x_cursor[2]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_cursor[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x_cursor[5] .is_wysiwyg = "true";
defparam \x_cursor[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneive_lcell_comb \addr_reg~34 (
// Equation(s):
// \addr_reg~34_combout  = (\KEY[0]~input_o  & ((x_cursor[5]))) # (!\KEY[0]~input_o  & (\u1|oCoord_X [5]))

	.dataa(\u1|oCoord_X [5]),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(x_cursor[5]),
	.cin(gnd),
	.combout(\addr_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~34 .lut_mask = 16'hEE22;
defparam \addr_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneive_lcell_comb \addr_reg[13]~21 (
// Equation(s):
// \addr_reg[13]~21_combout  = (\state.draw_pixel~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\state.draw_pixel~q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\addr_reg[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[13]~21 .lut_mask = 16'hCCFF;
defparam \addr_reg[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N25
dffeas \addr_reg[14] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[14] .is_wysiwyg = "true";
defparam \addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \u1|oCoord_X[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|Add2~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_X[4] .is_wysiwyg = "true";
defparam \u1|oCoord_X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \addr_reg~39 (
// Equation(s):
// \addr_reg~39_combout  = (\KEY[0]~input_o  & (x_cursor[4])) # (!\KEY[0]~input_o  & ((\u1|oCoord_X [4])))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(x_cursor[4]),
	.datad(\u1|oCoord_X [4]),
	.cin(gnd),
	.combout(\addr_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~39 .lut_mask = 16'hF3C0;
defparam \addr_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N25
dffeas \addr_reg[13] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[13] .is_wysiwyg = "true";
defparam \addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneive_lcell_comb \addr_reg~38 (
// Equation(s):
// \addr_reg~38_combout  = (\KEY[0]~input_o  & (x_cursor[7])) # (!\KEY[0]~input_o  & ((\u1|oCoord_X [7])))

	.dataa(gnd),
	.datab(x_cursor[7]),
	.datac(\u1|oCoord_X [7]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~38 .lut_mask = 16'hCCF0;
defparam \addr_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N9
dffeas \addr_reg[16] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[16] .is_wysiwyg = "true";
defparam \addr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \addr_reg~37 (
// Equation(s):
// \addr_reg~37_combout  = (\KEY[0]~input_o  & ((x_cursor[8]))) # (!\KEY[0]~input_o  & (\u1|oCoord_X [8]))

	.dataa(\u1|oCoord_X [8]),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(x_cursor[8]),
	.cin(gnd),
	.combout(\addr_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~37 .lut_mask = 16'hEE22;
defparam \addr_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N31
dffeas \addr_reg[17] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[17] .is_wysiwyg = "true";
defparam \addr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \u1|oCoord_X[9]~28 (
// Equation(s):
// \u1|oCoord_X[9]~28_combout  = \u1|Add2~37_combout  $ (\u1|oCoord_X[8]~27 )

	.dataa(\u1|Add2~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|oCoord_X[8]~27 ),
	.combout(\u1|oCoord_X[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oCoord_X[9]~28 .lut_mask = 16'h5A5A;
defparam \u1|oCoord_X[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N31
dffeas \u1|oCoord_X[9] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_X[9]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_X [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_X[9] .is_wysiwyg = "true";
defparam \u1|oCoord_X[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \addr_reg~36 (
// Equation(s):
// \addr_reg~36_combout  = (\KEY[0]~input_o  & ((x_cursor[9]))) # (!\KEY[0]~input_o  & (\u1|oCoord_X [9]))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\u1|oCoord_X [9]),
	.datad(x_cursor[9]),
	.cin(gnd),
	.combout(\addr_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~36 .lut_mask = 16'hFC30;
defparam \addr_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N29
dffeas \addr_reg[18] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[18] .is_wysiwyg = "true";
defparam \addr_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout  = (!addr_reg[16] & (addr_reg[17] & !addr_reg[18]))

	.dataa(gnd),
	.datab(addr_reg[16]),
	.datac(addr_reg[17]),
	.datad(addr_reg[18]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0 .lut_mask = 16'h0030;
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis18 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis18_combout  = LCELL((!addr_reg[15] & (addr_reg[14] & (addr_reg[13] & \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ))))

	.dataa(addr_reg[15]),
	.datab(addr_reg[14]),
	.datac(addr_reg[13]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis18_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis18 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout  = (\u1|oCoord_X [8] & (!\u1|oCoord_X [7] & !\u1|oCoord_X [9]))

	.dataa(\u1|oCoord_X [8]),
	.datab(gnd),
	.datac(\u1|oCoord_X [7]),
	.datad(\u1|oCoord_X [9]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0 .lut_mask = 16'h000A;
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis18 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis18_combout  = LCELL((\u1|oCoord_X [5] & (!\u1|oCoord_X [6] & (\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ))))

	.dataa(\u1|oCoord_X [5]),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis18_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis18 .lut_mask = 16'h2000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \data_reg~11 (
// Equation(s):
// \data_reg~11_combout  = (\state.draw_pixel~q  & (!\data_reg~8_combout )) # (!\state.draw_pixel~q  & ((data_reg[3])))

	.dataa(\data_reg~8_combout ),
	.datab(gnd),
	.datac(data_reg[3]),
	.datad(\state.draw_pixel~q ),
	.cin(gnd),
	.combout(\data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~11 .lut_mask = 16'h55F0;
defparam \data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N17
dffeas \data_reg[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[3] .is_wysiwyg = "true";
defparam \data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneive_lcell_comb \addr_reg~20 (
// Equation(s):
// \addr_reg~20_combout  = (\KEY[0]~input_o  & ((y_cursor[0]))) # (!\KEY[0]~input_o  & (\u1|oCoord_Y [0]))

	.dataa(\u1|oCoord_Y [0]),
	.datab(gnd),
	.datac(y_cursor[0]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~20 .lut_mask = 16'hF0AA;
defparam \addr_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N17
dffeas \addr_reg[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[0] .is_wysiwyg = "true";
defparam \addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \u1|oCoord_Y[1]~33 (
// Equation(s):
// \u1|oCoord_Y[1]~33_combout  = (\u1|V_Cont [1] & (\u1|V_Cont [0] $ (VCC))) # (!\u1|V_Cont [1] & (\u1|V_Cont [0] & VCC))
// \u1|oCoord_Y[1]~34  = CARRY((\u1|V_Cont [1] & \u1|V_Cont [0]))

	.dataa(\u1|V_Cont [1]),
	.datab(\u1|V_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|oCoord_Y[1]~33_combout ),
	.cout(\u1|oCoord_Y[1]~34 ));
// synopsys translate_off
defparam \u1|oCoord_Y[1]~33 .lut_mask = 16'h6688;
defparam \u1|oCoord_Y[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \u1|oCoord_Y[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_Y[1]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_Y[1] .is_wysiwyg = "true";
defparam \u1|oCoord_Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneive_lcell_comb \addr_reg~22 (
// Equation(s):
// \addr_reg~22_combout  = (\KEY[0]~input_o  & ((y_cursor[1]))) # (!\KEY[0]~input_o  & (\u1|oCoord_Y [1]))

	.dataa(gnd),
	.datab(\u1|oCoord_Y [1]),
	.datac(y_cursor[1]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~22 .lut_mask = 16'hF0CC;
defparam \addr_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N19
dffeas \addr_reg[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[1] .is_wysiwyg = "true";
defparam \addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \u1|oCoord_Y[2]~35 (
// Equation(s):
// \u1|oCoord_Y[2]~35_combout  = (\u1|V_Cont [2] & (\u1|oCoord_Y[1]~34  & VCC)) # (!\u1|V_Cont [2] & (!\u1|oCoord_Y[1]~34 ))
// \u1|oCoord_Y[2]~36  = CARRY((!\u1|V_Cont [2] & !\u1|oCoord_Y[1]~34 ))

	.dataa(\u1|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|oCoord_Y[1]~34 ),
	.combout(\u1|oCoord_Y[2]~35_combout ),
	.cout(\u1|oCoord_Y[2]~36 ));
// synopsys translate_off
defparam \u1|oCoord_Y[2]~35 .lut_mask = 16'hA505;
defparam \u1|oCoord_Y[2]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \u1|oCoord_Y[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_Y[2]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_Y[2] .is_wysiwyg = "true";
defparam \u1|oCoord_Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneive_lcell_comb \addr_reg~23 (
// Equation(s):
// \addr_reg~23_combout  = (\KEY[0]~input_o  & (y_cursor[2])) # (!\KEY[0]~input_o  & ((\u1|oCoord_Y [2])))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(y_cursor[2]),
	.datad(\u1|oCoord_Y [2]),
	.cin(gnd),
	.combout(\addr_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~23 .lut_mask = 16'hF3C0;
defparam \addr_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N29
dffeas \addr_reg[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[2] .is_wysiwyg = "true";
defparam \addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneive_lcell_comb \addr_reg~24 (
// Equation(s):
// \addr_reg~24_combout  = (\KEY[0]~input_o  & ((y_cursor[3]))) # (!\KEY[0]~input_o  & (\u1|oCoord_Y [3]))

	.dataa(\u1|oCoord_Y [3]),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(y_cursor[3]),
	.cin(gnd),
	.combout(\addr_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~24 .lut_mask = 16'hEE22;
defparam \addr_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N7
dffeas \addr_reg[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[3] .is_wysiwyg = "true";
defparam \addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneive_lcell_comb \addr_reg~25 (
// Equation(s):
// \addr_reg~25_combout  = (\KEY[0]~input_o  & ((y_cursor[4]))) # (!\KEY[0]~input_o  & (\u1|oCoord_Y [4]))

	.dataa(\u1|oCoord_Y [4]),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(y_cursor[4]),
	.cin(gnd),
	.combout(\addr_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~25 .lut_mask = 16'hEE22;
defparam \addr_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N9
dffeas \addr_reg[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[4] .is_wysiwyg = "true";
defparam \addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \u1|oCoord_Y[3]~37 (
// Equation(s):
// \u1|oCoord_Y[3]~37_combout  = (\u1|V_Cont [3] & ((GND) # (!\u1|oCoord_Y[2]~36 ))) # (!\u1|V_Cont [3] & (\u1|oCoord_Y[2]~36  $ (GND)))
// \u1|oCoord_Y[3]~38  = CARRY((\u1|V_Cont [3]) # (!\u1|oCoord_Y[2]~36 ))

	.dataa(\u1|V_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|oCoord_Y[2]~36 ),
	.combout(\u1|oCoord_Y[3]~37_combout ),
	.cout(\u1|oCoord_Y[3]~38 ));
// synopsys translate_off
defparam \u1|oCoord_Y[3]~37 .lut_mask = 16'h5AAF;
defparam \u1|oCoord_Y[3]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \u1|oCoord_Y[4]~39 (
// Equation(s):
// \u1|oCoord_Y[4]~39_combout  = (\u1|V_Cont [4] & (\u1|oCoord_Y[3]~38  & VCC)) # (!\u1|V_Cont [4] & (!\u1|oCoord_Y[3]~38 ))
// \u1|oCoord_Y[4]~40  = CARRY((!\u1|V_Cont [4] & !\u1|oCoord_Y[3]~38 ))

	.dataa(\u1|V_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|oCoord_Y[3]~38 ),
	.combout(\u1|oCoord_Y[4]~39_combout ),
	.cout(\u1|oCoord_Y[4]~40 ));
// synopsys translate_off
defparam \u1|oCoord_Y[4]~39 .lut_mask = 16'hA505;
defparam \u1|oCoord_Y[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \u1|oCoord_Y[5]~41 (
// Equation(s):
// \u1|oCoord_Y[5]~41_combout  = (\u1|V_Cont [5] & (\u1|oCoord_Y[4]~40  $ (GND))) # (!\u1|V_Cont [5] & (!\u1|oCoord_Y[4]~40  & VCC))
// \u1|oCoord_Y[5]~42  = CARRY((\u1|V_Cont [5] & !\u1|oCoord_Y[4]~40 ))

	.dataa(\u1|V_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|oCoord_Y[4]~40 ),
	.combout(\u1|oCoord_Y[5]~41_combout ),
	.cout(\u1|oCoord_Y[5]~42 ));
// synopsys translate_off
defparam \u1|oCoord_Y[5]~41 .lut_mask = 16'hA50A;
defparam \u1|oCoord_Y[5]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N13
dffeas \u1|oCoord_Y[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_Y[5]~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_Y[5] .is_wysiwyg = "true";
defparam \u1|oCoord_Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneive_lcell_comb \addr_reg~26 (
// Equation(s):
// \addr_reg~26_combout  = (\KEY[0]~input_o  & (y_cursor[5])) # (!\KEY[0]~input_o  & ((\u1|oCoord_Y [5])))

	.dataa(y_cursor[5]),
	.datab(gnd),
	.datac(\u1|oCoord_Y [5]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~26 .lut_mask = 16'hAAF0;
defparam \addr_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N11
dffeas \addr_reg[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[5] .is_wysiwyg = "true";
defparam \addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \u1|oCoord_Y[6]~43 (
// Equation(s):
// \u1|oCoord_Y[6]~43_combout  = (\u1|V_Cont [6] & (\u1|oCoord_Y[5]~42  & VCC)) # (!\u1|V_Cont [6] & (!\u1|oCoord_Y[5]~42 ))
// \u1|oCoord_Y[6]~44  = CARRY((!\u1|V_Cont [6] & !\u1|oCoord_Y[5]~42 ))

	.dataa(gnd),
	.datab(\u1|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|oCoord_Y[5]~42 ),
	.combout(\u1|oCoord_Y[6]~43_combout ),
	.cout(\u1|oCoord_Y[6]~44 ));
// synopsys translate_off
defparam \u1|oCoord_Y[6]~43 .lut_mask = 16'hC303;
defparam \u1|oCoord_Y[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N15
dffeas \u1|oCoord_Y[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_Y[6]~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_Y[6] .is_wysiwyg = "true";
defparam \u1|oCoord_Y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneive_lcell_comb \addr_reg~27 (
// Equation(s):
// \addr_reg~27_combout  = (\KEY[0]~input_o  & (y_cursor[6])) # (!\KEY[0]~input_o  & ((\u1|oCoord_Y [6])))

	.dataa(gnd),
	.datab(y_cursor[6]),
	.datac(\u1|oCoord_Y [6]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~27 .lut_mask = 16'hCCF0;
defparam \addr_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N13
dffeas \addr_reg[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[6] .is_wysiwyg = "true";
defparam \addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \u1|oCoord_Y[7]~45 (
// Equation(s):
// \u1|oCoord_Y[7]~45_combout  = (\u1|V_Cont [7] & ((GND) # (!\u1|oCoord_Y[6]~44 ))) # (!\u1|V_Cont [7] & (\u1|oCoord_Y[6]~44  $ (GND)))
// \u1|oCoord_Y[7]~46  = CARRY((\u1|V_Cont [7]) # (!\u1|oCoord_Y[6]~44 ))

	.dataa(gnd),
	.datab(\u1|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|oCoord_Y[6]~44 ),
	.combout(\u1|oCoord_Y[7]~45_combout ),
	.cout(\u1|oCoord_Y[7]~46 ));
// synopsys translate_off
defparam \u1|oCoord_Y[7]~45 .lut_mask = 16'h3CCF;
defparam \u1|oCoord_Y[7]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N17
dffeas \u1|oCoord_Y[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_Y[7]~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_Y[7] .is_wysiwyg = "true";
defparam \u1|oCoord_Y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneive_lcell_comb \addr_reg~28 (
// Equation(s):
// \addr_reg~28_combout  = (\KEY[0]~input_o  & (y_cursor[7])) # (!\KEY[0]~input_o  & ((\u1|oCoord_Y [7])))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(y_cursor[7]),
	.datad(\u1|oCoord_Y [7]),
	.cin(gnd),
	.combout(\addr_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~28 .lut_mask = 16'hF3C0;
defparam \addr_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N31
dffeas \addr_reg[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[7] .is_wysiwyg = "true";
defparam \addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \u1|oCoord_Y[8]~47 (
// Equation(s):
// \u1|oCoord_Y[8]~47_combout  = \u1|oCoord_Y[7]~46  $ (!\u1|V_Cont [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|V_Cont [8]),
	.cin(\u1|oCoord_Y[7]~46 ),
	.combout(\u1|oCoord_Y[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oCoord_Y[8]~47 .lut_mask = 16'hF00F;
defparam \u1|oCoord_Y[8]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N19
dffeas \u1|oCoord_Y[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_Y[8]~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_Y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_Y[8] .is_wysiwyg = "true";
defparam \u1|oCoord_Y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N28
cycloneive_lcell_comb \addr_reg~29 (
// Equation(s):
// \addr_reg~29_combout  = (\KEY[0]~input_o  & ((y_cursor[8]))) # (!\KEY[0]~input_o  & (\u1|oCoord_Y [8]))

	.dataa(\KEY[0]~input_o ),
	.datab(\u1|oCoord_Y [8]),
	.datac(y_cursor[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~29 .lut_mask = 16'hE4E4;
defparam \addr_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N29
dffeas \addr_reg[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[8] .is_wysiwyg = "true";
defparam \addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N7
dffeas \u1|H_Cont[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|H_Cont[0]~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|H_Cont[0] .is_wysiwyg = "true";
defparam \u1|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneive_lcell_comb \u1|oCoord_X[0]~feeder (
// Equation(s):
// \u1|oCoord_X[0]~feeder_combout  = \u1|H_Cont [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|H_Cont [0]),
	.cin(gnd),
	.combout(\u1|oCoord_X[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oCoord_X[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|oCoord_X[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N31
dffeas \u1|oCoord_X[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_X[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_X[0] .is_wysiwyg = "true";
defparam \u1|oCoord_X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneive_lcell_comb \addr_reg~30 (
// Equation(s):
// \addr_reg~30_combout  = (\KEY[0]~input_o  & ((x_cursor[0]))) # (!\KEY[0]~input_o  & (\u1|oCoord_X [0]))

	.dataa(gnd),
	.datab(\u1|oCoord_X [0]),
	.datac(x_cursor[0]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~30 .lut_mask = 16'hF0CC;
defparam \addr_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N1
dffeas \addr_reg[9] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[9] .is_wysiwyg = "true";
defparam \addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N7
dffeas \u1|oCoord_X[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|Add2~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_X[1] .is_wysiwyg = "true";
defparam \u1|oCoord_X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneive_lcell_comb \addr_reg~31 (
// Equation(s):
// \addr_reg~31_combout  = (\KEY[0]~input_o  & (x_cursor[1])) # (!\KEY[0]~input_o  & ((\u1|oCoord_X [1])))

	.dataa(x_cursor[1]),
	.datab(\u1|oCoord_X [1]),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~31 .lut_mask = 16'hAACC;
defparam \addr_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N3
dffeas \addr_reg[10] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[10] .is_wysiwyg = "true";
defparam \addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneive_lcell_comb \addr_reg~32 (
// Equation(s):
// \addr_reg~32_combout  = (\KEY[0]~input_o  & ((x_cursor[2]))) # (!\KEY[0]~input_o  & (\u1|oCoord_X [2]))

	.dataa(\u1|oCoord_X [2]),
	.datab(x_cursor[2]),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~32 .lut_mask = 16'hCCAA;
defparam \addr_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N21
dffeas \addr_reg[11] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[11] .is_wysiwyg = "true";
defparam \addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneive_lcell_comb \addr_reg~33 (
// Equation(s):
// \addr_reg~33_combout  = (\KEY[0]~input_o  & ((x_cursor[3]))) # (!\KEY[0]~input_o  & (\u1|oCoord_X [3]))

	.dataa(\u1|oCoord_X [3]),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(x_cursor[3]),
	.cin(gnd),
	.combout(\addr_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~33 .lut_mask = 16'hEE22;
defparam \addr_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N23
dffeas \addr_reg[12] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[12] .is_wysiwyg = "true";
defparam \addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \u1|oCoord_Y[0]~49 (
// Equation(s):
// \u1|oCoord_Y[0]~49_combout  = !\u1|V_Cont [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|V_Cont [0]),
	.cin(gnd),
	.combout(\u1|oCoord_Y[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oCoord_Y[0]~49 .lut_mask = 16'h00FF;
defparam \u1|oCoord_Y[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N31
dffeas \u1|oCoord_Y[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_Y[0]~49_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_Y[0] .is_wysiwyg = "true";
defparam \u1|oCoord_Y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N9
dffeas \u1|oCoord_Y[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_Y[3]~37_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_Y[3] .is_wysiwyg = "true";
defparam \u1|oCoord_Y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N11
dffeas \u1|oCoord_Y[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_Y[4]~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_Y[4] .is_wysiwyg = "true";
defparam \u1|oCoord_Y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N9
dffeas \u1|oCoord_X[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|Add2~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_X[2] .is_wysiwyg = "true";
defparam \u1|oCoord_X[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N11
dffeas \u1|oCoord_X[3] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|Add2~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_X[3] .is_wysiwyg = "true";
defparam \u1|oCoord_X[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis18_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis18_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis18_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis18_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis15 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis15_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis15_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis15 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis15 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis15_combout  = LCELL((!addr_reg[15] & (!addr_reg[14] & (!addr_reg[13] & \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ))))

	.dataa(addr_reg[15]),
	.datab(addr_reg[14]),
	.datac(addr_reg[13]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis15_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis15 .lut_mask = 16'h0100;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N23
dffeas \u1|oCoord_X[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oCoord_X[5]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oCoord_X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oCoord_X[5] .is_wysiwyg = "true";
defparam \u1|oCoord_X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis15 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis15_combout  = LCELL((!\u1|oCoord_X [6] & (!\u1|oCoord_X [5] & (!\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\u1|oCoord_X [5]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis15_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis15 .lut_mask = 16'h0100;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis15_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis15_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis15_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis15_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \display|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|oCoord_X [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \display|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\display|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis17 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis17_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis17_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis17 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis17 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis17_combout  = LCELL((!addr_reg[15] & (addr_reg[14] & (!addr_reg[13] & \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ))))

	.dataa(addr_reg[15]),
	.datab(addr_reg[14]),
	.datac(addr_reg[13]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis17_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis17 .lut_mask = 16'h0400;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis17 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis17_combout  = LCELL((!\u1|oCoord_X [6] & (\u1|oCoord_X [5] & (!\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\u1|oCoord_X [5]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis17_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis17 .lut_mask = 16'h0400;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis17_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis17_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis17_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis17_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~120 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~120_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~120 .lut_mask = 16'hF4A4;
defparam \display|altsyncram_component|auto_generated|mux5|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y54_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis16 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis16_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis16_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis16 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis16 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis16_combout  = LCELL((!addr_reg[15] & (!addr_reg[14] & (addr_reg[13] & \display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ))))

	.dataa(addr_reg[15]),
	.datab(addr_reg[14]),
	.datac(addr_reg[13]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2462w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis16_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis16 .lut_mask = 16'h1000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis16 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis16_combout  = LCELL((!\u1|oCoord_X [6] & (!\u1|oCoord_X [5] & (\u1|oCoord_X [4] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\u1|oCoord_X [5]),
	.datac(\u1|oCoord_X [4]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis16_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis16 .lut_mask = 16'h1000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis16_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis16_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis16_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~121 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~121_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~120_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~120_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~120_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|mux5|_~120_combout ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~121 .lut_mask = 16'hDAD0;
defparam \display|altsyncram_component|auto_generated|mux5|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~132 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~132_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\display|altsyncram_component|auto_generated|mux5|_~119_combout )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|_~121_combout )))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|_~119_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~121_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~132_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~132 .lut_mask = 16'h2320;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~139 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~139_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\display|altsyncram_component|auto_generated|mux5|result_node[3]~132_combout ) # 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[3]~138_combout  & \display|altsyncram_component|auto_generated|out_address_reg_b [3]))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[3]~138_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[3]~132_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~139_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~139 .lut_mask = 16'hF080;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \display|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \u1|oCoord_X [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|oCoord_X [4]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \display|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N1
dffeas \display|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\display|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N19
dffeas \display|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\display|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis0_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis0 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneive_lcell_comb \addr_reg~35 (
// Equation(s):
// \addr_reg~35_combout  = (\KEY[0]~input_o  & (x_cursor[6])) # (!\KEY[0]~input_o  & ((\u1|oCoord_X [6])))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(x_cursor[6]),
	.datad(\u1|oCoord_X [6]),
	.cin(gnd),
	.combout(\addr_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~35 .lut_mask = 16'hF3C0;
defparam \addr_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N27
dffeas \addr_reg[15] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[15] .is_wysiwyg = "true";
defparam \addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout  = (!addr_reg[16] & (!addr_reg[17] & !addr_reg[18]))

	.dataa(gnd),
	.datab(addr_reg[16]),
	.datac(addr_reg[17]),
	.datad(addr_reg[18]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0 .lut_mask = 16'h0003;
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis0_combout  = LCELL((addr_reg[13] & (!addr_reg[14] & (!addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis0 .lut_mask = 16'h0200;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout  = (!\u1|oCoord_X [7] & (\u1|oCoord_X [4] & (!\u1|oCoord_X [8] & !\u1|oCoord_X [9])))

	.dataa(\u1|oCoord_X [7]),
	.datab(\u1|oCoord_X [4]),
	.datac(\u1|oCoord_X [8]),
	.datad(\u1|oCoord_X [9]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0 .lut_mask = 16'h0004;
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis0_combout  = LCELL((!\u1|oCoord_X [6] & (!\u1|oCoord_X [5] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout )))

	.dataa(gnd),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [5]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis0 .lut_mask = 16'h0300;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis0_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis2 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis2_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis2_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis2 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis2 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis2_combout  = LCELL((addr_reg[13] & (addr_reg[14] & (!addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis2_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis2 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis2 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis2_combout  = LCELL((\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout  & (!\u1|oCoord_X [6] & \u1|oCoord_X [5])))

	.dataa(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout ),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis2_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis2 .lut_mask = 16'h2020;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis2_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~125 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~125_combout  = (\display|altsyncram_component|auto_generated|mux5|_~124_combout  & (((\display|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (!\display|altsyncram_component|auto_generated|mux5|_~124_combout  & (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\display|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 )))

	.dataa(\display|altsyncram_component|auto_generated|mux5|_~124_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~125 .lut_mask = 16'hEA62;
defparam \display|altsyncram_component|auto_generated|mux5|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~140 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~140_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\display|altsyncram_component|auto_generated|mux5|_~123_combout )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|_~125_combout )))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|_~123_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~125_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~140_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~140 .lut_mask = 16'h2320;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~147 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~147_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\display|altsyncram_component|auto_generated|mux5|result_node[3]~140_combout ) # 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[3]~146_combout  & \display|altsyncram_component|auto_generated|out_address_reg_b [3]))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[3]~146_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[3]~140_combout ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~147_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~147 .lut_mask = 16'h00F8;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|address_reg_b[5]~feeder (
// Equation(s):
// \display|altsyncram_component|auto_generated|address_reg_b[5]~feeder_combout  = \u1|oCoord_X [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|oCoord_X [9]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|address_reg_b[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|address_reg_b[5]~feeder .lut_mask = 16'hFF00;
defparam \display|altsyncram_component|auto_generated|address_reg_b[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N1
dffeas \display|altsyncram_component|auto_generated|address_reg_b[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\display|altsyncram_component|auto_generated|address_reg_b[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N25
dffeas \display|altsyncram_component|auto_generated|out_address_reg_b[5] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\display|altsyncram_component|auto_generated|address_reg_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[5] .is_wysiwyg = "true";
defparam \display|altsyncram_component|auto_generated|out_address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~76 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\display|altsyncram_component|auto_generated|out_address_reg_b [4] & 
// \display|altsyncram_component|auto_generated|out_address_reg_b [5]))

	.dataa(gnd),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~76 .lut_mask = 16'h0300;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis37 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis37_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis37_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis37 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout  = (!addr_reg[16] & (!addr_reg[17] & addr_reg[18]))

	.dataa(gnd),
	.datab(addr_reg[16]),
	.datac(addr_reg[17]),
	.datad(addr_reg[18]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0 .lut_mask = 16'h0300;
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis37 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis37_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout  & (addr_reg[14] & addr_reg[15]))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(addr_reg[14]),
	.datad(addr_reg[15]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis37_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis37 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout  = (!\u1|oCoord_X [8] & (!\u1|oCoord_X [7] & \u1|oCoord_X [9]))

	.dataa(\u1|oCoord_X [8]),
	.datab(gnd),
	.datac(\u1|oCoord_X [7]),
	.datad(\u1|oCoord_X [9]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0 .lut_mask = 16'h0500;
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis37 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis37_combout  = LCELL((\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout  & (!\u1|oCoord_X [4] & \u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis37_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis37 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis37_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis37_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis37_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis37_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y58_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis36 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis36_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis36_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis36 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis36 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis36_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout  & (!addr_reg[14] & addr_reg[15]))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(addr_reg[14]),
	.datad(addr_reg[15]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis36_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis36 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis36 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis36_combout  = LCELL((\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout  & (\u1|oCoord_X [4] & !\u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis36_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis36 .lut_mask = 16'h0080;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis36_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis36_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis36_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis36_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[3]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 3;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~114 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~114_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a151~PORTBDATAOUT0 ))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a147~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a147~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a151~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~114 .lut_mask = 16'hFC22;
defparam \display|altsyncram_component|auto_generated|mux5|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~115 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~115_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|mux5|_~114_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~114_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a155~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\display|altsyncram_component|auto_generated|mux5|_~114_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a159~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a155~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~114_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~115 .lut_mask = 16'hBBC0;
defparam \display|altsyncram_component|auto_generated|mux5|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~131 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~131_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout  & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|_~115_combout ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & (\display|altsyncram_component|auto_generated|mux5|_~117_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|_~117_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~115_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~131_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~131 .lut_mask = 16'hE020;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[3]~148 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~131_combout ) # ((!\display|altsyncram_component|auto_generated|out_address_reg_b [5] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[3]~139_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[3]~147_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[3]~139_combout ),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[3]~147_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[3]~131_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~148 .lut_mask = 16'hFF54;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[3]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis10 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis10_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis10_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis10 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  = (addr_reg[16] & (!addr_reg[17] & !addr_reg[18]))

	.dataa(gnd),
	.datab(addr_reg[16]),
	.datac(addr_reg[17]),
	.datad(addr_reg[18]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0 .lut_mask = 16'h000C;
defparam \display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis10 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis10_combout  = LCELL((addr_reg[13] & (!addr_reg[15] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & addr_reg[14]))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[15]),
	.datac(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datad(addr_reg[14]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis10_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis10 .lut_mask = 16'h2000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2 (
// Equation(s):
// \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout  = (!\u1|oCoord_X [8] & (\u1|oCoord_X [7] & !\u1|oCoord_X [9]))

	.dataa(\u1|oCoord_X [8]),
	.datab(gnd),
	.datac(\u1|oCoord_X [7]),
	.datad(\u1|oCoord_X [9]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2 .lut_mask = 16'h0050;
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis10 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis10_combout  = LCELL((!\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout  & (\u1|oCoord_X [4] & \u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis10_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis10 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \Add6~30 (
// Equation(s):
// \Add6~30_combout  = (\state.compute_pixel_loop~q  & (\Add6~28_combout )) # (!\state.compute_pixel_loop~q  & (((i[9] & \state.compute_pixel_init~q ))))

	.dataa(\Add6~28_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(i[9]),
	.datad(\state.compute_pixel_init~q ),
	.cin(gnd),
	.combout(\Add6~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~30 .lut_mask = 16'hB888;
defparam \Add6~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N5
dffeas \i[9] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add6~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[9]),
	.prn(vcc));
// synopsys translate_off
defparam \i[9] .is_wysiwyg = "true";
defparam \i[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N2
cycloneive_lcell_comb \Add6~3 (
// Equation(s):
// \Add6~3_combout  = (i[1] & (!\Add6~2 )) # (!i[1] & ((\Add6~2 ) # (GND)))
// \Add6~4  = CARRY((!\Add6~2 ) # (!i[1]))

	.dataa(gnd),
	.datab(i[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~2 ),
	.combout(\Add6~3_combout ),
	.cout(\Add6~4 ));
// synopsys translate_off
defparam \Add6~3 .lut_mask = 16'h3C3F;
defparam \Add6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N24
cycloneive_lcell_comb \Add6~24 (
// Equation(s):
// \Add6~24_combout  = (\state.compute_pixel_loop~q  & (((\Add6~3_combout )))) # (!\state.compute_pixel_loop~q  & (\state.compute_pixel_init~q  & (i[1])))

	.dataa(\state.compute_pixel_init~q ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(i[1]),
	.datad(\Add6~3_combout ),
	.cin(gnd),
	.combout(\Add6~24_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~24 .lut_mask = 16'hEC20;
defparam \Add6~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N25
dffeas \i[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add6~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N2
cycloneive_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_combout  = (\state.compute_pixel_loop~q  & (\Add6~9_combout )) # (!\state.compute_pixel_loop~q  & (((i[4] & \state.compute_pixel_init~q ))))

	.dataa(\Add6~9_combout ),
	.datab(\state.compute_pixel_loop~q ),
	.datac(i[4]),
	.datad(\state.compute_pixel_init~q ),
	.cin(gnd),
	.combout(\Add6~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~21 .lut_mask = 16'hB888;
defparam \Add6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N3
dffeas \i[4] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add6~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i[4] .is_wysiwyg = "true";
defparam \i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N28
cycloneive_lcell_comb \Add6~22 (
// Equation(s):
// \Add6~22_combout  = (\state.compute_pixel_loop~q  & (((\Add6~5_combout )))) # (!\state.compute_pixel_loop~q  & (\state.compute_pixel_init~q  & ((i[2]))))

	.dataa(\state.compute_pixel_init~q ),
	.datab(\Add6~5_combout ),
	.datac(i[2]),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add6~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~22 .lut_mask = 16'hCCA0;
defparam \Add6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N29
dffeas \i[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add6~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N22
cycloneive_lcell_comb \data_reg~4 (
// Equation(s):
// \data_reg~4_combout  = (!i[3] & (!i[4] & ((i[1]) # (i[2]))))

	.dataa(i[3]),
	.datab(i[1]),
	.datac(i[4]),
	.datad(i[2]),
	.cin(gnd),
	.combout(\data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~4 .lut_mask = 16'h0504;
defparam \data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \Add6~19 (
// Equation(s):
// \Add6~19_combout  = (\state.compute_pixel_loop~q  & (\Add6~17_combout )) # (!\state.compute_pixel_loop~q  & (((\state.compute_pixel_init~q  & i[8]))))

	.dataa(\Add6~17_combout ),
	.datab(\state.compute_pixel_init~q ),
	.datac(i[8]),
	.datad(\state.compute_pixel_loop~q ),
	.cin(gnd),
	.combout(\Add6~19_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~19 .lut_mask = 16'hAAC0;
defparam \Add6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N27
dffeas \i[8] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add6~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[8]),
	.prn(vcc));
// synopsys translate_off
defparam \i[8] .is_wysiwyg = "true";
defparam \i[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \data_reg~6 (
// Equation(s):
// \data_reg~6_combout  = (!i[8] & (!i[7] & ((\data_reg~4_combout ) # (!\data_reg~5_combout ))))

	.dataa(\data_reg~5_combout ),
	.datab(\data_reg~4_combout ),
	.datac(i[8]),
	.datad(i[7]),
	.cin(gnd),
	.combout(\data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~6 .lut_mask = 16'h000D;
defparam \data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \data_reg~7 (
// Equation(s):
// \data_reg~7_combout  = (\state.draw_pixel~q  & ((i[9]) # ((\data_reg~6_combout )))) # (!\state.draw_pixel~q  & (((data_reg[1]))))

	.dataa(\state.draw_pixel~q ),
	.datab(i[9]),
	.datac(data_reg[1]),
	.datad(\data_reg~6_combout ),
	.cin(gnd),
	.combout(\data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~7 .lut_mask = 16'hFAD8;
defparam \data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N25
dffeas \data_reg[1] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[1] .is_wysiwyg = "true";
defparam \data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis10_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis10_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis10_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis10_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~106 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~106_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~106_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~106 .lut_mask = 16'hE020;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~107 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~107_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|result_node[1]~105_combout ) # 
// (\display|altsyncram_component|auto_generated|mux5|result_node[1]~106_combout )))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[1]~105_combout ),
	.datab(gnd),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~106_combout ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~107_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~107 .lut_mask = 16'h00FA;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis13 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis13_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis13_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis13 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis13 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis13_combout  = LCELL((!addr_reg[13] & (addr_reg[15] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & addr_reg[14]))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[15]),
	.datac(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datad(addr_reg[14]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis13_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis13 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis13 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis13_combout  = LCELL((\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout  & (!\u1|oCoord_X [4] & \u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis13_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis13 .lut_mask = 16'h0800;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis13_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis13_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis13_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis13_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis14 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis14_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis14_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis14 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis14 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis14_combout  = LCELL((addr_reg[13] & (addr_reg[15] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & addr_reg[14]))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[15]),
	.datac(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datad(addr_reg[14]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis14_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis14 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis14 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis14_combout  = LCELL((\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout  & (\u1|oCoord_X [4] & \u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis14_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis14 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis14_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis14_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis14_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis14_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~109 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~109_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~109_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~109 .lut_mask = 16'hA088;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis12 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis12_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis12_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis12 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis12 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis12_combout  = LCELL((addr_reg[13] & (addr_reg[15] & (\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout  & !addr_reg[14]))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[15]),
	.datac(\display|altsyncram_component|auto_generated|decode2|w_anode2369w[3]~0_combout ),
	.datad(addr_reg[14]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis12_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis12 .lut_mask = 16'h0080;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis12 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis12_combout  = LCELL((\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout  & (\u1|oCoord_X [4] & !\u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3130w[2]~2_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis12_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis12 .lut_mask = 16'h0080;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis12_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis12_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis12_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis12_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~108 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~108_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~108_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~108 .lut_mask = 16'h0E02;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~110 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~110_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[1]~107_combout ) # ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[1]~109_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[1]~108_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[1]~107_combout ),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~109_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[1]~108_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~110_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~110 .lut_mask = 16'hEEEC;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis4 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis4_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis4_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis4 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis4 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis4_combout  = LCELL((addr_reg[13] & (!addr_reg[14] & (addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis4_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis4 .lut_mask = 16'h2000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis4 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis4_combout  = LCELL((\u1|oCoord_X [6] & (!\u1|oCoord_X [5] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout )))

	.dataa(gnd),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [5]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3058w[1]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis4_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis4 .lut_mask = 16'h0C00;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis4_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis4_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis4_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis5 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis5_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis5_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis5 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis5 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis5_combout  = LCELL((!addr_reg[13] & (addr_reg[14] & (addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis5_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis5 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0 (
// Equation(s):
// \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout  = (!\u1|oCoord_X [7] & (!\u1|oCoord_X [4] & (!\u1|oCoord_X [8] & !\u1|oCoord_X [9])))

	.dataa(\u1|oCoord_X [7]),
	.datab(\u1|oCoord_X [4]),
	.datac(\u1|oCoord_X [8]),
	.datad(\u1|oCoord_X [9]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0 .lut_mask = 16'h0001;
defparam \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis5 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis5_combout  = LCELL((\u1|oCoord_X [6] & (\u1|oCoord_X [5] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout )))

	.dataa(gnd),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [5]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis5_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis5 .lut_mask = 16'hC000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis5_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis5_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis5_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N16
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis3 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis3_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis3_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis3 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis3 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis3_combout  = LCELL((!addr_reg[13] & (!addr_reg[14] & (addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis3_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis3 .lut_mask = 16'h1000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis3 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis3_combout  = LCELL((\u1|oCoord_X [6] & (!\u1|oCoord_X [5] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout )))

	.dataa(gnd),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [5]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis3_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis3 .lut_mask = 16'h0C00;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis3_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis3_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis3_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~98 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~98_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\display|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~98 .lut_mask = 16'hB9A8;
defparam \display|altsyncram_component|auto_generated|mux5|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~99 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~99_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~98_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~98_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~98_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~98_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~99 .lut_mask = 16'hBBC0;
defparam \display|altsyncram_component|auto_generated|mux5|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis2_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis2_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis1 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis1_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis1_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis1 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis1 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis1_combout  = LCELL((!addr_reg[13] & (addr_reg[14] & (!addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis1_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis1 .lut_mask = 16'h0400;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis1 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis1_combout  = LCELL((!\u1|oCoord_X [6] & (\u1|oCoord_X [5] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout )))

	.dataa(gnd),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [5]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis1_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis1 .lut_mask = 16'h3000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis1_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis_combout  = LCELL((!addr_reg[13] & (!addr_reg[14] & (!addr_reg[15] & \display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ))))

	.dataa(addr_reg[13]),
	.datab(addr_reg[14]),
	.datac(addr_reg[15]),
	.datad(\display|altsyncram_component|auto_generated|decode2|w_anode2263w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis .lut_mask = 16'h0100;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis_combout  = LCELL((!\u1|oCoord_X [6] & (!\u1|oCoord_X [5] & \display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout )))

	.dataa(gnd),
	.datab(\u1|oCoord_X [6]),
	.datac(\u1|oCoord_X [5]),
	.datad(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3088w[3]~0_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis .lut_mask = 16'h0300;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~100 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~100_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\display|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 )))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\display|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~100 .lut_mask = 16'hB9A8;
defparam \display|altsyncram_component|auto_generated|mux5|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~101 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~101_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~100_combout  & 
// ((\display|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|mux5|_~100_combout  & (\display|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 )))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~100_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~100_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~101 .lut_mask = 16'hF388;
defparam \display|altsyncram_component|auto_generated|mux5|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~104 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~104_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\display|altsyncram_component|auto_generated|mux5|_~99_combout )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|_~101_combout )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\display|altsyncram_component|auto_generated|mux5|_~99_combout ),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~101_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~104_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~104 .lut_mask = 16'h0D08;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~111 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~111_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\display|altsyncram_component|auto_generated|mux5|result_node[1]~104_combout ) # 
// ((\display|altsyncram_component|auto_generated|out_address_reg_b [3] & \display|altsyncram_component|auto_generated|mux5|result_node[1]~110_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~110_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[1]~104_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~111_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~111 .lut_mask = 16'h3320;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis34 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis34_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis34_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis34 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis34 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis34_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout  & (addr_reg[14] & !addr_reg[15]))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(addr_reg[14]),
	.datad(addr_reg[15]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis34_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis34 .lut_mask = 16'h0080;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis34 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis34_combout  = LCELL((!\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout  & (\u1|oCoord_X [4] & \u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis34_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis34 .lut_mask = 16'h4000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis34_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis34_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis34_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis34_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis31 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis31_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis31_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis31 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis31 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis31_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout  & (!addr_reg[14] & !addr_reg[15]))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(addr_reg[14]),
	.datad(addr_reg[15]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis31_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis31 .lut_mask = 16'h0004;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis31 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis31_combout  = LCELL((!\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout  & (!\u1|oCoord_X [4] & !\u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis31_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis31 .lut_mask = 16'h0004;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis31_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis31_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis31_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis31_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y44_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis33 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis33_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis33_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis33 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis33 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis33_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout  & (addr_reg[14] & !addr_reg[15]))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(addr_reg[14]),
	.datad(addr_reg[15]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis33_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis33 .lut_mask = 16'h0040;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis33 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis33_combout  = LCELL((!\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout  & (!\u1|oCoord_X [4] & \u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis33_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis33 .lut_mask = 16'h0400;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis33_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis33_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis33_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis33_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~92 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~92_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a137~PORTBDATAOUT0 ))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a129~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a129~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a137~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~92 .lut_mask = 16'hFA44;
defparam \display|altsyncram_component|auto_generated|mux5|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis32 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis32_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis32_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis32 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis32 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis32_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout  & (!addr_reg[14] & !addr_reg[15]))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(addr_reg[14]),
	.datad(addr_reg[15]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis32_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis32 .lut_mask = 16'h0008;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis32 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis32_combout  = LCELL((!\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout  & (\u1|oCoord_X [4] & !\u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis32_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis32 .lut_mask = 16'h0040;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis32_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis32_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis32_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis32_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~93 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~93_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~92_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~92_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~92_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a141~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|mux5|_~92_combout ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~93 .lut_mask = 16'hDAD0;
defparam \display|altsyncram_component|auto_generated|mux5|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y56_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis38 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis38_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis38_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis38 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis38 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis38_combout  = LCELL((addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout  & (addr_reg[14] & addr_reg[15]))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(addr_reg[14]),
	.datad(addr_reg[15]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis38_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis38 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis38 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis38_combout  = LCELL((\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout  & (\u1|oCoord_X [4] & \u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis38_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis38 .lut_mask = 16'h8000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis38_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis38_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis38_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis38_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis36_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis36_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis36_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis36_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y47_N24
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis35 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis35_combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis35_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis35 .lut_mask = 16'h0000;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis35 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis35_combout  = LCELL((!addr_reg[13] & (\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout  & (!addr_reg[14] & addr_reg[15]))))

	.dataa(addr_reg[13]),
	.datab(\display|altsyncram_component|auto_generated|decode2|w_anode2648w[3]~0_combout ),
	.datac(addr_reg[14]),
	.datad(addr_reg[15]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis35_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis35 .lut_mask = 16'h0400;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis35 (
// Equation(s):
// \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis35_combout  = LCELL((\u1|oCoord_X [6] & (\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout  & (!\u1|oCoord_X [4] & !\u1|oCoord_X [5]))))

	.dataa(\u1|oCoord_X [6]),
	.datab(\display|altsyncram_component|auto_generated|rden_decode_b|w_anode3412w[3]~0_combout ),
	.datac(\u1|oCoord_X [4]),
	.datad(\u1|oCoord_X [5]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis35_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis35 .lut_mask = 16'h0008;
defparam \display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis35_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis35_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis35_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis35_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[1]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~90 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~90_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a149~PORTBDATAOUT0 ) # 
// ((\display|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|ram_block1a145~PORTBDATAOUT0  & 
// !\display|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a149~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a145~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~90 .lut_mask = 16'hAAD8;
defparam \display|altsyncram_component|auto_generated|mux5|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~91 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~91_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|mux5|_~90_combout  & 
// ((\display|altsyncram_component|auto_generated|ram_block1a157~PORTBDATAOUT0 ))) # (!\display|altsyncram_component|auto_generated|mux5|_~90_combout  & (\display|altsyncram_component|auto_generated|ram_block1a153~PORTBDATAOUT0 )))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\display|altsyncram_component|auto_generated|mux5|_~90_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a153~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a157~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~90_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~91 .lut_mask = 16'hF388;
defparam \display|altsyncram_component|auto_generated|mux5|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~95 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~95_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout  & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|_~91_combout ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & (\display|altsyncram_component|auto_generated|mux5|_~93_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\display|altsyncram_component|auto_generated|mux5|_~93_combout ),
	.datac(\display|altsyncram_component|auto_generated|mux5|_~91_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~95 .lut_mask = 16'hE400;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[1]~112 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[1]~95_combout ) # ((!\display|altsyncram_component|auto_generated|out_address_reg_b [5] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[1]~103_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[1]~111_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[1]~103_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~111_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[1]~95_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~112 .lut_mask = 16'hFF32;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[1]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \data_reg~8 (
// Equation(s):
// \data_reg~8_combout  = (!i[9] & (!i[7] & !i[8]))

	.dataa(gnd),
	.datab(i[9]),
	.datac(i[7]),
	.datad(i[8]),
	.cin(gnd),
	.combout(\data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~8 .lut_mask = 16'h0003;
defparam \data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \data_reg~10 (
// Equation(s):
// \data_reg~10_combout  = (\state.draw_pixel~q  & (\data_reg~9_combout  & (\data_reg~8_combout ))) # (!\state.draw_pixel~q  & (((data_reg[2]))))

	.dataa(\data_reg~9_combout ),
	.datab(\data_reg~8_combout ),
	.datac(data_reg[2]),
	.datad(\state.draw_pixel~q ),
	.cin(gnd),
	.combout(\data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~10 .lut_mask = 16'h88F0;
defparam \data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N15
dffeas \data_reg[2] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[2] .is_wysiwyg = "true";
defparam \data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis18_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis18_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis18_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis18_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis16_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis16_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis16_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis17_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis17_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis17_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis17_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis15_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis15_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis15_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis15_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~108 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~108_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (\display|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 )) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 )))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~108 .lut_mask = 16'hD9C8;
defparam \display|altsyncram_component|auto_generated|mux5|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~109 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~109_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|mux5|_~108_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~108_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\display|altsyncram_component|auto_generated|mux5|_~108_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~108_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~109 .lut_mask = 16'hDDA0;
defparam \display|altsyncram_component|auto_generated|mux5|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~114 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~114_combout  = (!\display|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\display|altsyncram_component|auto_generated|mux5|_~107_combout )) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\display|altsyncram_component|auto_generated|mux5|_~109_combout )))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|_~107_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~109_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~114_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~114 .lut_mask = 16'h0B08;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~121 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~121_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\display|altsyncram_component|auto_generated|mux5|result_node[2]~114_combout ) # 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[2]~120_combout  & \display|altsyncram_component|auto_generated|out_address_reg_b [3]))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[2]~120_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datac(\display|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~114_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~121_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~121 .lut_mask = 16'hCC80;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis38_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis38_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis38_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis38_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis37_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis37_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis37_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis37_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \display|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTAWEllis36_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\display|altsyncram_component|auto_generated|ALTSYNCRAM~PORTBWEllis36_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA0llis36_combout ),
	.ena1(\display|altsyncram_component|auto_generated|ALTSYNCRAM~ENA1llis36_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_reg[2]}),
	.portaaddr({addr_reg[12],addr_reg[11],addr_reg[10],addr_reg[9],addr_reg[8],addr_reg[7],addr_reg[6],addr_reg[5],addr_reg[4],addr_reg[3],addr_reg[2],addr_reg[1],addr_reg[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\u1|oCoord_X [3],\u1|oCoord_X [2],\u1|oCoord_X [1],\u1|oCoord_X [0],\u1|oCoord_Y [8],\u1|oCoord_Y [7],\u1|oCoord_Y [6],\u1|oCoord_Y [5],\u1|oCoord_Y [4],\u1|oCoord_Y [3],\u1|oCoord_Y [2],\u1|oCoord_Y [1],\u1|oCoord_Y [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\display|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(\display|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "video_buffer:display|altsyncram:altsyncram_component|altsyncram_r6i2:auto_generated|ALTSYNCRAM";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "bidir_dual_port";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_in_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 2;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 327680;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 4;
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .port_b_write_enable_clock = "clock1";
defparam \display|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~102 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~102_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\display|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\display|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0 ))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [0] & (\display|altsyncram_component|auto_generated|ram_block1a146~PORTBDATAOUT0 ))))

	.dataa(\display|altsyncram_component|auto_generated|ram_block1a146~PORTBDATAOUT0 ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a150~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~102 .lut_mask = 16'hFC22;
defparam \display|altsyncram_component|auto_generated|mux5|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|_~103 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|_~103_combout  = (\display|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\display|altsyncram_component|auto_generated|mux5|_~102_combout  & 
// (\display|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0 )) # (!\display|altsyncram_component|auto_generated|mux5|_~102_combout  & ((\display|altsyncram_component|auto_generated|ram_block1a154~PORTBDATAOUT0 ))))) # 
// (!\display|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\display|altsyncram_component|auto_generated|mux5|_~102_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\display|altsyncram_component|auto_generated|ram_block1a158~PORTBDATAOUT0 ),
	.datac(\display|altsyncram_component|auto_generated|ram_block1a154~PORTBDATAOUT0 ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~102_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|_~103 .lut_mask = 16'hDDA0;
defparam \display|altsyncram_component|auto_generated|mux5|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~113 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~113_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout  & ((\display|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\display|altsyncram_component|auto_generated|mux5|_~103_combout ))) # (!\display|altsyncram_component|auto_generated|out_address_reg_b [2] & (\display|altsyncram_component|auto_generated|mux5|_~105_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|_~105_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[3]~76_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|_~103_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~113_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~113 .lut_mask = 16'hE020;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \display|altsyncram_component|auto_generated|mux5|result_node[2]~130 (
// Equation(s):
// \display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[2]~113_combout ) # ((!\display|altsyncram_component|auto_generated|out_address_reg_b [5] & 
// ((\display|altsyncram_component|auto_generated|mux5|result_node[2]~129_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[2]~121_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[2]~129_combout ),
	.datab(\display|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[2]~121_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~113_combout ),
	.cin(gnd),
	.combout(\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ),
	.cout());
// synopsys translate_off
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~130 .lut_mask = 16'hFF32;
defparam \display|altsyncram_component|auto_generated|mux5|result_node[2]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \color~0 (
// Equation(s):
// \color~0_combout  = (!\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout  & (\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout  $ 
// (((\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ) # (\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout )))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ),
	.cin(gnd),
	.combout(\color~0_combout ),
	.cout());
// synopsys translate_off
defparam \color~0 .lut_mask = 16'h0132;
defparam \color~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \color~1 (
// Equation(s):
// \color~1_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ) # ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout  & 
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ),
	.datab(gnd),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ),
	.cin(gnd),
	.combout(\color~1_combout ),
	.cout());
// synopsys translate_off
defparam \color~1 .lut_mask = 16'hFFA0;
defparam \color~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \color[15]~2 (
// Equation(s):
// \color[15]~2_combout  = ((!\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ) # (!\KEY[0]~input_o )) # (!\color~1_combout )

	.dataa(gnd),
	.datab(\color~1_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ),
	.cin(gnd),
	.combout(\color[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \color[15]~2 .lut_mask = 16'h3FFF;
defparam \color[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N25
dffeas \color[0] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\color~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\color[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color[0]),
	.prn(vcc));
// synopsys translate_off
defparam \color[0] .is_wysiwyg = "true";
defparam \color[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N9
dffeas \u1|Cur_Color_B[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(color[0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|Cur_Color_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|Cur_Color_B[6] .is_wysiwyg = "true";
defparam \u1|Cur_Color_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \u1|LessThan5~2 (
// Equation(s):
// \u1|LessThan5~2_combout  = ((\u1|oVGA_V_SYNC~4_combout  & (\u1|LessThan5~1_combout  & \u1|LessThan4~3_combout ))) # (!\u1|V_Cont [9])

	.dataa(\u1|V_Cont [9]),
	.datab(\u1|oVGA_V_SYNC~4_combout ),
	.datac(\u1|LessThan5~1_combout ),
	.datad(\u1|LessThan4~3_combout ),
	.cin(gnd),
	.combout(\u1|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan5~2 .lut_mask = 16'hD555;
defparam \u1|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \u1|oVGA_B[0]~3 (
// Equation(s):
// \u1|oVGA_B[0]~3_combout  = (!\u1|LessThan4~5_combout  & (\u1|always0~1_combout  & (\u1|Cur_Color_B [6] & \u1|LessThan5~2_combout )))

	.dataa(\u1|LessThan4~5_combout ),
	.datab(\u1|always0~1_combout ),
	.datac(\u1|Cur_Color_B [6]),
	.datad(\u1|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_B[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[0]~3 .lut_mask = 16'h4000;
defparam \u1|oVGA_B[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneive_lcell_comb \u1|Equal7~0 (
// Equation(s):
// \u1|Equal7~0_combout  = (!\u1|H_Cont [5] & (!\u1|H_Cont [6] & !\u1|H_Cont [7]))

	.dataa(gnd),
	.datab(\u1|H_Cont [5]),
	.datac(\u1|H_Cont [6]),
	.datad(\u1|H_Cont [7]),
	.cin(gnd),
	.combout(\u1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal7~0 .lut_mask = 16'h0003;
defparam \u1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \u1|always0~0 (
// Equation(s):
// \u1|always0~0_combout  = (\u1|H_Cont [9] & (((\u1|Equal7~0_combout ) # (!\u1|H_Cont [8])))) # (!\u1|H_Cont [9] & (((\u1|H_Cont [8])) # (!\u1|LessThan0~0_combout )))

	.dataa(\u1|LessThan0~0_combout ),
	.datab(\u1|H_Cont [9]),
	.datac(\u1|Equal7~0_combout ),
	.datad(\u1|H_Cont [8]),
	.cin(gnd),
	.combout(\u1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always0~0 .lut_mask = 16'hF3DD;
defparam \u1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \u1|LessThan4~0 (
// Equation(s):
// \u1|LessThan4~0_combout  = (\u1|oVGA_V_SYNC~0_combout  & ((!\u1|V_Cont [1]) # (!\u1|V_Cont [0])))

	.dataa(\u1|oVGA_V_SYNC~0_combout ),
	.datab(gnd),
	.datac(\u1|V_Cont [0]),
	.datad(\u1|V_Cont [1]),
	.cin(gnd),
	.combout(\u1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan4~0 .lut_mask = 16'h0AAA;
defparam \u1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \u1|always1~0 (
// Equation(s):
// \u1|always1~0_combout  = (\u1|LessThan4~1_combout  & ((\u1|V_Cont [5] & (!\u1|V_Cont [9] & !\u1|LessThan4~0_combout )) # (!\u1|V_Cont [5] & (\u1|V_Cont [9] & \u1|LessThan4~0_combout )))) # (!\u1|LessThan4~1_combout  & (((!\u1|V_Cont [9]))))

	.dataa(\u1|LessThan4~1_combout ),
	.datab(\u1|V_Cont [5]),
	.datac(\u1|V_Cont [9]),
	.datad(\u1|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\u1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always1~0 .lut_mask = 16'h250D;
defparam \u1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \u1|oVGA_B[6]~1 (
// Equation(s):
// \u1|oVGA_B[6]~1_combout  = (\u1|always0~0_combout  & (\u1|Cur_Color_B [6] & \u1|always1~0_combout ))

	.dataa(\u1|always0~0_combout ),
	.datab(\u1|Cur_Color_B [6]),
	.datac(\u1|always1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|oVGA_B[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[6]~1 .lut_mask = 16'h8080;
defparam \u1|oVGA_B[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \color~3 (
// Equation(s):
// \color~3_combout  = (!\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout  & ((\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout  & 
// ((!\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ))) # (!\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout  & ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ) # 
// (\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout )))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ),
	.cin(gnd),
	.combout(\color~3_combout ),
	.cout());
// synopsys translate_off
defparam \color~3 .lut_mask = 16'h0332;
defparam \color~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N3
dffeas \color[7] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\color~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\color[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color[7]),
	.prn(vcc));
// synopsys translate_off
defparam \color[7] .is_wysiwyg = "true";
defparam \color[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N27
dffeas \u1|Cur_Color_B[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(color[7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|Cur_Color_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|Cur_Color_B[7] .is_wysiwyg = "true";
defparam \u1|Cur_Color_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \u1|oVGA_B[7]~2 (
// Equation(s):
// \u1|oVGA_B[7]~2_combout  = (\u1|always1~0_combout  & (\u1|Cur_Color_B [7] & \u1|always0~0_combout ))

	.dataa(gnd),
	.datab(\u1|always1~0_combout ),
	.datac(\u1|Cur_Color_B [7]),
	.datad(\u1|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_B[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_B[7]~2 .lut_mask = 16'hC000;
defparam \u1|oVGA_B[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \u1|oVGA_H_SYNC~3 (
// Equation(s):
// \u1|oVGA_H_SYNC~3_combout  = (\u1|H_Cont [6] & (!\u1|H_Cont [9] & (!\u1|H_Cont [8] & !\u1|H_Cont [7])))

	.dataa(\u1|H_Cont [6]),
	.datab(\u1|H_Cont [9]),
	.datac(\u1|H_Cont [8]),
	.datad(\u1|H_Cont [7]),
	.cin(gnd),
	.combout(\u1|oVGA_H_SYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_H_SYNC~3 .lut_mask = 16'h0002;
defparam \u1|oVGA_H_SYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \u1|oVGA_H_SYNC~4 (
// Equation(s):
// \u1|oVGA_H_SYNC~4_combout  = (\u1|Equal7~7_combout  & (!\u1|H_Cont [0] & (\u1|oVGA_H_SYNC~3_combout  & !\u1|H_Cont [5])))

	.dataa(\u1|Equal7~7_combout ),
	.datab(\u1|H_Cont [0]),
	.datac(\u1|oVGA_H_SYNC~3_combout ),
	.datad(\u1|H_Cont [5]),
	.cin(gnd),
	.combout(\u1|oVGA_H_SYNC~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_H_SYNC~4 .lut_mask = 16'h0020;
defparam \u1|oVGA_H_SYNC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \u1|oVGA_H_SYNC~5 (
// Equation(s):
// \u1|oVGA_H_SYNC~5_combout  = (!\u1|LessThan6~2_combout  & ((\u1|oVGA_H_SYNC~reg0_q ) # (\u1|oVGA_H_SYNC~4_combout )))

	.dataa(\u1|LessThan6~2_combout ),
	.datab(gnd),
	.datac(\u1|oVGA_H_SYNC~reg0_q ),
	.datad(\u1|oVGA_H_SYNC~4_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_H_SYNC~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_H_SYNC~5 .lut_mask = 16'h5550;
defparam \u1|oVGA_H_SYNC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N13
dffeas \u1|oVGA_H_SYNC~reg0 (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oVGA_H_SYNC~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oVGA_H_SYNC~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oVGA_H_SYNC~reg0 .is_wysiwyg = "true";
defparam \u1|oVGA_H_SYNC~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \u1|oVGA_V_SYNC~6 (
// Equation(s):
// \u1|oVGA_V_SYNC~6_combout  = (\u1|oVGA_V_SYNC~5_combout  & (\u1|LessThan5~1_combout  & (!\u1|V_Cont [1] & \u1|V_Cont [0])))

	.dataa(\u1|oVGA_V_SYNC~5_combout ),
	.datab(\u1|LessThan5~1_combout ),
	.datac(\u1|V_Cont [1]),
	.datad(\u1|V_Cont [0]),
	.cin(gnd),
	.combout(\u1|oVGA_V_SYNC~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_V_SYNC~6 .lut_mask = 16'h0800;
defparam \u1|oVGA_V_SYNC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \u1|oVGA_V_SYNC~7 (
// Equation(s):
// \u1|oVGA_V_SYNC~7_combout  = (\u1|Equal7~8_combout  & ((\u1|oVGA_V_SYNC~6_combout ) # ((!\u1|LessThan7~4_combout  & \u1|oVGA_V_SYNC~reg0_q )))) # (!\u1|Equal7~8_combout  & (((\u1|oVGA_V_SYNC~reg0_q ))))

	.dataa(\u1|LessThan7~4_combout ),
	.datab(\u1|oVGA_V_SYNC~6_combout ),
	.datac(\u1|oVGA_V_SYNC~reg0_q ),
	.datad(\u1|Equal7~8_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_V_SYNC~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_V_SYNC~7 .lut_mask = 16'hDCF0;
defparam \u1|oVGA_V_SYNC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N3
dffeas \u1|oVGA_V_SYNC~reg0 (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|oVGA_V_SYNC~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|oVGA_V_SYNC~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|oVGA_V_SYNC~reg0 .is_wysiwyg = "true";
defparam \u1|oVGA_V_SYNC~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \u1|oVGA_BLANK (
// Equation(s):
// \u1|oVGA_BLANK~combout  = (\u1|oVGA_H_SYNC~reg0_q  & \u1|oVGA_V_SYNC~reg0_q )

	.dataa(\u1|oVGA_H_SYNC~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|oVGA_V_SYNC~reg0_q ),
	.cin(gnd),
	.combout(\u1|oVGA_BLANK~combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_BLANK .lut_mask = 16'hAA00;
defparam \u1|oVGA_BLANK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \p1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \color~4 (
// Equation(s):
// \color~4_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout  & (!\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout  & 
// (!\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ))) # (!\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout  & (((\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ),
	.cin(gnd),
	.combout(\color~4_combout ),
	.cout());
// synopsys translate_off
defparam \color~4 .lut_mask = 16'h3704;
defparam \color~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N5
dffeas \color[10] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\color~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\color[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color[10]),
	.prn(vcc));
// synopsys translate_off
defparam \color[10] .is_wysiwyg = "true";
defparam \color[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N17
dffeas \u1|Cur_Color_G[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(color[10]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|Cur_Color_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|Cur_Color_G[6] .is_wysiwyg = "true";
defparam \u1|Cur_Color_G[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \u1|oVGA_G[0]~3 (
// Equation(s):
// \u1|oVGA_G[0]~3_combout  = (!\u1|LessThan4~5_combout  & (\u1|always0~1_combout  & (\u1|Cur_Color_G [6] & \u1|LessThan5~2_combout )))

	.dataa(\u1|LessThan4~5_combout ),
	.datab(\u1|always0~1_combout ),
	.datac(\u1|Cur_Color_G [6]),
	.datad(\u1|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_G[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[0]~3 .lut_mask = 16'h4000;
defparam \u1|oVGA_G[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \u1|oVGA_G[5]~0 (
// Equation(s):
// \u1|oVGA_G[5]~0_combout  = (\u1|always0~0_combout  & (\u1|always1~0_combout  & \u1|Cur_Color_G [6]))

	.dataa(\u1|always0~0_combout ),
	.datab(gnd),
	.datac(\u1|always1~0_combout ),
	.datad(\u1|Cur_Color_G [6]),
	.cin(gnd),
	.combout(\u1|oVGA_G[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[5]~0 .lut_mask = 16'hA000;
defparam \u1|oVGA_G[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \u1|oVGA_G[6]~1 (
// Equation(s):
// \u1|oVGA_G[6]~1_combout  = (\u1|always0~0_combout  & (\u1|always1~0_combout  & \u1|Cur_Color_G [6]))

	.dataa(\u1|always0~0_combout ),
	.datab(gnd),
	.datac(\u1|always1~0_combout ),
	.datad(\u1|Cur_Color_G [6]),
	.cin(gnd),
	.combout(\u1|oVGA_G[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[6]~1 .lut_mask = 16'hA000;
defparam \u1|oVGA_G[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \color~5 (
// Equation(s):
// \color~5_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout  & (((!\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout )))) # 
// (!\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout  & ((\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ) # ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout  & 
// \display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ))))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ),
	.cin(gnd),
	.combout(\color~5_combout ),
	.cout());
// synopsys translate_off
defparam \color~5 .lut_mask = 16'h3F2C;
defparam \color~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N23
dffeas \color[15] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\color~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\color[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color[15]),
	.prn(vcc));
// synopsys translate_off
defparam \color[15] .is_wysiwyg = "true";
defparam \color[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \u1|Cur_Color_G[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(color[15]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|Cur_Color_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|Cur_Color_G[7] .is_wysiwyg = "true";
defparam \u1|Cur_Color_G[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \u1|oVGA_G[7]~2 (
// Equation(s):
// \u1|oVGA_G[7]~2_combout  = (\u1|always1~0_combout  & (\u1|Cur_Color_G [7] & \u1|always0~0_combout ))

	.dataa(gnd),
	.datab(\u1|always1~0_combout ),
	.datac(\u1|Cur_Color_G [7]),
	.datad(\u1|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_G[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_G[7]~2 .lut_mask = 16'hC000;
defparam \u1|oVGA_G[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \color~6 (
// Equation(s):
// \color~6_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ) # ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout  & 
// (!\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout  & !\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout )))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ),
	.cin(gnd),
	.combout(\color~6_combout ),
	.cout());
// synopsys translate_off
defparam \color~6 .lut_mask = 16'hCCCE;
defparam \color~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N17
dffeas \color[16] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\color~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\color[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color[16]),
	.prn(vcc));
// synopsys translate_off
defparam \color[16] .is_wysiwyg = "true";
defparam \color[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \u1|Cur_Color_R[6] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(color[16]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|Cur_Color_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|Cur_Color_R[6] .is_wysiwyg = "true";
defparam \u1|Cur_Color_R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \u1|oVGA_R[0]~3 (
// Equation(s):
// \u1|oVGA_R[0]~3_combout  = (!\u1|LessThan4~5_combout  & (\u1|Cur_Color_R [6] & (\u1|always0~1_combout  & \u1|LessThan5~2_combout )))

	.dataa(\u1|LessThan4~5_combout ),
	.datab(\u1|Cur_Color_R [6]),
	.datac(\u1|always0~1_combout ),
	.datad(\u1|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_R[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[0]~3 .lut_mask = 16'h4000;
defparam \u1|oVGA_R[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \u1|oVGA_R[5]~0 (
// Equation(s):
// \u1|oVGA_R[5]~0_combout  = (\u1|always0~0_combout  & (\u1|Cur_Color_R [6] & \u1|always1~0_combout ))

	.dataa(\u1|always0~0_combout ),
	.datab(\u1|Cur_Color_R [6]),
	.datac(gnd),
	.datad(\u1|always1~0_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_R[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[5]~0 .lut_mask = 16'h8800;
defparam \u1|oVGA_R[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \u1|oVGA_R[6]~1 (
// Equation(s):
// \u1|oVGA_R[6]~1_combout  = (\u1|always1~0_combout  & (\u1|Cur_Color_R [6] & \u1|always0~0_combout ))

	.dataa(gnd),
	.datab(\u1|always1~0_combout ),
	.datac(\u1|Cur_Color_R [6]),
	.datad(\u1|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_R[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[6]~1 .lut_mask = 16'hC000;
defparam \u1|oVGA_R[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \color~7 (
// Equation(s):
// \color~7_combout  = (\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ) # ((\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout  & 
// (\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout  & \display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout )))

	.dataa(\display|altsyncram_component|auto_generated|mux5|result_node[0]~94_combout ),
	.datab(\display|altsyncram_component|auto_generated|mux5|result_node[3]~148_combout ),
	.datac(\display|altsyncram_component|auto_generated|mux5|result_node[1]~112_combout ),
	.datad(\display|altsyncram_component|auto_generated|mux5|result_node[2]~130_combout ),
	.cin(gnd),
	.combout(\color~7_combout ),
	.cout());
// synopsys translate_off
defparam \color~7 .lut_mask = 16'hECCC;
defparam \color~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N27
dffeas \color[23] (
	.clk(!\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\color~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\color[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color[23]),
	.prn(vcc));
// synopsys translate_off
defparam \color[23] .is_wysiwyg = "true";
defparam \color[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \u1|Cur_Color_R[7] (
	.clk(\p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(color[23]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|Cur_Color_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|Cur_Color_R[7] .is_wysiwyg = "true";
defparam \u1|Cur_Color_R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \u1|oVGA_R[7]~2 (
// Equation(s):
// \u1|oVGA_R[7]~2_combout  = (\u1|always1~0_combout  & (\u1|Cur_Color_R [7] & \u1|always0~0_combout ))

	.dataa(\u1|always1~0_combout ),
	.datab(gnd),
	.datac(\u1|Cur_Color_R [7]),
	.datad(\u1|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_R[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_R[7]~2 .lut_mask = 16'hA000;
defparam \u1|oVGA_R[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \UART_CTS~input (
	.i(UART_CTS),
	.ibar(gnd),
	.o(\UART_CTS~input_o ));
// synopsys translate_off
defparam \UART_CTS~input .bus_hold = "false";
defparam \UART_CTS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \LCD_DATA[0]~input (
	.i(LCD_DATA[0]),
	.ibar(gnd),
	.o(\LCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[0]~input .bus_hold = "false";
defparam \LCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \LCD_DATA[1]~input (
	.i(LCD_DATA[1]),
	.ibar(gnd),
	.o(\LCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[1]~input .bus_hold = "false";
defparam \LCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \LCD_DATA[2]~input (
	.i(LCD_DATA[2]),
	.ibar(gnd),
	.o(\LCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[2]~input .bus_hold = "false";
defparam \LCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \LCD_DATA[3]~input (
	.i(LCD_DATA[3]),
	.ibar(gnd),
	.o(\LCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[3]~input .bus_hold = "false";
defparam \LCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \LCD_DATA[4]~input (
	.i(LCD_DATA[4]),
	.ibar(gnd),
	.o(\LCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[4]~input .bus_hold = "false";
defparam \LCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \LCD_DATA[5]~input (
	.i(LCD_DATA[5]),
	.ibar(gnd),
	.o(\LCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[5]~input .bus_hold = "false";
defparam \LCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \LCD_DATA[6]~input (
	.i(LCD_DATA[6]),
	.ibar(gnd),
	.o(\LCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[6]~input .bus_hold = "false";
defparam \LCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \LCD_DATA[7]~input (
	.i(LCD_DATA[7]),
	.ibar(gnd),
	.o(\LCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[7]~input .bus_hold = "false";
defparam \LCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
