system_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/system/ip/system_processing_system7_0_1/sim/system_processing_system7_0_1.v,incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ip/system_processing_system7_0_1"
sram_control_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/system/ipshared/504e/hdl/sram_control_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ip/system_processing_system7_0_1"
sram_ctrl.v,verilog,xil_defaultlib,../../../bd/system/ipshared/504e/src/sram_ctrl.v,incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ip/system_processing_system7_0_1"
sram_control_v1_0.v,verilog,xil_defaultlib,../../../bd/system/ipshared/504e/hdl/sram_control_v1_0.v,incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ip/system_processing_system7_0_1"
system_sram_control_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_sram_control_0_0/sim/system_sram_control_0_0.v,incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ip/system_processing_system7_0_1"
system_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ip/system_processing_system7_0_1"
system_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ip/system_processing_system7_0_1"
system_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v,incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ip/system_processing_system7_0_1"
system.v,verilog,xil_defaultlib,../../../bd/system/sim/system.v,incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../sram_sip.srcs/sources_1/bd/system/ip/system_processing_system7_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
