{
    "//": "Basics",
    "DESIGN_NAME": "passgatesCtrl",
    "VERILOG_FILES": "dir::src/*.v",
    "//CLOCK_PERIOD": 10,
    "//CLOCK_PORT": "clk",
    "CLOCK_PORT": "",
    "CLOCK_TREE_SYNTH": 0,
    "PNR_SDC_FILE": "dir::src/passgates.sdc",
    "SIGNOFF_SDC_FILE": "dir::src/passgates.sdc",
    "//": "PDN",
    "FP_PDN_VOFFSET": 1,
    "FP_PDN_HOFFSET": 1,
    "FP_PDN_VWIDTH": 1.6,
    "FP_PDN_HWIDTH": 1.6,
    "FP_PDN_VPITCH": 6.6,
    "FP_PDN_HPITCH": 6.6,
    "FP_PDN_SKIPTRIM": true,
    "//": "Pin Order",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "//": "Technology-Specific Configs",
    "pdk::sky130*": {
	"//DESIGN_IS_CORE": 0,
	"FP_PDN_MULTILAYER": 1,
    	"//DIE_AREA": "0 0 18 18",
    	"DIE_AREA": "0 0 18 18",
        "FP_CORE_UTIL": 30,
        "CLOCK_PERIOD": 10,
        "PL_TARGET_DENSITY": 0.5,
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "MAX_FANOUT_CONSTRAINT": 5
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "MAX_FANOUT_CONSTRAINT": 4
    }
}
