Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  4 10:50:39 2021
| Host         : DESKTOP-HHTTKMG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: swervolf/a2h/cs_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/baud_115200/r_reg_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/rx_interpreter/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/rx_interpreter/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/rx_interpreter/b_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/rx_interpreter/b_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/rx_interpreter/b_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/rx_interpreter/b_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/rx_interpreter/b_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/rx_interpreter/b_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/rx_interpreter/b_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swervolf/rx_interpreter/b_reg_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/rx_interpreter/s_reg_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/rx_interpreter/s_reg_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/rx_interpreter/s_reg_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/rx_interpreter/s_reg_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/up0/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: swervolf/up0/err_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/up0/st_reg_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/up0/st_reg_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/up0/st_reg_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: swervolf/up0/st_reg_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 103 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.671       -9.386                    114                56577        0.049        0.000                      0                56577        0.264        0.000                       0                 20171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_gen_75M/inst/i_clk_100M  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen_75M       {0.000 5.000}        10.000          100.000         
  o_clk_75M_clk_gen_75M      {0.000 6.667}        13.333          75.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout0         {0.000 5.000}        10.000          100.000         
    clk_core                 {0.000 10.000}       20.000          50.000          
    clkfb                    {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout1         {0.000 2.500}        5.000           200.000         
  soc_s7pll0_clkout2         {1.250 3.750}        5.000           200.000         
  soc_s7pll1_clkout          {0.000 2.500}        5.000           200.000         
  vns_pll_fb0                {0.000 5.000}        10.000          100.000         
  vns_pll_fb1                {0.000 5.000}        10.000          100.000         
tck_dmi                      {0.000 50.000}       100.000         10.000          
tck_dtmcs                    {0.000 50.000}       100.000         10.000          
tck_idcode                   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen_75M/inst/i_clk_100M                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_gen_75M                                                                                                                                                         7.845        0.000                       0                     3  
  o_clk_75M_clk_gen_75M            9.032        0.000                      0                   51        0.236        0.000                      0                   51        6.167        0.000                       0                    29  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     2  
  soc_s7pll0_clkout0               0.223        0.000                      0                 7882        0.059        0.000                      0                 7882        3.000        0.000                       0                  2912  
    clk_core                      -0.671       -9.386                    114                32444        0.049        0.000                      0                32444        8.750        0.000                       0                 17013  
    clkfb                                                                                                                                                                      8.751        0.000                       0                     2  
  soc_s7pll0_clkout1                                                                                                                                                           2.845        0.000                       0                    75  
  soc_s7pll0_clkout2                                                                                                                                                           2.845        0.000                       0                     4  
  soc_s7pll1_clkout                3.024        0.000                      0                   14        0.229        0.000                      0                   14        0.264        0.000                       0                    10  
  vns_pll_fb0                                                                                                                                                                  8.751        0.000                       0                     2  
  vns_pll_fb1                                                                                                                                                                  8.751        0.000                       0                     2  
tck_dmi                           97.988        0.000                      0                   31        0.310        0.000                      0                   31       49.500        0.000                       0                    32  
tck_dtmcs                         97.908        0.000                      0                   81        0.174        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                        98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            soc_s7pll0_clkout0        4.191        0.000                      0                  155        0.820        0.000                      0                  155  
soc_s7pll0_clkout0  clk_core                  3.177        0.000                      0                   91        0.051        0.000                      0                   91  
tck_dtmcs           clk_core                 12.760        0.000                      0                    2        1.881        0.000                      0                    2  
clk_core            tck_dtmcs                11.325        0.000                      0                   32        1.444        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_core            clk_core                  0.531        0.000                      0                15725        0.404        0.000                      0                15725  
**async_default**   soc_s7pll0_clkout0  soc_s7pll0_clkout0        3.692        0.000                      0                  326        0.811        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_75M/inst/i_clk_100M
  To Clock:  clk_gen_75M/inst/i_clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_75M/inst/i_clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_75M/inst/i_clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen_75M
  To Clock:  clkfbout_clk_gen_75M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen_75M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_75M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen_75M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_75M_clk_gen_75M
  To Clock:  o_clk_75M_clk_gen_75M

Setup :            0  Failing Endpoints,  Worst Slack        9.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 disp1/pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.058ns (28.152%)  route 2.700ns (71.848%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 10.396 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.611    -2.411    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  disp1/pixel_column_reg[1]/Q
                         net (fo=5, routed)           0.974    -0.981    disp1/px_col[1]
    SLICE_X39Y117        LUT5 (Prop_lut5_I3_O)        0.152    -0.829 f  disp1/pixel_row[0]_i_10/O
                         net (fo=1, routed)           0.649    -0.180    disp1/pixel_row[0]_i_10_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I1_O)        0.326     0.146 f  disp1/pixel_row[0]_i_4/O
                         net (fo=1, routed)           0.431     0.577    disp1/pixel_row[0]_i_4_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.124     0.701 r  disp1/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.646     1.347    disp1/pixel_row[0]_i_1_n_0
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.171 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.811    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.495    10.396    disp1/o_clk_75M
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[4]/C
                         clock pessimism              0.489    10.885    
                         clock uncertainty           -0.078    10.808    
    SLICE_X36Y117        FDRE (Setup_fdre_C_R)       -0.429    10.379    disp1/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 disp1/pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.058ns (28.152%)  route 2.700ns (71.848%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 10.396 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.611    -2.411    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  disp1/pixel_column_reg[1]/Q
                         net (fo=5, routed)           0.974    -0.981    disp1/px_col[1]
    SLICE_X39Y117        LUT5 (Prop_lut5_I3_O)        0.152    -0.829 f  disp1/pixel_row[0]_i_10/O
                         net (fo=1, routed)           0.649    -0.180    disp1/pixel_row[0]_i_10_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I1_O)        0.326     0.146 f  disp1/pixel_row[0]_i_4/O
                         net (fo=1, routed)           0.431     0.577    disp1/pixel_row[0]_i_4_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.124     0.701 r  disp1/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.646     1.347    disp1/pixel_row[0]_i_1_n_0
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.171 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.811    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.495    10.396    disp1/o_clk_75M
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[5]/C
                         clock pessimism              0.489    10.885    
                         clock uncertainty           -0.078    10.808    
    SLICE_X36Y117        FDRE (Setup_fdre_C_R)       -0.429    10.379    disp1/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 disp1/pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.058ns (28.152%)  route 2.700ns (71.848%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 10.396 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.611    -2.411    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  disp1/pixel_column_reg[1]/Q
                         net (fo=5, routed)           0.974    -0.981    disp1/px_col[1]
    SLICE_X39Y117        LUT5 (Prop_lut5_I3_O)        0.152    -0.829 f  disp1/pixel_row[0]_i_10/O
                         net (fo=1, routed)           0.649    -0.180    disp1/pixel_row[0]_i_10_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I1_O)        0.326     0.146 f  disp1/pixel_row[0]_i_4/O
                         net (fo=1, routed)           0.431     0.577    disp1/pixel_row[0]_i_4_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.124     0.701 r  disp1/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.646     1.347    disp1/pixel_row[0]_i_1_n_0
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.171 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.811    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.495    10.396    disp1/o_clk_75M
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[6]/C
                         clock pessimism              0.489    10.885    
                         clock uncertainty           -0.078    10.808    
    SLICE_X36Y117        FDRE (Setup_fdre_C_R)       -0.429    10.379    disp1/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 disp1/pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.058ns (28.152%)  route 2.700ns (71.848%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 10.396 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.611    -2.411    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  disp1/pixel_column_reg[1]/Q
                         net (fo=5, routed)           0.974    -0.981    disp1/px_col[1]
    SLICE_X39Y117        LUT5 (Prop_lut5_I3_O)        0.152    -0.829 f  disp1/pixel_row[0]_i_10/O
                         net (fo=1, routed)           0.649    -0.180    disp1/pixel_row[0]_i_10_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I1_O)        0.326     0.146 f  disp1/pixel_row[0]_i_4/O
                         net (fo=1, routed)           0.431     0.577    disp1/pixel_row[0]_i_4_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.124     0.701 r  disp1/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.646     1.347    disp1/pixel_row[0]_i_1_n_0
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.171 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.811    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.495    10.396    disp1/o_clk_75M
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[7]/C
                         clock pessimism              0.489    10.885    
                         clock uncertainty           -0.078    10.808    
    SLICE_X36Y117        FDRE (Setup_fdre_C_R)       -0.429    10.379    disp1/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 disp1/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_column_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.021ns (24.189%)  route 3.200ns (75.811%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 10.392 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.615    -2.407    disp1/o_clk_75M
    SLICE_X38Y116        FDRE                                         r  disp1/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.478    -1.929 f  disp1/pixel_column_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.668    disp1/px_col[8]
    SLICE_X39Y118        LUT4 (Prop_lut4_I2_O)        0.295    -0.373 r  disp1/pixel_row[0]_i_7/O
                         net (fo=1, routed)           0.554     0.181    disp1/pixel_row[0]_i_7_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I4_O)        0.124     0.305 f  disp1/pixel_row[0]_i_2/O
                         net (fo=23, routed)          1.385     1.690    disp1/pixel_row
    SLICE_X39Y119        LUT2 (Prop_lut2_I1_O)        0.124     1.814 r  disp1/pixel_column[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    disp1/pixel_column[1]
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.171 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.811    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.491    10.392    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[1]/C
                         clock pessimism              0.506    10.898    
                         clock uncertainty           -0.078    10.821    
    SLICE_X39Y119        FDRE (Setup_fdre_C_D)        0.032    10.853    disp1/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.054ns  (required time - arrival time)
  Source:                 disp1/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_column_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.021ns (24.282%)  route 3.184ns (75.718%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 10.392 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.615    -2.407    disp1/o_clk_75M
    SLICE_X38Y116        FDRE                                         r  disp1/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.478    -1.929 f  disp1/pixel_column_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.668    disp1/px_col[8]
    SLICE_X39Y118        LUT4 (Prop_lut4_I2_O)        0.295    -0.373 r  disp1/pixel_row[0]_i_7/O
                         net (fo=1, routed)           0.554     0.181    disp1/pixel_row[0]_i_7_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I4_O)        0.124     0.305 f  disp1/pixel_row[0]_i_2/O
                         net (fo=23, routed)          1.369     1.674    disp1/pixel_row
    SLICE_X39Y119        LUT2 (Prop_lut2_I1_O)        0.124     1.798 r  disp1/pixel_column[10]_i_1/O
                         net (fo=1, routed)           0.000     1.798    disp1/pixel_column[10]
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.171 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.811    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.491    10.392    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[10]/C
                         clock pessimism              0.506    10.898    
                         clock uncertainty           -0.078    10.821    
    SLICE_X39Y119        FDRE (Setup_fdre_C_D)        0.031    10.852    disp1/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -1.798    
  -------------------------------------------------------------------
                         slack                                  9.054    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 disp1/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_column_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.046ns (24.636%)  route 3.200ns (75.364%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 10.392 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.615    -2.407    disp1/o_clk_75M
    SLICE_X38Y116        FDRE                                         r  disp1/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.478    -1.929 f  disp1/pixel_column_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.668    disp1/px_col[8]
    SLICE_X39Y118        LUT4 (Prop_lut4_I2_O)        0.295    -0.373 r  disp1/pixel_row[0]_i_7/O
                         net (fo=1, routed)           0.554     0.181    disp1/pixel_row[0]_i_7_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I4_O)        0.124     0.305 f  disp1/pixel_row[0]_i_2/O
                         net (fo=23, routed)          1.385     1.690    disp1/pixel_row
    SLICE_X39Y119        LUT2 (Prop_lut2_I1_O)        0.149     1.839 r  disp1/pixel_column[9]_i_1/O
                         net (fo=1, routed)           0.000     1.839    disp1/pixel_column[9]
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.171 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.811    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.491    10.392    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[9]/C
                         clock pessimism              0.506    10.898    
                         clock uncertainty           -0.078    10.821    
    SLICE_X39Y119        FDRE (Setup_fdre_C_D)        0.075    10.896    disp1/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                          -1.839    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 disp1/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_column_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.049ns (24.782%)  route 3.184ns (75.218%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 10.392 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.615    -2.407    disp1/o_clk_75M
    SLICE_X38Y116        FDRE                                         r  disp1/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.478    -1.929 f  disp1/pixel_column_reg[8]/Q
                         net (fo=4, routed)           1.261    -0.668    disp1/px_col[8]
    SLICE_X39Y118        LUT4 (Prop_lut4_I2_O)        0.295    -0.373 r  disp1/pixel_row[0]_i_7/O
                         net (fo=1, routed)           0.554     0.181    disp1/pixel_row[0]_i_7_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I4_O)        0.124     0.305 f  disp1/pixel_row[0]_i_2/O
                         net (fo=23, routed)          1.369     1.674    disp1/pixel_row
    SLICE_X39Y119        LUT2 (Prop_lut2_I1_O)        0.152     1.826 r  disp1/pixel_column[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    disp1/pixel_column[5]
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.171 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.811    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.491    10.392    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[5]/C
                         clock pessimism              0.506    10.898    
                         clock uncertainty           -0.078    10.821    
    SLICE_X39Y119        FDRE (Setup_fdre_C_D)        0.075    10.896    disp1/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.171ns  (required time - arrival time)
  Source:                 disp1/pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.058ns (29.229%)  route 2.562ns (70.771%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 10.397 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.611    -2.411    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  disp1/pixel_column_reg[1]/Q
                         net (fo=5, routed)           0.974    -0.981    disp1/px_col[1]
    SLICE_X39Y117        LUT5 (Prop_lut5_I3_O)        0.152    -0.829 f  disp1/pixel_row[0]_i_10/O
                         net (fo=1, routed)           0.649    -0.180    disp1/pixel_row[0]_i_10_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I1_O)        0.326     0.146 f  disp1/pixel_row[0]_i_4/O
                         net (fo=1, routed)           0.431     0.577    disp1/pixel_row[0]_i_4_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.124     0.701 r  disp1/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.507     1.209    disp1/pixel_row[0]_i_1_n_0
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.171 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.811    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.496    10.397    disp1/o_clk_75M
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[0]/C
                         clock pessimism              0.489    10.886    
                         clock uncertainty           -0.078    10.809    
    SLICE_X36Y116        FDRE (Setup_fdre_C_R)       -0.429    10.380    disp1/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  9.171    

Slack (MET) :             9.171ns  (required time - arrival time)
  Source:                 disp1/pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.058ns (29.229%)  route 2.562ns (70.771%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 10.397 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.611    -2.411    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  disp1/pixel_column_reg[1]/Q
                         net (fo=5, routed)           0.974    -0.981    disp1/px_col[1]
    SLICE_X39Y117        LUT5 (Prop_lut5_I3_O)        0.152    -0.829 f  disp1/pixel_row[0]_i_10/O
                         net (fo=1, routed)           0.649    -0.180    disp1/pixel_row[0]_i_10_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I1_O)        0.326     0.146 f  disp1/pixel_row[0]_i_4/O
                         net (fo=1, routed)           0.431     0.577    disp1/pixel_row[0]_i_4_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.124     0.701 r  disp1/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.507     1.209    disp1/pixel_row[0]_i_1_n_0
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.171 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.811    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          1.496    10.397    disp1/o_clk_75M
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[1]/C
                         clock pessimism              0.489    10.886    
                         clock uncertainty           -0.078    10.809    
    SLICE_X36Y116        FDRE (Setup_fdre_C_R)       -0.429    10.380    disp1/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  9.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 disp1/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/horiz_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.153%)  route 0.101ns (30.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.554    -0.860    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.732 r  disp1/pixel_column_reg[7]/Q
                         net (fo=4, routed)           0.101    -0.631    disp1/px_col[7]
    SLICE_X39Y119        LUT6 (Prop_lut6_I3_O)        0.098    -0.533 r  disp1/horiz_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.533    disp1/horiz_sync_i_1_n_0
    SLICE_X39Y119        FDRE                                         r  disp1/horiz_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.824    -1.287    disp1/o_clk_75M
    SLICE_X39Y119        FDRE                                         r  disp1/horiz_sync_reg/C
                         clock pessimism              0.427    -0.860    
    SLICE_X39Y119        FDRE (Hold_fdre_C_D)         0.091    -0.769    disp1/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 disp1/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/video_on_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.596%)  route 0.231ns (55.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.557    -0.857    disp1/o_clk_75M
    SLICE_X36Y118        FDRE                                         r  disp1/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  disp1/pixel_row_reg[10]/Q
                         net (fo=4, routed)           0.231    -0.485    disp1/pixel_row_reg_n_0_[10]
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.440 r  disp1/video_on_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.440    disp1/video_on0
    SLICE_X38Y116        FDSE                                         r  disp1/video_on_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.827    -1.284    disp1/o_clk_75M
    SLICE_X38Y116        FDSE                                         r  disp1/video_on_reg_inv/C
                         clock pessimism              0.463    -0.821    
    SLICE_X38Y116        FDSE (Hold_fdse_C_D)         0.121    -0.700    disp1/video_on_reg_inv
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 disp1/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.557    -0.857    disp1/o_clk_75M
    SLICE_X36Y118        FDRE                                         r  disp1/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  disp1/pixel_row_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.582    disp1/pixel_row_reg_n_0_[10]
    SLICE_X36Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.471 r  disp1/pixel_row_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.471    disp1/pixel_row_reg[8]_i_1_n_5
    SLICE_X36Y118        FDRE                                         r  disp1/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.826    -1.285    disp1/o_clk_75M
    SLICE_X36Y118        FDRE                                         r  disp1/pixel_row_reg[10]/C
                         clock pessimism              0.428    -0.857    
    SLICE_X36Y118        FDRE (Hold_fdre_C_D)         0.105    -0.752    disp1/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 disp1/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.315%)  route 0.207ns (52.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.558    -0.856    disp1/o_clk_75M
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  disp1/pixel_row_reg[7]/Q
                         net (fo=7, routed)           0.207    -0.508    disp1/out[7]
    SLICE_X35Y117        LUT6 (Prop_lut6_I2_O)        0.045    -0.463 r  disp1/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.463    disp1/vert_sync_i_1_n_0
    SLICE_X35Y117        FDRE                                         r  disp1/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.827    -1.284    disp1/o_clk_75M
    SLICE_X35Y117        FDRE                                         r  disp1/vert_sync_reg/C
                         clock pessimism              0.442    -0.842    
    SLICE_X35Y117        FDRE (Hold_fdre_C_D)         0.091    -0.751    disp1/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 disp1/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.559    -0.855    disp1/o_clk_75M
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  disp1/pixel_row_reg[2]/Q
                         net (fo=7, routed)           0.146    -0.568    disp1/out[2]
    SLICE_X36Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.457 r  disp1/pixel_row_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.457    disp1/pixel_row_reg[0]_i_3_n_5
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.828    -1.283    disp1/o_clk_75M
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[2]/C
                         clock pessimism              0.428    -0.855    
    SLICE_X36Y116        FDRE (Hold_fdre_C_D)         0.105    -0.750    disp1/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 disp1/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.557    -0.857    disp1/o_clk_75M
    SLICE_X36Y118        FDRE                                         r  disp1/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  disp1/pixel_row_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.582    disp1/pixel_row_reg_n_0_[10]
    SLICE_X36Y118        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.438 r  disp1/pixel_row_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.438    disp1/pixel_row_reg[8]_i_1_n_4
    SLICE_X36Y118        FDRE                                         r  disp1/pixel_row_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.826    -1.285    disp1/o_clk_75M
    SLICE_X36Y118        FDRE                                         r  disp1/pixel_row_reg[11]/C
                         clock pessimism              0.428    -0.857    
    SLICE_X36Y118        FDRE (Hold_fdre_C_D)         0.105    -0.752    disp1/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 disp1/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.158%)  route 0.146ns (33.842%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.559    -0.855    disp1/o_clk_75M
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  disp1/pixel_row_reg[2]/Q
                         net (fo=7, routed)           0.146    -0.568    disp1/out[2]
    SLICE_X36Y116        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.424 r  disp1/pixel_row_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.424    disp1/pixel_row_reg[0]_i_3_n_4
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.828    -1.283    disp1/o_clk_75M
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[3]/C
                         clock pessimism              0.428    -0.855    
    SLICE_X36Y116        FDRE (Hold_fdre_C_D)         0.105    -0.750    disp1/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 disp1/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.559    -0.855    disp1/o_clk_75M
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.714 f  disp1/pixel_row_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.529    disp1/out[0]
    SLICE_X36Y116        LUT1 (Prop_lut1_I0_O)        0.045    -0.484 r  disp1/pixel_row[0]_i_9/O
                         net (fo=1, routed)           0.000    -0.484    disp1/pixel_row[0]_i_9_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.414 r  disp1/pixel_row_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.414    disp1/pixel_row_reg[0]_i_3_n_7
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.828    -1.283    disp1/o_clk_75M
    SLICE_X36Y116        FDRE                                         r  disp1/pixel_row_reg[0]/C
                         clock pessimism              0.428    -0.855    
    SLICE_X36Y116        FDRE (Hold_fdre_C_D)         0.105    -0.750    disp1/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 disp1/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.558    -0.856    disp1/o_clk_75M
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  disp1/pixel_row_reg[5]/Q
                         net (fo=7, routed)           0.192    -0.523    disp1/out[5]
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.413 r  disp1/pixel_row_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.413    disp1/pixel_row_reg[4]_i_1_n_6
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.827    -1.284    disp1/o_clk_75M
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[5]/C
                         clock pessimism              0.428    -0.856    
    SLICE_X36Y117        FDRE (Hold_fdre_C_D)         0.105    -0.751    disp1/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 disp1/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            disp1/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.252ns (53.686%)  route 0.217ns (46.314%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.558    -0.856    disp1/o_clk_75M
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  disp1/pixel_row_reg[6]/Q
                         net (fo=7, routed)           0.217    -0.497    disp1/out[6]
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.386 r  disp1/pixel_row_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.386    disp1/pixel_row_reg[4]_i_1_n_5
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75M/inst/i_clk_100M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75M/inst/clkout2_buf/O
                         net (fo=27, routed)          0.827    -1.284    disp1/o_clk_75M
    SLICE_X36Y117        FDRE                                         r  disp1/pixel_row_reg[6]/C
                         clock pessimism              0.428    -0.856    
    SLICE_X36Y117        FDRE (Hold_fdre_C_D)         0.105    -0.751    disp1/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_75M_clk_gen_75M
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_gen_75M/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X39Y119    disp1/horiz_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X41Y118    disp1/pixel_column_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X39Y119    disp1/pixel_column_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X39Y119    disp1/pixel_column_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X39Y119    disp1/pixel_column_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X38Y116    disp1/pixel_column_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X38Y116    disp1/pixel_column_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X38Y116    disp1/pixel_column_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_gen_75M/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/horiz_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X41Y118    disp1/pixel_column_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/pixel_column_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/pixel_column_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/pixel_column_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X38Y116    disp1/pixel_column_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X38Y116    disp1/pixel_column_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X38Y116    disp1/pixel_column_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/pixel_column_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X38Y116    disp1/pixel_column_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/horiz_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X41Y118    disp1/pixel_column_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/pixel_column_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/pixel_column_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/pixel_column_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/pixel_column_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/pixel_column_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y119    disp1/pixel_column_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X36Y116    disp1/pixel_row_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X36Y118    disp1/pixel_row_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 2.834ns (29.418%)  route 6.799ns (70.582%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 15.944 - 10.000 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.300    ddr2/ldc/clk_0
    SLICE_X67Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.419     6.719 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           0.990     7.709    ddr2/ldc/p_0_in12_in[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.299     8.008 r  ddr2/ldc/vns_bankmachine0_state[2]_i_15/O
                         net (fo=1, routed)           0.000     8.008    ddr2/ldc/vns_bankmachine0_state[2]_i_15_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.540    ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.811 f  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.746     9.557    ddr2/ldc/soc_sdram_bankmachine0_row_hit
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.373     9.930 r  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17/O
                         net (fo=1, routed)           0.546    10.476    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    10.600 f  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.812    11.412    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.536 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.772    12.308    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X71Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.432 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          1.025    13.457    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    13.581 f  ddr2/ldc/vns_new_master_wdata_ready0_i_10/O
                         net (fo=7, routed)           0.973    14.554    ddr2/ldc/vns_new_master_wdata_ready0_i_10_n_0
    SLICE_X67Y118        LUT3 (Prop_lut3_I2_O)        0.118    14.672 r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4/O
                         net (fo=1, routed)           0.596    15.268    ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_n_0
    SLICE_X66Y123        LUT6 (Prop_lut6_I4_O)        0.326    15.594 r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_1/O
                         net (fo=1, routed)           0.340    15.934    ddr2/ldc/vns_new_master_rdata_valid90
    SLICE_X70Y123        SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.484    15.944    ddr2/ldc/clk_0
    SLICE_X70Y123        SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/CLK
                         clock pessimism              0.313    16.257    
                         clock uncertainty           -0.057    16.201    
    SLICE_X70Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    16.157    ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         16.157    
                         arrival time                         -15.934    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 2.638ns (28.036%)  route 6.771ns (71.964%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 15.944 - 10.000 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.300    ddr2/ldc/clk_0
    SLICE_X67Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.419     6.719 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           0.990     7.709    ddr2/ldc/p_0_in12_in[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.299     8.008 r  ddr2/ldc/vns_bankmachine0_state[2]_i_15/O
                         net (fo=1, routed)           0.000     8.008    ddr2/ldc/vns_bankmachine0_state[2]_i_15_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.540    ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.811 f  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.746     9.557    ddr2/ldc/soc_sdram_bankmachine0_row_hit
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.373     9.930 r  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17/O
                         net (fo=1, routed)           0.546    10.476    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    10.600 f  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.812    11.412    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.536 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.772    12.308    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X71Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.432 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.847    13.279    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.403 f  ddr2/ldc/vns_bankmachine2_state[2]_i_5/O
                         net (fo=5, routed)           0.604    14.007    ddr2/ldc/vns_bankmachine2_state[2]_i_5_n_0
    SLICE_X71Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.131 f  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_3/O
                         net (fo=2, routed)           1.130    15.261    ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_3_n_0
    SLICE_X69Y123        LUT6 (Prop_lut6_I1_O)        0.124    15.385 r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_1/O
                         net (fo=1, routed)           0.324    15.710    ddr2/ldc/vns_new_master_rdata_valid00
    SLICE_X70Y123        SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.484    15.944    ddr2/ldc/clk_0
    SLICE_X70Y123        SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/CLK
                         clock pessimism              0.313    16.257    
                         clock uncertainty           -0.057    16.201    
    SLICE_X70Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    16.171    ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         16.171    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 2.514ns (27.297%)  route 6.696ns (72.703%))
  Logic Levels:           9  (CARRY4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 16.027 - 10.000 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.300    ddr2/ldc/clk_0
    SLICE_X67Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.419     6.719 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           0.990     7.709    ddr2/ldc/p_0_in12_in[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.299     8.008 r  ddr2/ldc/vns_bankmachine0_state[2]_i_15/O
                         net (fo=1, routed)           0.000     8.008    ddr2/ldc/vns_bankmachine0_state[2]_i_15_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.540    ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.811 f  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.746     9.557    ddr2/ldc/soc_sdram_bankmachine0_row_hit
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.373     9.930 r  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17/O
                         net (fo=1, routed)           0.546    10.476    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    10.600 f  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.812    11.412    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.536 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.772    12.308    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X71Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.432 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.922    13.354    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X64Y131        LUT5 (Prop_lut5_I1_O)        0.124    13.478 f  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.687    14.165    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y129        LUT6 (Prop_lut6_I5_O)        0.124    14.289 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           1.222    15.510    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X72Y123        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.567    16.027    ddr2/ldc/clk_0
    SLICE_X72Y123        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[2]/C
                         clock pessimism              0.313    16.340    
                         clock uncertainty           -0.057    16.284    
    SLICE_X72Y123        FDRE (Setup_fdre_C_CE)      -0.205    16.079    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[2]
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 2.514ns (27.297%)  route 6.696ns (72.703%))
  Logic Levels:           9  (CARRY4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 16.027 - 10.000 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.300    ddr2/ldc/clk_0
    SLICE_X67Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.419     6.719 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           0.990     7.709    ddr2/ldc/p_0_in12_in[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.299     8.008 r  ddr2/ldc/vns_bankmachine0_state[2]_i_15/O
                         net (fo=1, routed)           0.000     8.008    ddr2/ldc/vns_bankmachine0_state[2]_i_15_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.540    ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.811 f  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.746     9.557    ddr2/ldc/soc_sdram_bankmachine0_row_hit
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.373     9.930 r  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17/O
                         net (fo=1, routed)           0.546    10.476    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    10.600 f  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.812    11.412    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.536 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.772    12.308    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X71Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.432 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.922    13.354    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X64Y131        LUT5 (Prop_lut5_I1_O)        0.124    13.478 f  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.687    14.165    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y129        LUT6 (Prop_lut6_I5_O)        0.124    14.289 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           1.222    15.510    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X72Y123        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.567    16.027    ddr2/ldc/clk_0
    SLICE_X72Y123        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[3]/C
                         clock pessimism              0.313    16.340    
                         clock uncertainty           -0.057    16.284    
    SLICE_X72Y123        FDRE (Setup_fdre_C_CE)      -0.205    16.079    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[3]
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.638ns (29.115%)  route 6.423ns (70.885%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 15.944 - 10.000 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.300    ddr2/ldc/clk_0
    SLICE_X67Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.419     6.719 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           0.990     7.709    ddr2/ldc/p_0_in12_in[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.299     8.008 r  ddr2/ldc/vns_bankmachine0_state[2]_i_15/O
                         net (fo=1, routed)           0.000     8.008    ddr2/ldc/vns_bankmachine0_state[2]_i_15_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.540    ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.811 f  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.746     9.557    ddr2/ldc/soc_sdram_bankmachine0_row_hit
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.373     9.930 r  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17/O
                         net (fo=1, routed)           0.546    10.476    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    10.600 f  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.812    11.412    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.536 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.772    12.308    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X71Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.432 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          1.259    13.691    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X61Y127        LUT5 (Prop_lut5_I1_O)        0.124    13.815 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.669    14.484    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.608 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.306    14.914    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X60Y121        LUT2 (Prop_lut2_I1_O)        0.124    15.038 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.323    15.361    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.484    15.944    ddr2/ldc/clk_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.313    16.257    
                         clock uncertainty           -0.057    16.201    
    SLICE_X59Y121        FDRE (Setup_fdre_C_CE)      -0.205    15.996    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         15.996    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.638ns (29.115%)  route 6.423ns (70.885%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 15.944 - 10.000 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.300    ddr2/ldc/clk_0
    SLICE_X67Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.419     6.719 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           0.990     7.709    ddr2/ldc/p_0_in12_in[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.299     8.008 r  ddr2/ldc/vns_bankmachine0_state[2]_i_15/O
                         net (fo=1, routed)           0.000     8.008    ddr2/ldc/vns_bankmachine0_state[2]_i_15_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.540    ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.811 f  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.746     9.557    ddr2/ldc/soc_sdram_bankmachine0_row_hit
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.373     9.930 r  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17/O
                         net (fo=1, routed)           0.546    10.476    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    10.600 f  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.812    11.412    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.536 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.772    12.308    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X71Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.432 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          1.259    13.691    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X61Y127        LUT5 (Prop_lut5_I1_O)        0.124    13.815 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.669    14.484    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.608 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.306    14.914    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X60Y121        LUT2 (Prop_lut2_I1_O)        0.124    15.038 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.323    15.361    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.484    15.944    ddr2/ldc/clk_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.313    16.257    
                         clock uncertainty           -0.057    16.201    
    SLICE_X59Y121        FDRE (Setup_fdre_C_CE)      -0.205    15.996    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.996    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.638ns (29.115%)  route 6.423ns (70.885%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 15.944 - 10.000 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.300    ddr2/ldc/clk_0
    SLICE_X67Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.419     6.719 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           0.990     7.709    ddr2/ldc/p_0_in12_in[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.299     8.008 r  ddr2/ldc/vns_bankmachine0_state[2]_i_15/O
                         net (fo=1, routed)           0.000     8.008    ddr2/ldc/vns_bankmachine0_state[2]_i_15_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.540    ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.811 f  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.746     9.557    ddr2/ldc/soc_sdram_bankmachine0_row_hit
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.373     9.930 r  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17/O
                         net (fo=1, routed)           0.546    10.476    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    10.600 f  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.812    11.412    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.536 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.772    12.308    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X71Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.432 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          1.259    13.691    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X61Y127        LUT5 (Prop_lut5_I1_O)        0.124    13.815 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.669    14.484    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.608 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.306    14.914    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X60Y121        LUT2 (Prop_lut2_I1_O)        0.124    15.038 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.323    15.361    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.484    15.944    ddr2/ldc/clk_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.313    16.257    
                         clock uncertainty           -0.057    16.201    
    SLICE_X59Y121        FDRE (Setup_fdre_C_CE)      -0.205    15.996    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         15.996    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.638ns (29.115%)  route 6.423ns (70.885%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 15.944 - 10.000 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.300    ddr2/ldc/clk_0
    SLICE_X67Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.419     6.719 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           0.990     7.709    ddr2/ldc/p_0_in12_in[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.299     8.008 r  ddr2/ldc/vns_bankmachine0_state[2]_i_15/O
                         net (fo=1, routed)           0.000     8.008    ddr2/ldc/vns_bankmachine0_state[2]_i_15_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.540    ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.811 f  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.746     9.557    ddr2/ldc/soc_sdram_bankmachine0_row_hit
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.373     9.930 r  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17/O
                         net (fo=1, routed)           0.546    10.476    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    10.600 f  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.812    11.412    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.536 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.772    12.308    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X71Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.432 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          1.259    13.691    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X61Y127        LUT5 (Prop_lut5_I1_O)        0.124    13.815 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.669    14.484    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.608 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.306    14.914    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X60Y121        LUT2 (Prop_lut2_I1_O)        0.124    15.038 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.323    15.361    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.484    15.944    ddr2/ldc/clk_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.313    16.257    
                         clock uncertainty           -0.057    16.201    
    SLICE_X59Y121        FDRE (Setup_fdre_C_CE)      -0.205    15.996    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         15.996    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.638ns (29.115%)  route 6.423ns (70.885%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 15.944 - 10.000 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.300    ddr2/ldc/clk_0
    SLICE_X67Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.419     6.719 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           0.990     7.709    ddr2/ldc/p_0_in12_in[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.299     8.008 r  ddr2/ldc/vns_bankmachine0_state[2]_i_15/O
                         net (fo=1, routed)           0.000     8.008    ddr2/ldc/vns_bankmachine0_state[2]_i_15_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.540    ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.811 f  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.746     9.557    ddr2/ldc/soc_sdram_bankmachine0_row_hit
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.373     9.930 r  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17/O
                         net (fo=1, routed)           0.546    10.476    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    10.600 f  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.812    11.412    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.536 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.772    12.308    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X71Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.432 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          1.259    13.691    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X61Y127        LUT5 (Prop_lut5_I1_O)        0.124    13.815 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.669    14.484    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.608 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.306    14.914    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X60Y121        LUT2 (Prop_lut2_I1_O)        0.124    15.038 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.323    15.361    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.484    15.944    ddr2/ldc/clk_0
    SLICE_X59Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[4]/C
                         clock pessimism              0.313    16.257    
                         clock uncertainty           -0.057    16.201    
    SLICE_X59Y121        FDRE (Setup_fdre_C_CE)      -0.205    15.996    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[4]
  -------------------------------------------------------------------
                         required time                         15.996    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 2.638ns (29.154%)  route 6.411ns (70.846%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 15.942 - 10.000 ) 
    Source Clock Delay      (SCD):    6.300ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.300    ddr2/ldc/clk_0
    SLICE_X67Y121        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.419     6.719 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           0.990     7.709    ddr2/ldc/p_0_in12_in[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.299     8.008 r  ddr2/ldc/vns_bankmachine0_state[2]_i_15/O
                         net (fo=1, routed)           0.000     8.008    ddr2/ldc/vns_bankmachine0_state[2]_i_15_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.540    ddr2/ldc/vns_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.811 f  ddr2/ldc/vns_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.746     9.557    ddr2/ldc/soc_sdram_bankmachine0_row_hit
    SLICE_X69Y126        LUT5 (Prop_lut5_I2_O)        0.373     9.930 r  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17/O
                         net (fo=1, routed)           0.546    10.476    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X69Y128        LUT5 (Prop_lut5_I3_O)        0.124    10.600 f  ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.812    11.412    ddr2/ldc/soc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.536 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.772    12.308    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X71Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.432 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.922    13.354    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X64Y131        LUT5 (Prop_lut5_I1_O)        0.124    13.478 f  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.687    14.165    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y129        LUT6 (Prop_lut6_I5_O)        0.124    14.289 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.445    14.734    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X60Y127        LUT2 (Prop_lut2_I1_O)        0.124    14.858 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.491    15.349    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X59Y127        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.482    15.942    ddr2/ldc/clk_0
    SLICE_X59Y127        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.313    16.255    
                         clock uncertainty           -0.057    16.199    
    SLICE_X59Y127        FDRE (Setup_fdre_C_CE)      -0.205    15.994    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.550     1.852    ddr2/ldc/clk_0
    SLICE_X61Y126        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.234    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.817     2.404    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.538     1.865    
    SLICE_X60Y126        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.175    ddr2/ldc/storage_3_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.550     1.852    ddr2/ldc/clk_0
    SLICE_X61Y126        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.234    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.817     2.404    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.538     1.865    
    SLICE_X60Y126        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.175    ddr2/ldc/storage_3_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.550     1.852    ddr2/ldc/clk_0
    SLICE_X61Y126        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.234    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.817     2.404    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMB/CLK
                         clock pessimism             -0.538     1.865    
    SLICE_X60Y126        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.175    ddr2/ldc/storage_3_reg_0_15_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.550     1.852    ddr2/ldc/clk_0
    SLICE_X61Y126        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.234    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.817     2.404    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMB_D1/CLK
                         clock pessimism             -0.538     1.865    
    SLICE_X60Y126        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.175    ddr2/ldc/storage_3_reg_0_15_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.550     1.852    ddr2/ldc/clk_0
    SLICE_X61Y126        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.234    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.817     2.404    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMC/CLK
                         clock pessimism             -0.538     1.865    
    SLICE_X60Y126        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.175    ddr2/ldc/storage_3_reg_0_15_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.550     1.852    ddr2/ldc/clk_0
    SLICE_X61Y126        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.234    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.817     2.404    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X60Y126        RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMC_D1/CLK
                         clock pessimism             -0.538     1.865    
    SLICE_X60Y126        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.175    ddr2/ldc/storage_3_reg_0_15_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.550     1.852    ddr2/ldc/clk_0
    SLICE_X61Y126        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.234    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X60Y126        RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.817     2.404    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X60Y126        RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMD/CLK
                         clock pessimism             -0.538     1.865    
    SLICE_X60Y126        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.175    ddr2/ldc/storage_3_reg_0_15_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.550     1.852    ddr2/ldc/clk_0
    SLICE_X61Y126        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.234    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X60Y126        RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.817     2.404    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X60Y126        RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMD_D1/CLK
                         clock pessimism             -0.538     1.865    
    SLICE_X60Y126        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.175    ddr2/ldc/storage_3_reg_0_15_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_write_resp_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_12_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.018%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.554     1.856    ddr2/ldc/clk_0
    SLICE_X55Y117        FDRE                                         r  ddr2/ldc/soc_write_resp_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_fdre_C_Q)         0.141     1.997 r  ddr2/ldc/soc_write_resp_buffer_produce_reg[0]/Q
                         net (fo=20, routed)          0.273     2.271    ddr2/ldc/storage_12_reg_0_15_0_5/ADDRD0
    SLICE_X56Y116        RAMD32                                       r  ddr2/ldc/storage_12_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.824     2.410    ddr2/ldc/storage_12_reg_0_15_0_5/WCLK
    SLICE_X56Y116        RAMD32                                       r  ddr2/ldc/storage_12_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.517     1.892    
    SLICE_X56Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.202    ddr2/ldc/storage_12_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_write_resp_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_12_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.018%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.554     1.856    ddr2/ldc/clk_0
    SLICE_X55Y117        FDRE                                         r  ddr2/ldc/soc_write_resp_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_fdre_C_Q)         0.141     1.997 r  ddr2/ldc/soc_write_resp_buffer_produce_reg[0]/Q
                         net (fo=20, routed)          0.273     2.271    ddr2/ldc/storage_12_reg_0_15_0_5/ADDRD0
    SLICE_X56Y116        RAMD32                                       r  ddr2/ldc/storage_12_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.824     2.410    ddr2/ldc/storage_12_reg_0_15_0_5/WCLK
    SLICE_X56Y116        RAMD32                                       r  ddr2/ldc/storage_12_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.517     1.892    
    SLICE_X56Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.202    ddr2/ldc/storage_12_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y42    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y42    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y50    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22    ddr2/ldc/mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21    ddr2/ldc/memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20    ddr2/ldc/memdat_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y126   ddr2/ldc/storage_3_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y126   ddr2/ldc/storage_3_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y126   ddr2/ldc/storage_3_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y126   ddr2/ldc/storage_3_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y126   ddr2/ldc/storage_3_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y126   ddr2/ldc/storage_3_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y126   ddr2/ldc/storage_3_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y126   ddr2/ldc/storage_3_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y115   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y115   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y115   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y115   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y115   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y115   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y115   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y115   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :          114  Failing Endpoints,  Worst Slack       -0.671ns,  Total Violation       -9.386ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 4.478ns (24.633%)  route 13.701ns (75.367%))
  Logic Levels:           22  (CARRY4=1 LUT2=3 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.307ns = ( 29.307 - 20.000 ) 
    Source Clock Delay      (SCD):    12.052ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.896     9.336    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.699    10.159    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.255 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    12.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X27Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    12.508 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.646    13.154    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X26Y25         LUT4 (Prop_lut4_I2_O)        0.150    13.304 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.468    13.772    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.332    14.104 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.803    14.907    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.031 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.618    15.649    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.485    16.258    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.124    16.382 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    16.382    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.960 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.123    18.083    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.326    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.618    19.027    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332    19.359 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.436    19.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    19.919 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.442    20.361    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.485 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.613    21.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.223 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.733    21.956    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.080 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.616    22.696    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.820 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.492    23.312    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.488    23.924    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.567    24.615    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.739 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.732    25.471    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.595 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.706    26.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124    26.425 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.816    27.241    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.931    28.296    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.118    28.414 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[0]_i_3__153/O
                         net (fo=4, routed)           0.395    28.810    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3221_in
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.326    29.136 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__363/O
                         net (fo=1, routed)           0.454    29.590    swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/fifo_done_en_1
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124    29.714 r  swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__986/O
                         net (fo=1, routed)           0.517    30.231    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/din_new
    SLICE_X44Y55         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.512    29.307    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/clk_core_BUFG
    SLICE_X44Y55         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]/C
                         clock pessimism              0.362    29.669    
                         clock uncertainty           -0.062    29.607    
    SLICE_X44Y55         FDCE (Setup_fdce_C_D)       -0.047    29.560    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.560    
                         arrival time                         -30.231    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.289ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.782ns  (logic 4.286ns (24.103%)  route 13.496ns (75.897%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.450ns = ( 29.450 - 20.000 ) 
    Source Clock Delay      (SCD):    12.052ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.896     9.336    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.699    10.159    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.255 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    12.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X27Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    12.508 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.646    13.154    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X26Y25         LUT4 (Prop_lut4_I2_O)        0.150    13.304 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.468    13.772    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.332    14.104 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.803    14.907    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.031 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.618    15.649    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.485    16.258    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.124    16.382 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    16.382    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.960 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.123    18.083    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.326    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.618    19.027    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332    19.359 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.436    19.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    19.919 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.442    20.361    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.485 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.613    21.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.223 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.733    21.956    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.080 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.616    22.696    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.820 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.492    23.312    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.488    23.924    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.567    24.615    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.739 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.833    25.572    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124    25.696 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.887    26.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X46Y31         LUT4 (Prop_lut4_I1_O)        0.152    26.736 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.585    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.348    27.669 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.859    28.528    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X45Y28         LUT4 (Prop_lut4_I1_O)        0.124    28.652 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.182    29.834    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X57Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.655    29.450    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X57Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism              0.362    29.812    
                         clock uncertainty           -0.062    29.750    
    SLICE_X57Y21         FDCE (Setup_fdce_C_CE)      -0.205    29.545    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.545    
                         arrival time                         -29.834    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.274ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.029ns  (logic 4.510ns (25.015%)  route 13.519ns (74.985%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.476ns = ( 29.476 - 20.000 ) 
    Source Clock Delay      (SCD):    12.052ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.896     9.336    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.699    10.159    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.255 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    12.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X27Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    12.508 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.646    13.154    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X26Y25         LUT4 (Prop_lut4_I2_O)        0.150    13.304 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.468    13.772    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.332    14.104 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.803    14.907    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.031 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.618    15.649    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.485    16.258    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.124    16.382 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    16.382    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.960 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.123    18.083    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.326    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.618    19.027    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332    19.359 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.436    19.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    19.919 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.442    20.361    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.485 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.613    21.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.223 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.733    21.956    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.080 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.616    22.696    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.820 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.492    23.312    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.488    23.924    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.567    24.615    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.739 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.732    25.471    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.595 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.706    26.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124    26.425 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.816    27.241    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.815    28.180    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124    28.304 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.742    29.046    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148    29.194 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.559    29.753    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.328    30.081 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[61]_i_1__4/O
                         net (fo=1, routed)           0.000    30.081    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[29]
    SLICE_X37Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.681    29.476    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/C
                         clock pessimism              0.362    29.838    
                         clock uncertainty           -0.062    29.776    
    SLICE_X37Y42         FDCE (Setup_fdce_C_D)        0.031    29.807    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                         -30.081    
  -------------------------------------------------------------------
                         slack                                 -0.274    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.007ns  (logic 4.510ns (25.045%)  route 13.497ns (74.954%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.477ns = ( 29.477 - 20.000 ) 
    Source Clock Delay      (SCD):    12.052ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.896     9.336    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.699    10.159    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.255 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    12.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X27Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    12.508 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.646    13.154    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X26Y25         LUT4 (Prop_lut4_I2_O)        0.150    13.304 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.468    13.772    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.332    14.104 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.803    14.907    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.031 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.618    15.649    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.485    16.258    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.124    16.382 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    16.382    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.960 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.123    18.083    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.326    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.618    19.027    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332    19.359 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.436    19.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    19.919 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.442    20.361    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.485 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.613    21.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.223 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.733    21.956    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.080 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.616    22.696    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.820 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.492    23.312    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.488    23.924    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.567    24.615    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.739 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.732    25.471    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.595 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.706    26.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124    26.425 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.816    27.241    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.815    28.180    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124    28.304 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.742    29.046    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148    29.194 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.537    29.731    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.328    30.059 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[56]_i_1__10/O
                         net (fo=1, routed)           0.000    30.059    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[24]
    SLICE_X37Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.682    29.477    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/C
                         clock pessimism              0.362    29.839    
                         clock uncertainty           -0.062    29.777    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.029    29.806    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]
  -------------------------------------------------------------------
                         required time                         29.806    
                         arrival time                         -30.059    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.004ns  (logic 4.510ns (25.050%)  route 13.494ns (74.950%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.477ns = ( 29.477 - 20.000 ) 
    Source Clock Delay      (SCD):    12.052ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.896     9.336    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.699    10.159    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.255 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    12.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X27Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    12.508 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.646    13.154    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X26Y25         LUT4 (Prop_lut4_I2_O)        0.150    13.304 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.468    13.772    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.332    14.104 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.803    14.907    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.031 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.618    15.649    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.485    16.258    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.124    16.382 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    16.382    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.960 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.123    18.083    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.326    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.618    19.027    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332    19.359 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.436    19.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    19.919 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.442    20.361    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.485 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.613    21.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.223 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.733    21.956    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.080 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.616    22.696    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.820 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.492    23.312    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.488    23.924    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.567    24.615    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.739 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.732    25.471    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.595 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.706    26.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124    26.425 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.816    27.241    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.815    28.180    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124    28.304 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.742    29.046    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148    29.194 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.534    29.728    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.328    30.056 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[57]_i_1__10/O
                         net (fo=1, routed)           0.000    30.056    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[25]
    SLICE_X37Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.682    29.477    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]/C
                         clock pessimism              0.362    29.839    
                         clock uncertainty           -0.062    29.777    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.031    29.808    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]
  -------------------------------------------------------------------
                         required time                         29.808    
                         arrival time                         -30.056    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.722ns  (logic 4.286ns (24.185%)  route 13.436ns (75.815%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.446ns = ( 29.446 - 20.000 ) 
    Source Clock Delay      (SCD):    12.052ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.896     9.336    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.699    10.159    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.255 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    12.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X27Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    12.508 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.646    13.154    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X26Y25         LUT4 (Prop_lut4_I2_O)        0.150    13.304 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.468    13.772    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.332    14.104 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.803    14.907    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.031 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.618    15.649    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.485    16.258    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.124    16.382 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    16.382    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.960 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.123    18.083    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.326    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.618    19.027    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332    19.359 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.436    19.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    19.919 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.442    20.361    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.485 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.613    21.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.223 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.733    21.956    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.080 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.616    22.696    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.820 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.492    23.312    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.488    23.924    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.567    24.615    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.739 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.833    25.572    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124    25.696 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.887    26.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X46Y31         LUT4 (Prop_lut4_I1_O)        0.152    26.736 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.585    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.348    27.669 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.859    28.528    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X45Y28         LUT4 (Prop_lut4_I1_O)        0.124    28.652 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.121    29.773    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X55Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.651    29.446    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.362    29.808    
                         clock uncertainty           -0.062    29.746    
    SLICE_X55Y23         FDCE (Setup_fdce_C_CE)      -0.205    29.541    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -29.773    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[54]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.722ns  (logic 4.286ns (24.185%)  route 13.436ns (75.815%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.446ns = ( 29.446 - 20.000 ) 
    Source Clock Delay      (SCD):    12.052ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.896     9.336    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.699    10.159    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.255 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    12.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X27Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    12.508 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.646    13.154    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X26Y25         LUT4 (Prop_lut4_I2_O)        0.150    13.304 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.468    13.772    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.332    14.104 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.803    14.907    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.031 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.618    15.649    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.485    16.258    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.124    16.382 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    16.382    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.960 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.123    18.083    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.326    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.618    19.027    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332    19.359 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.436    19.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    19.919 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.442    20.361    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.485 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.613    21.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.223 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.733    21.956    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.080 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.616    22.696    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.820 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.492    23.312    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.488    23.924    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.567    24.615    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.739 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.833    25.572    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124    25.696 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.887    26.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X46Y31         LUT4 (Prop_lut4_I1_O)        0.152    26.736 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.585    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.348    27.669 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.859    28.528    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X45Y28         LUT4 (Prop_lut4_I1_O)        0.124    28.652 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.121    29.773    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X55Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.651    29.446    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[54]/C
                         clock pessimism              0.362    29.808    
                         clock uncertainty           -0.062    29.746    
    SLICE_X55Y23         FDCE (Setup_fdce_C_CE)      -0.205    29.541    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[54]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -29.773    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.722ns  (logic 4.286ns (24.185%)  route 13.436ns (75.815%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.446ns = ( 29.446 - 20.000 ) 
    Source Clock Delay      (SCD):    12.052ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.896     9.336    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.699    10.159    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.255 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    12.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X27Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    12.508 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.646    13.154    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X26Y25         LUT4 (Prop_lut4_I2_O)        0.150    13.304 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.468    13.772    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.332    14.104 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.803    14.907    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.031 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.618    15.649    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.485    16.258    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.124    16.382 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    16.382    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.960 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.123    18.083    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.326    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.618    19.027    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332    19.359 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.436    19.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    19.919 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.442    20.361    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.485 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.613    21.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.223 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.733    21.956    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.080 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.616    22.696    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.820 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.492    23.312    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.488    23.924    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.567    24.615    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.739 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.833    25.572    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124    25.696 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.887    26.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X46Y31         LUT4 (Prop_lut4_I1_O)        0.152    26.736 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.585    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.348    27.669 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.859    28.528    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X45Y28         LUT4 (Prop_lut4_I1_O)        0.124    28.652 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.121    29.773    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X55Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.651    29.446    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]/C
                         clock pessimism              0.362    29.808    
                         clock uncertainty           -0.062    29.746    
    SLICE_X55Y23         FDCE (Setup_fdce_C_CE)      -0.205    29.541    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -29.773    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.722ns  (logic 4.286ns (24.185%)  route 13.436ns (75.815%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.446ns = ( 29.446 - 20.000 ) 
    Source Clock Delay      (SCD):    12.052ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.896     9.336    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.699    10.159    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.255 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    12.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X27Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    12.508 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.646    13.154    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X26Y25         LUT4 (Prop_lut4_I2_O)        0.150    13.304 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.468    13.772    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.332    14.104 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.803    14.907    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.031 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.618    15.649    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.485    16.258    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.124    16.382 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    16.382    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.960 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.123    18.083    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.326    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.618    19.027    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332    19.359 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.436    19.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    19.919 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.442    20.361    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.485 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.613    21.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.223 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.733    21.956    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.080 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.616    22.696    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.820 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.492    23.312    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.488    23.924    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.567    24.615    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.739 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.833    25.572    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124    25.696 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.887    26.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X46Y31         LUT4 (Prop_lut4_I1_O)        0.152    26.736 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.585    27.321    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.348    27.669 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.859    28.528    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X45Y28         LUT4 (Prop_lut4_I1_O)        0.124    28.652 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.121    29.773    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X55Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.651    29.446    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism              0.362    29.808    
                         clock uncertainty           -0.062    29.746    
    SLICE_X55Y23         FDCE (Setup_fdce_C_CE)      -0.205    29.541    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -29.773    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.501ns  (logic 4.028ns (23.016%)  route 13.473ns (76.984%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT4=4 LUT5=2 LUT6=11)
  Clock Path Skew:        -2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.470ns = ( 29.470 - 20.000 ) 
    Source Clock Delay      (SCD):    12.052ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.896     9.336    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.699    10.159    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.255 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    12.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X27Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    12.508 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.646    13.154    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X26Y25         LUT4 (Prop_lut4_I2_O)        0.150    13.304 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.468    13.772    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.332    14.104 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.803    14.907    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.031 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.618    15.649    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.485    16.258    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.124    16.382 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    16.382    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.960 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.123    18.083    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.326    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.618    19.027    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.332    19.359 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.436    19.795    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    19.919 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.442    20.361    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.485 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.613    21.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.223 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.733    21.956    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.080 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.616    22.696    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.820 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.492    23.312    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.488    23.924    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.567    24.615    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.739 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.732    25.471    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.124    25.595 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.706    26.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124    26.425 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.816    27.241    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    27.365 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.066    28.431    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.118    28.549 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__131/O
                         net (fo=63, routed)          1.003    29.552    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken
    SLICE_X41Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.675    29.470    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism              0.362    29.832    
                         clock uncertainty           -0.062    29.770    
    SLICE_X41Y35         FDCE (Setup_fdce_C_CE)      -0.407    29.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.363    
                         arrival time                         -29.552    
  -------------------------------------------------------------------
                         slack                                 -0.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.364%)  route 0.247ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.566     3.015    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X45Y96         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     3.156 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][9]/Q
                         net (fo=2, routed)           0.247     3.403    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][9]
    SLICE_X45Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.834     3.889    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X45Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][9]/C
                         clock pessimism             -0.605     3.284    
    SLICE_X45Y100        FDCE (Hold_fdce_C_D)         0.070     3.354    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][9]
  -------------------------------------------------------------------
                         required time                         -3.354    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.475%)  route 0.246ns (63.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.885ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.564     3.013    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X51Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     3.154 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][19]/Q
                         net (fo=2, routed)           0.246     3.399    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][19]
    SLICE_X51Y103        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.831     3.885    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X51Y103        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][19]/C
                         clock pessimism             -0.605     3.280    
    SLICE_X51Y103        FDCE (Hold_fdce_C_D)         0.070     3.350    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][19]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.186ns (11.787%)  route 1.392ns (88.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.626     3.075    swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/clk_core_BUFG
    SLICE_X68Y17         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y17         FDCE (Prop_fdce_C_Q)         0.141     3.216 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/dout_reg[0]/Q
                         net (fo=64, routed)          1.392     4.608    swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/Q[0]
    SLICE_X73Y7          LUT6 (Prop_lut6_I0_O)        0.045     4.653 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout[0]_i_1__881/O
                         net (fo=1, routed)           0.000     4.653    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/D[0]
    SLICE_X73Y7          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.244     3.714    clk_gen/clk_core
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.056     3.770 r  clk_gen/dout[2]_i_2__105/O
                         net (fo=24, routed)          1.295     5.065    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0]_0
    SLICE_X73Y7          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.509    
    SLICE_X73Y7          FDCE (Hold_fdce_C_D)         0.092     4.601    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.601    
                         arrival time                           4.653    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.186ns (11.780%)  route 1.393ns (88.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.626     3.075    swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/clk_core_BUFG
    SLICE_X68Y17         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y17         FDCE (Prop_fdce_C_Q)         0.141     3.216 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/dout_reg[0]/Q
                         net (fo=64, routed)          1.393     4.609    swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/Q[0]
    SLICE_X73Y7          LUT6 (Prop_lut6_I0_O)        0.045     4.654 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout[0]_i_1__937/O
                         net (fo=1, routed)           0.000     4.654    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status/dffs/D[0]
    SLICE_X73Y7          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.244     3.714    clk_gen/clk_core
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.056     3.770 r  clk_gen/dout[2]_i_2__105/O
                         net (fo=24, routed)          1.295     5.065    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status/dffs/dout_reg[0]_0
    SLICE_X73Y7          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.509    
    SLICE_X73Y7          FDCE (Hold_fdce_C_D)         0.092     4.601    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.601    
                         arrival time                           4.654    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.500%)  route 0.245ns (63.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.951ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.626     3.075    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDCE (Prop_fdce_C_Q)         0.141     3.216 r  swervolf/swerv_eh1/swerv/exu/i0_alu_e1/pcff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=3, routed)           0.245     3.462    swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/I89[2]
    SLICE_X52Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.897     3.951    swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[2]/C
                         clock pessimism             -0.614     3.337    
    SLICE_X52Y36         FDCE (Hold_fdce_C_D)         0.070     3.407    swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.552%)  route 0.256ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.959ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.626     3.075    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDCE (Prop_fdce_C_Q)         0.141     3.216 r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=2, routed)           0.256     3.472    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dec_i0_pc_e3[16]
    SLICE_X49Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.905     3.959    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[15]/C
                         clock pessimism             -0.614     3.345    
    SLICE_X49Y43         FDCE (Hold_fdce_C_D)         0.070     3.415    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/pcff/genblock.dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.074%)  route 0.250ns (63.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.885ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.563     3.012    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X53Y98         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.141     3.153 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]/Q
                         net (fo=2, routed)           0.250     3.403    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]
    SLICE_X53Y102        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.830     3.885    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X53Y102        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]/C
                         clock pessimism             -0.605     3.280    
    SLICE_X53Y102        FDCE (Hold_fdce_C_D)         0.066     3.346    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 swervolf/timer_ptc/rptc_cntr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.186ns (16.403%)  route 0.948ns (83.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.746ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.916     2.829    swervolf/timer_ptc/clk_core
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.874 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.438     3.312    swervolf/timer_ptc/cntr_clk
    SLICE_X29Y108        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.141     3.453 r  swervolf/timer_ptc/rptc_cntr_reg[7]/Q
                         net (fo=6, routed)           0.948     4.401    swervolf/axi2wb/rptc_lrc_reg[31][7]
    SLICE_X30Y108        LUT3 (Prop_lut3_I0_O)        0.045     4.446 r  swervolf/axi2wb/rptc_hrc[7]_i_1/O
                         net (fo=1, routed)           0.000     4.446    swervolf/timer_ptc/D[7]
    SLICE_X30Y108        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.244     3.714    clk_gen/clk_core
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.055     3.769 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          0.978     4.746    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X30Y108        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[7]/C
                         clock pessimism             -0.556     4.190    
    SLICE_X30Y108        FDCE (Hold_fdce_C_D)         0.199     4.389    swervolf/timer_ptc/rptc_hrc_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.389    
                         arrival time                           4.446    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.767%)  route 0.253ns (64.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.565     3.014    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X47Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     3.155 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][15]/Q
                         net (fo=2, routed)           0.253     3.408    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][15]
    SLICE_X38Y102        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.837     3.891    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X38Y102        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][15]/C
                         clock pessimism             -0.605     3.286    
    SLICE_X38Y102        FDCE (Hold_fdce_C_D)         0.063     3.349    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][15]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/reset_all_tag_ff/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.186ns (12.677%)  route 1.281ns (87.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.619     3.068    swervolf/swerv_eh1/swerv/ifu/mem_ctl/reset_all_tag_ff/clk_core_BUFG
    SLICE_X64Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/reset_all_tag_ff/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.141     3.209 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/reset_all_tag_ff/dout_reg[0]/Q
                         net (fo=66, routed)          1.281     4.491    swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/reset_all_tags
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.045     4.536 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout[0]_i_1__636/O
                         net (fo=1, routed)           0.000     4.536    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup/dffs/dout_reg[0]_0
    SLICE_X63Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.331     3.801    clk_gen/clk_core
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     3.857 r  clk_gen/dout[0]_i_2__305/O
                         net (fo=32, routed)          1.085     4.942    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup/dffs/tag_valid_w0_clk_1
    SLICE_X63Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.385    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.091     4.476    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.476    
                         arrival time                           4.536    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y22    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y22    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y27    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y27    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y24    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y24    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y103   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y104   swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y104   swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout1
  To Clock:  soc_s7pll0_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout2
  To Clock:  soc_s7pll0_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   ddr2/ldc/BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_27/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll1_clkout
  To Clock:  soc_s7pll1_clkout

Setup :            0  Failing Endpoints,  Worst Slack        3.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.774ns (40.505%)  route 1.137ns (59.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDPE (Prop_fdpe_C_Q)         0.478     6.826 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.137     7.963    ddr2/ldc/iodelay_rst
    SLICE_X89Y74         LUT6 (Prop_lut6_I5_O)        0.296     8.259 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.259    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism              0.311    11.307    
                         clock uncertainty           -0.053    11.254    
    SLICE_X89Y74         FDRE (Setup_fdre_C_D)        0.029    11.283    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.642ns (32.683%)  route 1.322ns (67.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 f  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.322     8.185    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.309 r  ddr2/ldc/soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.309    ddr2/ldc/soc_reset_counter0[0]
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.077    11.369    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.478ns (41.571%)  route 0.672ns (58.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDPE (Prop_fdpe_C_Q)         0.478     6.826 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.672     7.498    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.307    
                         clock uncertainty           -0.053    11.254    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.696    10.558    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.478ns (41.571%)  route 0.672ns (58.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDPE (Prop_fdpe_C_Q)         0.478     6.826 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.672     7.498    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.307    
                         clock uncertainty           -0.053    11.254    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.696    10.558    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.478ns (41.571%)  route 0.672ns (58.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDPE (Prop_fdpe_C_Q)         0.478     6.826 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.672     7.498    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.307    
                         clock uncertainty           -0.053    11.254    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.696    10.558    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.478ns (41.571%)  route 0.672ns (58.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDPE (Prop_fdpe_C_Q)         0.478     6.826 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.672     7.498    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.311    11.307    
                         clock uncertainty           -0.053    11.254    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.696    10.558    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.642ns (32.716%)  route 1.320ns (67.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.320     8.183    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y74         LUT3 (Prop_lut3_I1_O)        0.124     8.307 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.307    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.081    11.373    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.666ns (33.496%)  route 1.322ns (66.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.322     8.185    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y74         LUT2 (Prop_lut2_I0_O)        0.148     8.333 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.333    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.118    11.410    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.668ns (33.596%)  route 1.320ns (66.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.320     8.183    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y74         LUT4 (Prop_lut4_I1_O)        0.150     8.333 r  ddr2/ldc/soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.333    ddr2/ldc/soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.118    11.410    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.642ns (38.984%)  route 1.005ns (61.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.815     7.678    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y74         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.992    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.123    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  3.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.737%)  route 0.124ns (37.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.161    ddr2/ldc/soc_reset_counter[0]
    SLICE_X89Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.206 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.206    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism             -0.536     1.886    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.091     1.977    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.212ns (55.010%)  route 0.173ns (44.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.173     2.211    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.048     2.259 r  ddr2/ldc/soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.259    ddr2/ldc/soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.131     2.004    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.657%)  route 0.173ns (45.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.173     2.211    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.256 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.256    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.121     1.994    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDPE (Prop_fdpe_C_Q)         0.164     2.040 r  ddr2/ldc/FDPE_6/Q
                         net (fo=1, routed)           0.170     2.211    ddr2/ldc/vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/C
                         clock pessimism             -0.549     1.876    
    SLICE_X88Y77         FDPE (Hold_fdpe_C_D)         0.064     1.940    ddr2/ldc/FDPE_7
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.675%)  route 0.267ns (64.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDPE (Prop_fdpe_C_Q)         0.148     2.024 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.267     2.291    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.908    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.864    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.675%)  route 0.267ns (64.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDPE (Prop_fdpe_C_Q)         0.148     2.024 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.267     2.291    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.908    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.864    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.675%)  route 0.267ns (64.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDPE (Prop_fdpe_C_Q)         0.148     2.024 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.267     2.291    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.908    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.864    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.675%)  route 0.267ns (64.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X88Y77         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDPE (Prop_fdpe_C_Q)         0.148     2.024 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.267     2.291    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.908    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.864    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.148     2.021 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.143    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y74         LUT4 (Prop_lut4_I3_O)        0.099     2.242 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.298    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_CE)       -0.016     1.857    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.148     2.021 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.143    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y74         LUT4 (Prop_lut4_I3_O)        0.099     2.242 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.298    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_CE)       -0.016     1.857    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll1_clkout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   ddr2/ldc/BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y77     ddr2/ldc/FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y77     ddr2/ldc/FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y74     ddr2/ldc/soc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     ddr2/ldc/FDPE_6/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     ddr2/ldc/FDPE_7/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     ddr2/ldc/soc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     ddr2/ldc/soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb0
  To Clock:  vns_pll_fb0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb1
  To Clock:  vns_pll_fb1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       97.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.988ns  (required time - arrival time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.456ns (29.416%)  route 1.094ns (70.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 102.110 - 100.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.799     2.799    tap/dmi_tck
    SLICE_X4Y104         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     3.255 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           1.094     4.349    tap/dmi[3]
    SLICE_X3Y104         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.110   102.110    tap/dmi_tck
    SLICE_X3Y104         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism              0.320   102.430    
                         clock uncertainty           -0.035   102.395    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.058   102.337    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                        102.337    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                 97.988    

Slack (MET) :             98.159ns  (required time - arrival time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.456ns (29.602%)  route 1.084ns (70.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 101.971 - 100.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.452     2.452    tap/dmi_tck
    SLICE_X3Y104         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     2.908 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           1.084     3.993    tap/dmi[2]
    SLICE_X3Y102         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.971   101.971    tap/dmi_tck
    SLICE_X3Y102         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism              0.274   102.245    
                         clock uncertainty           -0.035   102.210    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)       -0.058   102.152    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                        102.152    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 98.159    

Slack (MET) :             98.198ns  (required time - arrival time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.518ns (32.163%)  route 1.093ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 102.090 - 100.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.452     2.452    tap/dmi_tck
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     2.970 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           1.093     4.063    tap/dmi[27]
    SLICE_X2Y103         FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.090   102.090    tap/dmi_tck
    SLICE_X2Y103         FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism              0.251   102.341    
                         clock uncertainty           -0.035   102.306    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)       -0.045   102.261    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                        102.261    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                 98.198    

Slack (MET) :             98.222ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.456ns (27.212%)  route 1.220ns (72.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 102.318 - 100.000 ) 
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.703     2.703    tap/dmi_tck
    SLICE_X4Y105         FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDSE (Prop_fdse_C_Q)         0.456     3.159 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           1.220     4.379    tap/dmi[5]
    SLICE_X4Y105         FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.318   102.318    tap/dmi_tck
    SLICE_X4Y105         FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.385   102.703    
                         clock uncertainty           -0.035   102.668    
    SLICE_X4Y105         FDSE (Setup_fdse_C_D)       -0.067   102.601    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        102.601    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 98.222    

Slack (MET) :             98.222ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.456ns (27.212%)  route 1.220ns (72.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 102.319 - 100.000 ) 
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.706     2.706    tap/dmi_tck
    SLICE_X4Y106         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     3.162 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           1.220     4.382    tap/dmi[8]
    SLICE_X4Y106         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.319   102.319    tap/dmi_tck
    SLICE_X4Y106         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.387   102.706    
                         clock uncertainty           -0.035   102.671    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)       -0.067   102.604    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        102.604    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 98.222    

Slack (MET) :             98.236ns  (required time - arrival time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.456ns (27.157%)  route 1.223ns (72.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 102.110 - 100.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.452     2.452    tap/dmi_tck
    SLICE_X3Y104         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     2.908 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           1.223     4.132    tap/dmi[10]
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.110   102.110    tap/dmi_tck
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism              0.320   102.430    
                         clock uncertainty           -0.035   102.395    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.028   102.367    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                        102.367    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 98.236    

Slack (MET) :             98.282ns  (required time - arrival time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.456ns (29.409%)  route 1.095ns (70.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 102.110 - 100.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.432     2.432    tap/dmi_tck
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     2.888 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           1.095     3.983    tap/dmi[13]
    SLICE_X3Y104         FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.110   102.110    tap/dmi_tck
    SLICE_X3Y104         FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism              0.251   102.361    
                         clock uncertainty           -0.035   102.326    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.061   102.265    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                        102.265    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                 98.282    

Slack (MET) :             98.283ns  (required time - arrival time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.456ns (31.331%)  route 0.999ns (68.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 101.971 - 100.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.432     2.432    tap/dmi_tck
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     2.888 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.999     3.888    tap/dmi[24]
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.971   101.971    tap/dmi_tck
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism              0.251   102.222    
                         clock uncertainty           -0.035   102.187    
    SLICE_X2Y102         FDRE (Setup_fdre_C_D)       -0.016   102.171    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                        102.171    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                 98.283    

Slack (MET) :             98.288ns  (required time - arrival time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.518ns (32.452%)  route 1.078ns (67.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 102.090 - 100.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.432     2.432    tap/dmi_tck
    SLICE_X2Y103         FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     2.950 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           1.078     4.029    tap/dmi[25]
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.090   102.090    tap/dmi_tck
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism              0.320   102.410    
                         clock uncertainty           -0.035   102.375    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)       -0.058   102.317    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                        102.317    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                 98.288    

Slack (MET) :             98.290ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.456ns (35.458%)  route 0.830ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns = ( 101.741 - 100.000 ) 
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.290     2.290    tap/dmi_tck
    SLICE_X3Y102         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     2.746 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.830     3.577    tap/dmi[1]
    SLICE_X3Y100         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.741   101.741    tap/dmi_tck
    SLICE_X3Y100         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.228   101.969    
                         clock uncertainty           -0.035   101.933    
    SLICE_X3Y100         FDSE (Setup_fdse_C_D)       -0.067   101.866    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        101.866    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 98.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.057     1.057    tap/dmi_tck
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.221 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.198     1.419    tap/dmi[21]
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.198     1.198    tap/dmi_tck
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism             -0.141     1.057    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.052     1.109    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.137     1.137    tap/dmi_tck
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     1.301 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.198     1.499    tap/dmi[29]
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.288     1.288    tap/dmi_tck
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism             -0.151     1.137    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.052     1.189    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.412%)  route 0.393ns (73.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.189     1.189    tap/dmi_tck
    SLICE_X4Y105         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDSE (Prop_fdse_C_Q)         0.141     1.330 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.393     1.723    tap/dmi[4]
    SLICE_X4Y104         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.438     1.438    tap/dmi_tck
    SLICE_X4Y104         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.108     1.330    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.070     1.400    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.777%)  route 0.234ns (61.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.057     1.057    tap/dmi_tck
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.148     1.205 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.234     1.439    tap/dmi[23]
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.198     1.198    tap/dmi_tck
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism             -0.141     1.057    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.010     1.067    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.932%)  route 0.425ns (75.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.057     1.057    tap/dmi_tck
    SLICE_X3Y102         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.198 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.425     1.623    tap/dmi[16]
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.264     1.264    tap/dmi_tck
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism             -0.108     1.156    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.070     1.226    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.720%)  route 0.368ns (72.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.057     1.057    tap/dmi_tck
    SLICE_X3Y102         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.198 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.368     1.566    tap/dmi[18]
    SLICE_X3Y102         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.198     1.198    tap/dmi_tck
    SLICE_X3Y102         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.141     1.057    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.066     1.123    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.044%)  route 0.380ns (72.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.057     1.057    tap/dmi_tck
    SLICE_X3Y102         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.198 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.380     1.579    tap/dmi[17]
    SLICE_X3Y102         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.198     1.198    tap/dmi_tck
    SLICE_X3Y102         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism             -0.141     1.057    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.070     1.127    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.303%)  route 0.377ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.113     1.113    tap/dmi_tck
    SLICE_X2Y103         FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.277 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.377     1.655    tap/dmi[25]
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.264     1.264    tap/dmi_tck
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.138     1.126    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.072     1.198    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.513%)  route 0.391ns (73.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.113     1.113    tap/dmi_tck
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.254 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.391     1.645    tap/dmi[14]
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.264     1.264    tap/dmi_tck
    SLICE_X3Y103         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism             -0.151     1.113    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.070     1.183    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.164ns (30.050%)  route 0.382ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.057     1.057    tap/dmi_tck
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.221 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.382     1.603    tap/dmi[20]
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.198     1.198    tap/dmi_tck
    SLICE_X2Y102         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism             -0.141     1.057    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.075     1.132    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.471    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X3Y100  tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y104  tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y104  tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y104  tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y103  tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y103  tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y103  tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y102  tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y102  tap/dmi_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y102  tap/dmi_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X3Y100  tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X3Y100  tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y102  tap/dmi_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y102  tap/dmi_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y102  tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y102  tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y102  tap/dmi_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y102  tap/dmi_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y102  tap/dmi_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y102  tap/dmi_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y104  tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y104  tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y104  tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y104  tap/dmi_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y104  tap/dmi_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y104  tap/dmi_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y104  tap/dmi_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y104  tap/dmi_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X3Y100  tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X3Y100  tap/dmi_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.908ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.744ns (34.908%)  route 1.387ns (65.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.493    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.912 r  tap/dtmcs_reg[21]/Q
                         net (fo=2, routed)           1.387     5.299    tap/dtmcs[21]
    SLICE_X81Y75         LUT3 (Prop_lut3_I2_O)        0.325     5.624 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     5.624    tap/dtmcs[20]_i_1_n_0
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.128    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.365   103.493    
                         clock uncertainty           -0.035   103.457    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)        0.075   103.532    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        103.532    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 97.908    

Slack (MET) :             97.942ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.773ns (36.816%)  route 1.327ns (63.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 103.127 - 100.000 ) 
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.492    tap/dtmcs_tck
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.478     3.970 r  tap/dtmcs_reg[12]/Q
                         net (fo=2, routed)           1.327     5.296    tap/dtmcs[12]
    SLICE_X78Y73         LUT3 (Prop_lut3_I2_O)        0.295     5.591 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     5.591    tap/dtmcs[11]_i_1_n_0
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.127    tap/dtmcs_tck
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.365   103.492    
                         clock uncertainty           -0.035   103.456    
    SLICE_X78Y73         FDRE (Setup_fdre_C_D)        0.077   103.533    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                        103.533    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                 97.942    

Slack (MET) :             98.022ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.671ns (32.559%)  route 1.390ns (67.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 103.131 - 100.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.705     3.496    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDRE (Prop_fdre_C_Q)         0.518     4.014 r  tap/dtmcs_reg[27]/Q
                         net (fo=2, routed)           1.390     5.403    tap/dtmcs[27]
    SLICE_X80Y77         LUT3 (Prop_lut3_I2_O)        0.153     5.556 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     5.556    tap/dtmcs[26]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.131    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.365   103.496    
                         clock uncertainty           -0.035   103.460    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.118   103.578    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.578    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                 98.022    

Slack (MET) :             98.166ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.612ns (32.536%)  route 1.269ns (67.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 103.131 - 100.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.493    tap/dtmcs_tck
    SLICE_X79Y77         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDRE (Prop_fdre_C_Q)         0.456     3.949 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           1.269     5.218    tap/dtmcs[30]
    SLICE_X80Y77         LUT3 (Prop_lut3_I2_O)        0.156     5.374 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     5.374    tap/dtmcs[29]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.131    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.326   103.457    
                         clock uncertainty           -0.035   103.421    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.118   103.539    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.539    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                 98.166    

Slack (MET) :             98.208ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.608ns (34.074%)  route 1.176ns (65.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.710     3.501    tap/dtmcs_tck
    SLICE_X82Y73         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.456     3.957 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.176     5.133    tap/dtmcs[34]
    SLICE_X79Y77         LUT3 (Prop_lut3_I2_O)        0.152     5.285 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.285    tap/dtmcs[33]_i_2_n_0
    SLICE_X79Y77         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.128    tap/dtmcs_tck
    SLICE_X79Y77         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.326   103.454    
                         clock uncertainty           -0.035   103.418    
    SLICE_X79Y77         FDRE (Setup_fdre_C_D)        0.075   103.493    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.493    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 98.208    

Slack (MET) :             98.249ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.802ns (43.744%)  route 1.031ns (56.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 103.131 - 100.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.705     3.496    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDRE (Prop_fdre_C_Q)         0.478     3.974 r  tap/dtmcs_reg[29]/Q
                         net (fo=2, routed)           1.031     5.005    tap/dtmcs[29]
    SLICE_X80Y77         LUT3 (Prop_lut3_I2_O)        0.324     5.329 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     5.329    tap/dtmcs[28]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.131    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.365   103.496    
                         clock uncertainty           -0.035   103.460    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.118   103.578    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        103.578    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 98.249    

Slack (MET) :             98.299ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.419ns (30.608%)  route 0.950ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 103.133 - 100.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.493    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.912 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.950     4.862    tap/dtmcs[2]
    SLICE_X81Y78         FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.588   103.133    tap/dtmcs_tck
    SLICE_X81Y78         FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.343   103.476    
                         clock uncertainty           -0.035   103.440    
    SLICE_X81Y78         FDRE (Setup_fdre_C_D)       -0.280   103.160    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.160    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                 98.299    

Slack (MET) :             98.344ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.801ns (47.848%)  route 0.873ns (52.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.493    tap/dtmcs_tck
    SLICE_X80Y75         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDRE (Prop_fdre_C_Q)         0.478     3.971 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.873     4.844    tap/dtmcs[3]
    SLICE_X81Y75         LUT3 (Prop_lut3_I2_O)        0.323     5.167 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.167    tap/dtmcs[2]_i_1_n_0
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.128    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.343   103.471    
                         clock uncertainty           -0.035   103.435    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)        0.075   103.510    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.510    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                 98.344    

Slack (MET) :             98.422ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.419ns (33.825%)  route 0.820ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 103.130 - 100.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.493    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.912 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.820     4.731    tap/dtmcs[2]
    SLICE_X81Y76         FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.585   103.130    tap/dtmcs_tck
    SLICE_X81Y76         FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism              0.343   103.473    
                         clock uncertainty           -0.035   103.437    
    SLICE_X81Y76         FDRE (Setup_fdre_C_D)       -0.284   103.153    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                        103.153    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                 98.422    

Slack (MET) :             98.435ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.746ns (46.483%)  route 0.859ns (53.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 103.135 - 100.000 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.708     3.499    tap/dtmcs_tck
    SLICE_X83Y74         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.419     3.918 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           0.859     4.776    tap/dtmcs[9]
    SLICE_X83Y74         LUT3 (Prop_lut3_I2_O)        0.327     5.103 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.103    tap/dtmcs[8]_i_1_n_0
    SLICE_X83Y74         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590   103.135    tap/dtmcs_tck
    SLICE_X83Y74         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.364   103.499    
                         clock uncertainty           -0.035   103.463    
    SLICE_X83Y74         FDRE (Setup_fdre_C_D)        0.075   103.538    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.538    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                 98.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.108%)  route 0.078ns (37.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.265    tap/dtmcs_tck
    SLICE_X83Y74         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.128     1.393 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           0.078     1.471    tap/dtmcs[8]
    SLICE_X82Y74         FDRE                                         r  tap/dtmcs_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.643    tap/dtmcs_tck
    SLICE_X82Y74         FDRE                                         r  tap/dtmcs_r_reg[8]/C
                         clock pessimism             -0.365     1.278    
    SLICE_X82Y74         FDRE (Hold_fdre_C_D)         0.019     1.297    tap/dtmcs_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.592     1.266    tap/dtmcs_tck
    SLICE_X82Y73         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.141     1.407 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           0.120     1.527    tap/dtmcs[34]
    SLICE_X85Y73         FDRE                                         r  tap/dtmcs_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.644    tap/dtmcs_tck
    SLICE_X85Y73         FDRE                                         r  tap/dtmcs_r_reg[34]/C
                         clock pessimism             -0.365     1.279    
    SLICE_X85Y73         FDRE (Hold_fdre_C_D)         0.066     1.345    tap/dtmcs_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.373%)  route 0.150ns (51.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.265    tap/dtmcs_tck
    SLICE_X83Y74         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.406 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.150     1.556    tap/dtmcs[10]
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.643    tap/dtmcs_tck
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.343     1.300    
    SLICE_X83Y75         FDRE (Hold_fdre_C_D)         0.070     1.370    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.260    tap/dtmcs_tck
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.148     1.408 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           0.074     1.482    tap/dtmcs[6]
    SLICE_X79Y73         FDRE                                         r  tap/dtmcs_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.638    tap/dtmcs_tck
    SLICE_X79Y73         FDRE                                         r  tap/dtmcs_r_reg[6]/C
                         clock pessimism             -0.365     1.273    
    SLICE_X79Y73         FDRE (Hold_fdre_C_D)         0.018     1.291    tap/dtmcs_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.192%)  route 0.152ns (51.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.265    tap/dtmcs_tck
    SLICE_X83Y74         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.406 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.152     1.557    tap/dtmcs[7]
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.643    tap/dtmcs_tck
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism             -0.343     1.300    
    SLICE_X83Y75         FDRE (Hold_fdre_C_D)         0.066     1.366    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.161%)  route 0.132ns (50.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.262    tap/dtmcs_tck
    SLICE_X79Y77         FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDRE (Prop_fdre_C_Q)         0.128     1.390 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           0.132     1.522    tap/dtmcs[33]
    SLICE_X80Y76         FDRE                                         r  tap/dtmcs_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.640    tap/dtmcs_tck
    SLICE_X80Y76         FDRE                                         r  tap/dtmcs_r_reg[33]/C
                         clock pessimism             -0.343     1.297    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)         0.011     1.308    tap/dtmcs_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.336%)  route 0.081ns (38.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.592     1.266    tap/dtmcs_tck
    SLICE_X82Y73         FDRE                                         r  tap/dtmcs_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.128     1.394 r  tap/dtmcs_reg[38]/Q
                         net (fo=2, routed)           0.081     1.474    tap/dtmcs[38]
    SLICE_X82Y73         FDRE                                         r  tap/dtmcs_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.644    tap/dtmcs_tck
    SLICE_X82Y73         FDRE                                         r  tap/dtmcs_reg[37]/C
                         clock pessimism             -0.378     1.266    
    SLICE_X82Y73         FDRE (Hold_fdre_C_D)        -0.006     1.260    tap/dtmcs_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.249ns (70.173%)  route 0.106ns (29.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.590     1.264    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDRE (Prop_fdre_C_Q)         0.148     1.412 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.106     1.518    tap/dtmcs[26]
    SLICE_X80Y77         LUT3 (Prop_lut3_I2_O)        0.101     1.619 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     1.619    tap/dtmcs[25]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.642    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism             -0.378     1.264    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.131     1.395    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.184%)  route 0.100ns (28.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.590     1.264    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDRE (Prop_fdre_C_Q)         0.148     1.412 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.100     1.512    tap/dtmcs[28]
    SLICE_X80Y77         LUT3 (Prop_lut3_I2_O)        0.099     1.611 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     1.611    tap/dtmcs[27]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.642    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism             -0.378     1.264    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.121     1.385    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.166%)  route 0.155ns (54.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.261    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.128     1.389 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           0.155     1.544    tap/dtmcs[20]
    SLICE_X81Y74         FDRE                                         r  tap/dtmcs_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.639    tap/dtmcs_tck
    SLICE_X81Y74         FDRE                                         r  tap/dtmcs_r_reg[20]/C
                         clock pessimism             -0.343     1.296    
    SLICE_X81Y74         FDRE (Hold_fdre_C_D)         0.019     1.315    tap/dtmcs_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y79   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X83Y75   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y73   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y73   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y73   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X81Y74   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X81Y74   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X81Y76   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X81Y74   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X81Y76   tap/dtmcs_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X81Y76   tap/dtmcs_r_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y76   tap/dtmcs_r_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y76   tap/dtmcs_r_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y79   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y79   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y75   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y75   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X81Y74   tap/dtmcs_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X81Y74   tap/dtmcs_r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X81Y74   tap/dtmcs_r_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns = ( 100.929 - 100.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.093     1.093    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.549 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.073    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.197 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.197    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.929   100.929    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.164   101.093    
                         clock uncertainty           -0.035   101.057    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.086    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.086    
                         arrival time                          -2.197    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.410     0.410    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.738    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.783    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.479     0.479    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.410    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.501    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.718ns (36.058%)  route 1.273ns (63.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    9.956ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.714     9.956    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.419    10.375 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][60]/Q
                         net (fo=1, routed)           1.273    11.648    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][60]
    SLICE_X73Y100        LUT4 (Prop_lut4_I3_O)        0.299    11.947 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[60]_i_1/O
                         net (fo=1, routed)           0.000    11.947    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[59]
    SLICE_X73Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.583    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism              0.235    16.278    
                         clock uncertainty           -0.172    16.106    
    SLICE_X73Y100        FDCE (Setup_fdce_C_D)        0.032    16.138    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.456ns (25.541%)  route 1.329ns (74.459%))
  Logic Levels:           0  
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 15.952 - 10.000 ) 
    Source Clock Delay      (SCD):    9.850ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.609     9.850    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X52Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDCE (Prop_fdce_C_Q)         0.456    10.306 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[1]/Q
                         net (fo=7, routed)           1.329    11.635    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/async_wptr[0]
    SLICE_X61Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.492    15.952    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X61Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.187    
                         clock uncertainty           -0.172    16.015    
    SLICE_X61Y112        FDCE (Setup_fdce_C_D)       -0.109    15.906    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.906    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.718ns (38.193%)  route 1.162ns (61.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 15.957 - 10.000 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.619     9.860    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X48Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.419    10.279 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][38]/Q
                         net (fo=1, routed)           1.162    11.441    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][12]
    SLICE_X49Y111        LUT4 (Prop_lut4_I0_O)        0.299    11.740 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[38]_i_1/O
                         net (fo=1, routed)           0.000    11.740    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[12]
    SLICE_X49Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.497    15.957    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X49Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism              0.235    16.192    
                         clock uncertainty           -0.172    16.020    
    SLICE_X49Y111        FDCE (Setup_fdce_C_D)        0.031    16.051    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         16.051    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.456ns (26.172%)  route 1.286ns (73.828%))
  Logic Levels:           0  
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 15.952 - 10.000 ) 
    Source Clock Delay      (SCD):    9.850ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.609     9.850    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X52Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDCE (Prop_fdce_C_Q)         0.456    10.306 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[0]/Q
                         net (fo=7, routed)           1.286    11.592    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/wptr_q__2[0]
    SLICE_X61Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.492    15.952    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X61Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.187    
                         clock uncertainty           -0.172    16.015    
    SLICE_X61Y112        FDCE (Setup_fdce_C_D)       -0.103    15.912    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.912    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.456ns (24.755%)  route 1.386ns (75.245%))
  Logic Levels:           0  
  Clock Path Skew:        -3.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.059ns = ( 16.059 - 10.000 ) 
    Source Clock Delay      (SCD):    9.873ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.631     9.873    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X68Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.456    10.329 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          1.386    11.715    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X79Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.598    16.059    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X79Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.294    
                         clock uncertainty           -0.172    16.121    
    SLICE_X79Y98         FDCE (Setup_fdce_C_D)       -0.061    16.060    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.718ns (39.313%)  route 1.108ns (60.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    9.956ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.714     9.956    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.419    10.375 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][33]/Q
                         net (fo=1, routed)           1.108    11.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][33]
    SLICE_X73Y100        LUT4 (Prop_lut4_I3_O)        0.299    11.782 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[33]_i_1/O
                         net (fo=1, routed)           0.000    11.782    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[32]
    SLICE_X73Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.583    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.235    16.278    
                         clock uncertainty           -0.172    16.106    
    SLICE_X73Y100        FDCE (Setup_fdce_C_D)        0.031    16.137    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         16.137    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.716ns (39.717%)  route 1.087ns (60.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    9.956ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.714     9.956    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X72Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.419    10.375 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][48]/Q
                         net (fo=1, routed)           1.087    11.461    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][48]
    SLICE_X72Y100        LUT4 (Prop_lut4_I0_O)        0.297    11.758 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[48]_i_1/O
                         net (fo=1, routed)           0.000    11.758    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[47]
    SLICE_X72Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.583    16.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.235    16.278    
                         clock uncertainty           -0.172    16.106    
    SLICE_X72Y100        FDCE (Setup_fdce_C_D)        0.032    16.138    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                         -11.758    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.478ns (31.577%)  route 1.036ns (68.423%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 15.939 - 10.000 ) 
    Source Clock Delay      (SCD):    9.840ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.599     9.840    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/clk_core_BUFG
    SLICE_X54Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDCE (Prop_fdce_C_Q)         0.478    10.318 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/rptr_q_reg[1]/Q
                         net (fo=12, routed)          1.036    11.354    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X55Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.479    15.939    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X55Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.174    
                         clock uncertainty           -0.172    16.002    
    SLICE_X55Y121        FDCE (Setup_fdce_C_D)       -0.229    15.773    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.773    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.715ns (41.435%)  route 1.011ns (58.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 15.957 - 10.000 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.619     9.860    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y104        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDRE (Prop_fdre_C_Q)         0.419    10.279 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           1.011    11.290    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][4]
    SLICE_X69Y110        LUT4 (Prop_lut4_I3_O)        0.296    11.586 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.586    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[3]
    SLICE_X69Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.497    15.957    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.235    16.192    
                         clock uncertainty           -0.172    16.020    
    SLICE_X69Y110        FDCE (Setup_fdce_C_D)        0.031    16.051    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         16.051    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.642ns (36.437%)  route 1.120ns (63.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 15.960 - 10.000 ) 
    Source Clock Delay      (SCD):    9.874ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.632     9.874    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X70Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.518    10.392 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           1.120    11.511    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X70Y100        LUT4 (Prop_lut4_I0_O)        0.124    11.635 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000    11.635    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[42]
    SLICE_X70Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.500    15.960    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.235    16.195    
                         clock uncertainty           -0.172    16.023    
    SLICE_X70Y100        FDCE (Setup_fdce_C_D)        0.081    16.104    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         16.104    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                  4.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.596     3.045    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     3.186 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][30]/Q
                         net (fo=1, routed)           0.054     3.240    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][30]
    SLICE_X76Y99         LUT4 (Prop_lut4_I3_O)        0.045     3.285 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[30]_i_1/O
                         net (fo=1, routed)           0.000     3.285    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[29]
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.283     2.171    
                         clock uncertainty            0.172     2.344    
    SLICE_X76Y99         FDCE (Hold_fdce_C_D)         0.121     2.465    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.564     3.013    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141     3.154 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][20]/Q
                         net (fo=1, routed)           0.054     3.208    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][20]
    SLICE_X66Y103        LUT4 (Prop_lut4_I0_O)        0.045     3.253 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[20]_i_1/O
                         net (fo=1, routed)           0.000     3.253    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[19]
    SLICE_X66Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.283     2.138    
                         clock uncertainty            0.172     2.311    
    SLICE_X66Y103        FDCE (Hold_fdce_C_D)         0.121     2.432    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][62]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.594     3.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y101        FDRE (Prop_fdre_C_Q)         0.141     3.184 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][62]/Q
                         net (fo=1, routed)           0.080     3.264    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][62]
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.045     3.309 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[62]_i_1/O
                         net (fo=1, routed)           0.000     3.309    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[61]
    SLICE_X76Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.867     2.453    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism             -0.283     2.169    
                         clock uncertainty            0.172     2.342    
    SLICE_X76Y101        FDCE (Hold_fdce_C_D)         0.121     2.463    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.594     3.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141     3.184 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           0.080     3.264    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][64]
    SLICE_X76Y100        LUT4 (Prop_lut4_I0_O)        0.045     3.309 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[64]_i_1/O
                         net (fo=1, routed)           0.000     3.309    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[63]
    SLICE_X76Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.867     2.453    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism             -0.283     2.169    
                         clock uncertainty            0.172     2.342    
    SLICE_X76Y100        FDCE (Hold_fdce_C_D)         0.121     2.463    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.560     3.009    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X48Y111        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.141     3.150 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][38]/Q
                         net (fo=1, routed)           0.053     3.203    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[12]
    SLICE_X49Y111        LUT4 (Prop_lut4_I1_O)        0.045     3.248 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[38]_i_1/O
                         net (fo=1, routed)           0.000     3.248    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[12]
    SLICE_X49Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X49Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.283     2.133    
                         clock uncertainty            0.172     2.306    
    SLICE_X49Y111        FDCE (Hold_fdce_C_D)         0.092     2.398    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.596     3.045    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     3.186 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/Q
                         net (fo=1, routed)           0.087     3.273    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][11]
    SLICE_X76Y99         LUT4 (Prop_lut4_I3_O)        0.045     3.318 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     3.318    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[10]
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism             -0.283     2.171    
                         clock uncertainty            0.172     2.344    
    SLICE_X76Y99         FDCE (Hold_fdce_C_D)         0.120     2.464    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.594     3.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141     3.184 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/Q
                         net (fo=1, routed)           0.087     3.271    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][13]
    SLICE_X76Y100        LUT4 (Prop_lut4_I0_O)        0.045     3.316 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     3.316    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[12]
    SLICE_X76Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.867     2.453    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.283     2.169    
                         clock uncertainty            0.172     2.342    
    SLICE_X76Y100        FDCE (Hold_fdce_C_D)         0.120     2.462    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.594     3.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y101        FDRE (Prop_fdre_C_Q)         0.141     3.184 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][14]/Q
                         net (fo=1, routed)           0.087     3.271    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][14]
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.045     3.316 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     3.316    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[13]
    SLICE_X76Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.867     2.453    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/C
                         clock pessimism             -0.283     2.169    
                         clock uncertainty            0.172     2.342    
    SLICE_X76Y101        FDCE (Hold_fdce_C_D)         0.120     2.462    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.564     3.013    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141     3.154 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][18]/Q
                         net (fo=1, routed)           0.087     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][18]
    SLICE_X66Y103        LUT4 (Prop_lut4_I0_O)        0.045     3.286 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[18]_i_1/O
                         net (fo=1, routed)           0.000     3.286    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[17]
    SLICE_X66Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.283     2.138    
                         clock uncertainty            0.172     2.311    
    SLICE_X66Y103        FDCE (Hold_fdce_C_D)         0.120     2.431    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.564     3.013    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.141     3.154 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/Q
                         net (fo=1, routed)           0.087     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][23]
    SLICE_X70Y106        LUT4 (Prop_lut4_I0_O)        0.045     3.286 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[23]_i_1/O
                         net (fo=1, routed)           0.000     3.286    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[22]
    SLICE_X70Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.283     2.138    
                         clock uncertainty            0.172     2.311    
    SLICE_X70Y106        FDCE (Hold_fdce_C_D)         0.120     2.431    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.855    





---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.943ns  (logic 0.642ns (6.457%)  route 9.301ns (93.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.275ns = ( 29.275 - 20.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 16.295 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.600    16.295    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X56Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.518    16.813 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           9.301    26.114    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][3]
    SLICE_X56Y120        LUT4 (Prop_lut4_I0_O)        0.124    26.238 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    26.238    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[3]
    SLICE_X56Y120        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.481    29.275    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X56Y120        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.235    29.511    
                         clock uncertainty           -0.173    29.338    
    SLICE_X56Y120        FDCE (Setup_fdce_C_D)        0.077    29.415    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         29.415    
                         arrival time                         -26.238    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.145ns  (logic 0.642ns (7.020%)  route 8.503ns (92.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.293ns = ( 29.293 - 20.000 ) 
    Source Clock Delay      (SCD):    6.314ns = ( 16.314 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.619    16.314    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518    16.832 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/Q
                         net (fo=1, routed)           8.503    25.335    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][69]
    SLICE_X68Y105        LUT4 (Prop_lut4_I0_O)        0.124    25.459 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[69]_i_1__0/O
                         net (fo=1, routed)           0.000    25.459    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[66]
    SLICE_X68Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.499    29.293    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism              0.235    29.529    
                         clock uncertainty           -0.173    29.356    
    SLICE_X68Y105        FDCE (Setup_fdce_C_D)        0.031    29.387    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         29.387    
                         arrival time                         -25.459    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.610ns  (logic 0.580ns (6.736%)  route 8.030ns (93.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.404ns = ( 29.404 - 20.000 ) 
    Source Clock Delay      (SCD):    6.426ns = ( 16.426 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.730    16.426    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X86Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.456    16.882 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][49]/Q
                         net (fo=1, routed)           8.030    24.912    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][49]
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124    25.036 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[49]_i_1__0/O
                         net (fo=1, routed)           0.000    25.036    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[46]
    SLICE_X87Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.609    29.404    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.235    29.639    
                         clock uncertainty           -0.173    29.466    
    SLICE_X87Y95         FDCE (Setup_fdce_C_D)        0.032    29.498    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         29.498    
                         arrival time                         -25.036    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.605ns  (logic 0.580ns (6.741%)  route 8.025ns (93.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.399ns = ( 29.399 - 20.000 ) 
    Source Clock Delay      (SCD):    6.419ns = ( 16.419 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.723    16.419    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.456    16.875 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           8.025    24.899    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][56]
    SLICE_X86Y85         LUT4 (Prop_lut4_I3_O)        0.124    25.023 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    25.023    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[53]
    SLICE_X86Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.604    29.399    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.235    29.634    
                         clock uncertainty           -0.173    29.461    
    SLICE_X86Y85         FDCE (Setup_fdce_C_D)        0.031    29.492    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         29.492    
                         arrival time                         -25.023    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.470ns  (logic 0.773ns (9.126%)  route 7.697ns (90.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.274ns = ( 29.274 - 20.000 ) 
    Source Clock Delay      (SCD):    6.295ns = ( 16.295 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.600    16.295    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X56Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.478    16.773 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][7]/Q
                         net (fo=1, routed)           7.697    24.470    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][6]
    SLICE_X54Y119        LUT4 (Prop_lut4_I0_O)        0.295    24.765 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    24.765    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[6]
    SLICE_X54Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.480    29.274    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.235    29.510    
                         clock uncertainty           -0.173    29.337    
    SLICE_X54Y119        FDCE (Setup_fdce_C_D)        0.081    29.418    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         29.418    
                         arrival time                         -24.765    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.464ns  (logic 0.642ns (7.585%)  route 7.822ns (92.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.404ns = ( 29.404 - 20.000 ) 
    Source Clock Delay      (SCD):    6.425ns = ( 16.425 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.729    16.425    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X88Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.518    16.943 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/Q
                         net (fo=1, routed)           7.822    24.765    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][28]
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.124    24.889 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    24.889    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[25]
    SLICE_X88Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.609    29.404    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism              0.235    29.639    
                         clock uncertainty           -0.173    29.466    
    SLICE_X88Y93         FDCE (Setup_fdce_C_D)        0.077    29.543    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         29.543    
                         arrival time                         -24.889    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.442ns  (logic 0.642ns (7.605%)  route 7.800ns (92.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.393ns = ( 29.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns = ( 16.416 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.720    16.416    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.518    16.934 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][16]/Q
                         net (fo=1, routed)           7.800    24.734    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][16]
    SLICE_X80Y90         LUT4 (Prop_lut4_I0_O)        0.124    24.858 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000    24.858    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[13]
    SLICE_X80Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.598    29.393    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism              0.235    29.628    
                         clock uncertainty           -0.173    29.455    
    SLICE_X80Y90         FDCE (Setup_fdce_C_D)        0.077    29.532    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         29.532    
                         arrival time                         -24.858    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.381ns  (logic 0.580ns (6.920%)  route 7.801ns (93.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.402ns = ( 29.402 - 20.000 ) 
    Source Clock Delay      (SCD):    6.424ns = ( 16.424 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.728    16.424    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X89Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    16.880 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][27]/Q
                         net (fo=1, routed)           7.801    24.681    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][27]
    SLICE_X88Y90         LUT4 (Prop_lut4_I3_O)        0.124    24.805 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[27]_i_1__0/O
                         net (fo=1, routed)           0.000    24.805    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[24]
    SLICE_X88Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.607    29.402    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism              0.235    29.637    
                         clock uncertainty           -0.173    29.464    
    SLICE_X88Y90         FDCE (Setup_fdce_C_D)        0.081    29.545    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         29.545    
                         arrival time                         -24.805    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][58]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.277ns  (logic 0.642ns (7.757%)  route 7.635ns (92.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 29.388 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns = ( 16.409 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.713    16.409    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X74Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    16.927 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][58]/Q
                         net (fo=1, routed)           7.635    24.561    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][58]
    SLICE_X76Y92         LUT4 (Prop_lut4_I0_O)        0.124    24.685 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[58]_i_1__0/O
                         net (fo=1, routed)           0.000    24.685    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[55]
    SLICE_X76Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.593    29.388    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism              0.235    29.623    
                         clock uncertainty           -0.173    29.450    
    SLICE_X76Y92         FDCE (Setup_fdce_C_D)        0.077    29.527    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         29.527    
                         arrival time                         -24.685    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.158ns  (logic 0.580ns (7.110%)  route 7.578ns (92.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.402ns = ( 29.402 - 20.000 ) 
    Source Clock Delay      (SCD):    6.424ns = ( 16.424 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.728    16.424    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.456    16.880 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][30]/Q
                         net (fo=1, routed)           7.578    24.458    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][30]
    SLICE_X82Y94         LUT4 (Prop_lut4_I0_O)        0.124    24.582 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    24.582    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[27]
    SLICE_X82Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.607    29.402    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism              0.235    29.637    
                         clock uncertainty           -0.173    29.464    
    SLICE_X82Y94         FDCE (Setup_fdce_C_D)        0.031    29.495    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         29.495    
                         arrival time                         -24.582    
  -------------------------------------------------------------------
                         slack                                  4.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][45]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.467ns (11.062%)  route 3.755ns (88.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.961ns
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.600     6.061    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.367     6.428 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][45]/Q
                         net (fo=1, routed)           3.755    10.182    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][45]
    SLICE_X78Y95         LUT4 (Prop_lut4_I3_O)        0.100    10.282 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[45]_i_1__0/O
                         net (fo=1, routed)           0.000    10.282    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[42]
    SLICE_X78Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.719     9.961    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism             -0.235     9.725    
                         clock uncertainty            0.173     9.898    
    SLICE_X78Y95         FDCE (Hold_fdce_C_D)         0.333    10.231    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                        -10.231    
                         arrival time                          10.282    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.518ns (12.262%)  route 3.707ns (87.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.961ns
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.598     6.059    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.418     6.477 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/Q
                         net (fo=1, routed)           3.707    10.183    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][37]
    SLICE_X80Y88         LUT4 (Prop_lut4_I0_O)        0.100    10.283 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[37]_i_1__0/O
                         net (fo=1, routed)           0.000    10.283    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[34]
    SLICE_X80Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.719     9.961    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.235     9.725    
                         clock uncertainty            0.173     9.898    
    SLICE_X80Y88         FDCE (Hold_fdce_C_D)         0.333    10.231    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                        -10.231    
                         arrival time                          10.283    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.467ns (11.198%)  route 3.704ns (88.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.967ns
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.604     6.065    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y86         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.367     6.432 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/Q
                         net (fo=1, routed)           3.704    10.135    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][44]
    SLICE_X86Y85         LUT4 (Prop_lut4_I0_O)        0.100    10.235 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[44]_i_1__0/O
                         net (fo=1, routed)           0.000    10.235    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[41]
    SLICE_X86Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.725     9.967    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.235     9.731    
                         clock uncertainty            0.173     9.904    
    SLICE_X86Y85         FDCE (Hold_fdce_C_D)         0.270    10.174    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                        -10.174    
                         arrival time                          10.235    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.518ns (12.228%)  route 3.718ns (87.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.968ns
    Source Clock Delay      (SCD):    6.066ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.605     6.066    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.418     6.484 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][35]/Q
                         net (fo=1, routed)           3.718    10.202    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][35]
    SLICE_X84Y89         LUT4 (Prop_lut4_I0_O)        0.100    10.302 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[35]_i_1__0/O
                         net (fo=1, routed)           0.000    10.302    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[32]
    SLICE_X84Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.726     9.968    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism             -0.235     9.732    
                         clock uncertainty            0.173     9.905    
    SLICE_X84Y89         FDCE (Hold_fdce_C_D)         0.330    10.235    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                        -10.235    
                         arrival time                          10.302    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.518ns (12.220%)  route 3.721ns (87.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.961ns
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.600     6.061    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y95         FDRE (Prop_fdre_C_Q)         0.418     6.479 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/Q
                         net (fo=1, routed)           3.721    10.200    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][65]
    SLICE_X78Y95         LUT4 (Prop_lut4_I0_O)        0.100    10.300 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[65]_i_1__0/O
                         net (fo=1, routed)           0.000    10.300    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[62]
    SLICE_X78Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.719     9.961    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism             -0.235     9.725    
                         clock uncertainty            0.173     9.898    
    SLICE_X78Y95         FDCE (Hold_fdce_C_D)         0.331    10.229    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                        -10.229    
                         arrival time                          10.300    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.518ns (12.223%)  route 3.720ns (87.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.961ns
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.600     6.061    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y95         FDRE (Prop_fdre_C_Q)         0.418     6.479 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/Q
                         net (fo=1, routed)           3.720    10.199    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][17]
    SLICE_X78Y95         LUT4 (Prop_lut4_I0_O)        0.100    10.299 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    10.299    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[14]
    SLICE_X78Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.719     9.961    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism             -0.235     9.725    
                         clock uncertainty            0.173     9.898    
    SLICE_X78Y95         FDCE (Hold_fdce_C_D)         0.330    10.228    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                        -10.228    
                         arrival time                          10.299    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.186ns (8.927%)  route 1.898ns (91.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.931ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.604     1.906    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X89Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][12]/Q
                         net (fo=1, routed)           1.898     3.945    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][12]
    SLICE_X89Y93         LUT4 (Prop_lut4_I3_O)        0.045     3.990 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.990    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[9]
    SLICE_X89Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.877     3.931    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X89Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.283     3.648    
                         clock uncertainty            0.173     3.820    
    SLICE_X89Y93         FDCE (Hold_fdce_C_D)         0.091     3.911    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.911    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.467ns (11.165%)  route 3.716ns (88.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.961ns
    Source Clock Delay      (SCD):    6.068ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.607     6.068    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.367     6.435 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/Q
                         net (fo=1, routed)           3.716    10.150    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][61]
    SLICE_X79Y96         LUT4 (Prop_lut4_I0_O)        0.100    10.250 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[61]_i_1__0/O
                         net (fo=1, routed)           0.000    10.250    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[58]
    SLICE_X79Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.719     9.961    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism             -0.235     9.725    
                         clock uncertainty            0.173     9.898    
    SLICE_X79Y96         FDCE (Hold_fdce_C_D)         0.269    10.167    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                        -10.167    
                         arrival time                          10.250    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.186ns (8.884%)  route 1.908ns (91.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.600     1.902    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141     2.043 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/Q
                         net (fo=1, routed)           1.908     3.951    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][24]
    SLICE_X86Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.996 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000     3.996    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[21]
    SLICE_X86Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.872     3.926    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism             -0.283     3.643    
                         clock uncertainty            0.173     3.815    
    SLICE_X86Y85         FDCE (Hold_fdce_C_D)         0.091     3.906    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.906    
                         arrival time                           3.996    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.518ns (12.343%)  route 3.679ns (87.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.841ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.481     5.941    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X56Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.418     6.359 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][3]/Q
                         net (fo=1, routed)           3.679    10.038    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][2]
    SLICE_X57Y119        LUT4 (Prop_lut4_I0_O)        0.100    10.138 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    10.138    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[2]
    SLICE_X57Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.600     9.841    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X57Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism             -0.235     9.606    
                         clock uncertainty            0.173     9.779    
    SLICE_X57Y119        FDCE (Hold_fdce_C_D)         0.269    10.048    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.048    
                         arrival time                          10.138    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        12.782ns  (logic 0.419ns (3.278%)  route 12.363ns (96.722%))
  Logic Levels:           0  
  Clock Path Skew:        5.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.385ns = ( 29.385 - 20.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.497    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.419     3.916 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          12.363    16.279    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X84Y74         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.590    29.385    tap/clk_core_BUFG
    SLICE_X84Y74         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.385    
                         clock uncertainty           -0.140    29.245    
    SLICE_X84Y74         FDCE (Setup_fdce_C_D)       -0.206    29.039    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -16.279    
  -------------------------------------------------------------------
                         slack                                 12.760    

Slack (MET) :             14.841ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        10.842ns  (logic 0.456ns (4.206%)  route 10.386ns (95.794%))
  Logic Levels:           0  
  Clock Path Skew:        5.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.387ns = ( 29.387 - 20.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.497    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456     3.953 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          10.386    14.339    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X83Y73         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.592    29.387    tap/clk_core_BUFG
    SLICE_X83Y73         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.387    
                         clock uncertainty           -0.140    29.247    
    SLICE_X83Y73         FDCE (Setup_fdce_C_D)       -0.067    29.180    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.180    
                         arrival time                         -14.339    
  -------------------------------------------------------------------
                         slack                                 14.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.141ns (2.973%)  route 4.602ns (97.027%))
  Logic Levels:           0  
  Clock Path Skew:        2.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.915ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.263    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.141     1.404 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           4.602     6.006    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X83Y73         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.861     3.915    tap/clk_core_BUFG
    SLICE_X83Y73         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     3.915    
                         clock uncertainty            0.140     4.055    
    SLICE_X83Y73         FDCE (Hold_fdce_C_D)         0.070     4.125    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.125    
                         arrival time                           6.006    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             2.866ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 0.128ns (2.261%)  route 5.534ns (97.739%))
  Logic Levels:           0  
  Clock Path Skew:        2.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.263    tap/dtmcs_tck
    SLICE_X79Y79         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.128     1.391 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           5.534     6.925    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X84Y74         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.860     3.914    tap/clk_core_BUFG
    SLICE_X84Y74         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     3.914    
                         clock uncertainty            0.140     4.054    
    SLICE_X84Y74         FDCE (Hold_fdce_C_D)         0.005     4.059    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.059    
                         arrival time                           6.925    
  -------------------------------------------------------------------
                         slack                                  2.866    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       11.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.325ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.782ns  (logic 0.606ns (33.998%)  route 1.176ns (66.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    9.956ns = ( 89.956 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.714    89.956    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X83Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_fdce_C_Q)         0.456    90.412 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           1.176    91.588    tap/dmi_reg_rdata[0]
    SLICE_X81Y75         LUT3 (Prop_lut3_I0_O)        0.150    91.738 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    91.738    tap/dtmcs[2]_i_1_n_0
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.128    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.988    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)        0.075   103.063    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.063    
                         arrival time                         -91.738    
  -------------------------------------------------------------------
                         slack                                 11.325    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.254%)  route 1.036ns (61.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    9.941ns = ( 89.941 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.699    89.941    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDCE (Prop_fdce_C_Q)         0.518    90.459 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           1.036    91.495    tap/dmi_reg_rdata[13]
    SLICE_X81Y75         LUT3 (Prop_lut3_I0_O)        0.124    91.619 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000    91.619    tap/dtmcs[15]_i_1_n_0
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.128    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.988    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)        0.031   103.019    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.019    
                         arrival time                         -91.619    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.463ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.686ns  (logic 0.606ns (35.934%)  route 1.080ns (64.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    9.957ns = ( 89.957 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.715    89.957    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X83Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDCE (Prop_fdce_C_Q)         0.456    90.413 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           1.080    91.493    tap/dmi_reg_rdata[1]
    SLICE_X80Y75         LUT3 (Prop_lut3_I0_O)        0.150    91.643 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    91.643    tap/dtmcs[3]_i_1_n_0
    SLICE_X80Y75         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.128    tap/dtmcs_tck
    SLICE_X80Y75         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.988    
    SLICE_X80Y75         FDRE (Setup_fdre_C_D)        0.118   103.106    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.106    
                         arrival time                         -91.643    
  -------------------------------------------------------------------
                         slack                                 11.463    

Slack (MET) :             11.464ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.646ns  (logic 0.606ns (36.808%)  route 1.040ns (63.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    9.953ns = ( 89.952 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.711    89.953    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X82Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDCE (Prop_fdce_C_Q)         0.456    90.409 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           1.040    91.449    tap/dmi_reg_rdata[19]
    SLICE_X81Y75         LUT3 (Prop_lut3_I0_O)        0.150    91.599 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    91.599    tap/dtmcs[21]_i_1_n_0
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.128    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.988    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)        0.075   103.063    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.063    
                         arrival time                         -91.599    
  -------------------------------------------------------------------
                         slack                                 11.464    

Slack (MET) :             11.500ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.652ns  (logic 0.606ns (36.675%)  route 1.046ns (63.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 103.127 - 100.000 ) 
    Source Clock Delay      (SCD):    9.953ns = ( 89.952 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.711    89.953    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X83Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDCE (Prop_fdce_C_Q)         0.456    90.409 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           1.046    91.455    tap/dmi_reg_rdata[4]
    SLICE_X78Y73         LUT3 (Prop_lut3_I0_O)        0.150    91.605 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    91.605    tap/dtmcs[6]_i_1_n_0
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.127    tap/dtmcs_tck
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.127    
                         clock uncertainty           -0.140   102.987    
    SLICE_X78Y73         FDRE (Setup_fdre_C_D)        0.118   103.105    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.105    
                         arrival time                         -91.605    
  -------------------------------------------------------------------
                         slack                                 11.500    

Slack (MET) :             11.506ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.615ns  (logic 0.608ns (37.658%)  route 1.007ns (62.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    9.943ns = ( 89.943 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.701    89.943    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X79Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.456    90.399 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           1.007    91.405    tap/dmi_reg_rdata[18]
    SLICE_X81Y75         LUT3 (Prop_lut3_I0_O)        0.152    91.557 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000    91.557    tap/dtmcs[20]_i_1_n_0
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.128    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.988    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)        0.075   103.063    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        103.063    
                         arrival time                         -91.557    
  -------------------------------------------------------------------
                         slack                                 11.506    

Slack (MET) :             11.540ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.580ns  (logic 0.642ns (40.625%)  route 0.938ns (59.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 103.131 - 100.000 ) 
    Source Clock Delay      (SCD):    9.952ns = ( 89.951 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710    89.952    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y80         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518    90.470 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.938    91.408    tap/dmi_reg_rdata[21]
    SLICE_X80Y77         LUT3 (Prop_lut3_I0_O)        0.124    91.532 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000    91.532    tap/dtmcs[23]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.131    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000   103.131    
                         clock uncertainty           -0.140   102.991    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.081   103.072    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        103.072    
                         arrival time                         -91.532    
  -------------------------------------------------------------------
                         slack                                 11.540    

Slack (MET) :             11.560ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.513ns  (logic 0.580ns (38.331%)  route 0.933ns (61.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    9.947ns = ( 89.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.705    89.947    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X79Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDCE (Prop_fdce_C_Q)         0.456    90.403 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           0.933    91.336    tap/dmi_reg_rdata[15]
    SLICE_X81Y75         LUT3 (Prop_lut3_I0_O)        0.124    91.460 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000    91.460    tap/dtmcs[17]_i_1_n_0
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.128    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.988    
    SLICE_X81Y75         FDRE (Setup_fdre_C_D)        0.032   103.020    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.020    
                         arrival time                         -91.460    
  -------------------------------------------------------------------
                         slack                                 11.560    

Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.448ns  (logic 0.642ns (44.328%)  route 0.806ns (55.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 103.131 - 100.000 ) 
    Source Clock Delay      (SCD):    9.952ns = ( 89.951 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710    89.952    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y80         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518    90.470 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.806    91.276    tap/dmi_reg_rdata[20]
    SLICE_X80Y77         LUT3 (Prop_lut3_I0_O)        0.124    91.400 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000    91.400    tap/dtmcs[22]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.131    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000   103.131    
                         clock uncertainty           -0.140   102.991    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.077   103.068    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.068    
                         arrival time                         -91.400    
  -------------------------------------------------------------------
                         slack                                 11.668    

Slack (MET) :             11.670ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.489ns  (logic 0.668ns (44.857%)  route 0.821ns (55.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 103.131 - 100.000 ) 
    Source Clock Delay      (SCD):    9.950ns = ( 89.950 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.708    89.950    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDCE (Prop_fdce_C_Q)         0.518    90.467 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.821    91.289    tap/dmi_reg_rdata[23]
    SLICE_X80Y77         LUT3 (Prop_lut3_I0_O)        0.150    91.439 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    91.439    tap/dtmcs[25]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.131    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   103.131    
                         clock uncertainty           -0.140   102.991    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.118   103.109    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.109    
                         arrival time                         -91.439    
  -------------------------------------------------------------------
                         slack                                 11.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.588     3.037    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y77         FDCE (Prop_fdce_C_Q)         0.164     3.201 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.082     3.283    tap/dmi_reg_rdata[29]
    SLICE_X79Y77         LUT3 (Prop_lut3_I0_O)        0.048     3.331 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     3.331    tap/dtmcs[31]_i_1_n_0
    SLICE_X79Y77         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.640    tap/dtmcs_tck
    SLICE_X79Y77         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000     1.640    
                         clock uncertainty            0.140     1.780    
    SLICE_X79Y77         FDRE (Hold_fdre_C_D)         0.107     1.887    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.964%)  route 0.146ns (44.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.590     3.039    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X81Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDCE (Prop_fdce_C_Q)         0.141     3.180 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.146     3.326    tap/dmi_reg_rdata[9]
    SLICE_X78Y73         LUT3 (Prop_lut3_I0_O)        0.045     3.371 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     3.371    tap/dtmcs[11]_i_1_n_0
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.638    tap/dtmcs_tck
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.638    
                         clock uncertainty            0.140     1.778    
    SLICE_X78Y73         FDRE (Hold_fdre_C_D)         0.120     1.898    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.192ns (57.983%)  route 0.139ns (42.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.586     3.035    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X79Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.141     3.176 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.139     3.315    tap/dmi_reg_rdata[14]
    SLICE_X81Y75         LUT3 (Prop_lut3_I0_O)        0.051     3.366 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     3.366    tap/dtmcs[16]_i_1_n_0
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.639    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000     1.639    
                         clock uncertainty            0.140     1.779    
    SLICE_X81Y75         FDRE (Hold_fdre_C_D)         0.107     1.886    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (56.992%)  route 0.143ns (43.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.586     3.035    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X79Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.141     3.176 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.143     3.319    tap/dmi_reg_rdata[31]
    SLICE_X79Y77         LUT3 (Prop_lut3_I0_O)        0.049     3.368 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     3.368    tap/dtmcs[33]_i_2_n_0
    SLICE_X79Y77         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.640    tap/dtmcs_tck
    SLICE_X79Y77         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.640    
                         clock uncertainty            0.140     1.780    
    SLICE_X79Y77         FDRE (Hold_fdre_C_D)         0.107     1.887    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.590     3.039    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDCE (Prop_fdce_C_Q)         0.164     3.203 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.145     3.348    tap/dmi_reg_rdata[26]
    SLICE_X80Y77         LUT3 (Prop_lut3_I0_O)        0.048     3.396 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     3.396    tap/dtmcs[28]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.642    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.642    
                         clock uncertainty            0.140     1.782    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.131     1.913    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.491ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.845%)  route 0.146ns (41.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.590     3.039    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDCE (Prop_fdce_C_Q)         0.164     3.203 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.146     3.349    tap/dmi_reg_rdata[22]
    SLICE_X80Y77         LUT3 (Prop_lut3_I0_O)        0.045     3.394 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     3.394    tap/dtmcs[24]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.642    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000     1.642    
                         clock uncertainty            0.140     1.782    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.121     1.903    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.679%)  route 0.147ns (41.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.588     3.037    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDCE (Prop_fdce_C_Q)         0.164     3.201 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.147     3.348    tap/dmi_reg_rdata[3]
    SLICE_X78Y73         LUT3 (Prop_lut3_I0_O)        0.045     3.393 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.393    tap/dtmcs[5]_i_1_n_0
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.638    tap/dtmcs_tck
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.638    
                         clock uncertainty            0.140     1.778    
    SLICE_X78Y73         FDRE (Hold_fdre_C_D)         0.121     1.899    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.588     3.037    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y77         FDCE (Prop_fdce_C_Q)         0.164     3.201 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.135     3.336    tap/dmi_reg_rdata[30]
    SLICE_X79Y77         LUT3 (Prop_lut3_I0_O)        0.045     3.381 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     3.381    tap/dtmcs[32]_i_1_n_0
    SLICE_X79Y77         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.640    tap/dtmcs_tck
    SLICE_X79Y77         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000     1.640    
                         clock uncertainty            0.140     1.780    
    SLICE_X79Y77         FDRE (Hold_fdre_C_D)         0.092     1.872    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.659%)  route 0.196ns (51.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.586     3.035    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X79Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_fdce_C_Q)         0.141     3.176 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.196     3.372    tap/dmi_reg_rdata[17]
    SLICE_X80Y75         LUT3 (Prop_lut3_I0_O)        0.045     3.417 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     3.417    tap/dtmcs[19]_i_1_n_0
    SLICE_X80Y75         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.639    tap/dtmcs_tck
    SLICE_X80Y75         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000     1.639    
                         clock uncertainty            0.140     1.779    
    SLICE_X80Y75         FDRE (Hold_fdre_C_D)         0.121     1.900    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.208ns (51.719%)  route 0.194ns (48.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.590     3.039    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDCE (Prop_fdce_C_Q)         0.164     3.203 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.194     3.397    tap/dmi_reg_rdata[27]
    SLICE_X80Y77         LUT3 (Prop_lut3_I0_O)        0.044     3.441 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     3.441    tap/dtmcs[29]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.642    tap/dtmcs_tck
    SLICE_X80Y77         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000     1.642    
                         clock uncertainty            0.140     1.782    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.131     1.913    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  1.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.851ns  (logic 0.572ns (3.034%)  route 18.279ns (96.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.558ns = ( 29.558 - 20.000 ) 
    Source Clock Delay      (SCD):    9.951ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710     9.951    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    10.407 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        8.655    19.062    clk_gen/rst_core
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.116    19.178 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.624    28.802    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X1Y14          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.763    29.558    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y14          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.446    30.004    
                         clock uncertainty           -0.062    29.942    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.609    29.333    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         29.333    
                         arrival time                         -28.802    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[17]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.885ns  (logic 0.572ns (3.029%)  route 18.313ns (96.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.561ns = ( 29.561 - 20.000 ) 
    Source Clock Delay      (SCD):    9.951ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710     9.951    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    10.407 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        8.655    19.062    clk_gen/rst_core
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.116    19.178 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.658    28.836    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X2Y10          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.766    29.561    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y10          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.446    30.007    
                         clock uncertainty           -0.062    29.945    
    SLICE_X2Y10          FDCE (Recov_fdce_C_CLR)     -0.523    29.422    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         29.422    
                         arrival time                         -28.836    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[19]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.885ns  (logic 0.572ns (3.029%)  route 18.313ns (96.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.561ns = ( 29.561 - 20.000 ) 
    Source Clock Delay      (SCD):    9.951ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710     9.951    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    10.407 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        8.655    19.062    clk_gen/rst_core
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.116    19.178 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.658    28.836    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X2Y10          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.766    29.561    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y10          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[19]/C
                         clock pessimism              0.446    30.007    
                         clock uncertainty           -0.062    29.945    
    SLICE_X2Y10          FDCE (Recov_fdce_C_CLR)     -0.523    29.422    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         29.422    
                         arrival time                         -28.836    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.885ns  (logic 0.572ns (3.029%)  route 18.313ns (96.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.561ns = ( 29.561 - 20.000 ) 
    Source Clock Delay      (SCD):    9.951ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710     9.951    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    10.407 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        8.655    19.062    clk_gen/rst_core
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.116    19.178 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.658    28.836    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X2Y10          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.766    29.561    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y10          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism              0.446    30.007    
                         clock uncertainty           -0.062    29.945    
    SLICE_X2Y10          FDCE (Recov_fdce_C_CLR)     -0.523    29.422    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         29.422    
                         arrival time                         -28.836    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[17]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.866ns  (logic 0.572ns (3.032%)  route 18.294ns (96.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.561ns = ( 29.561 - 20.000 ) 
    Source Clock Delay      (SCD):    9.951ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710     9.951    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    10.407 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        8.655    19.062    clk_gen/rst_core
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.116    19.178 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.639    28.817    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X2Y9           FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.766    29.561    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y9           FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.446    30.007    
                         clock uncertainty           -0.062    29.945    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.523    29.422    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         29.422    
                         arrival time                         -28.817    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.866ns  (logic 0.572ns (3.032%)  route 18.294ns (96.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.561ns = ( 29.561 - 20.000 ) 
    Source Clock Delay      (SCD):    9.951ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710     9.951    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    10.407 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        8.655    19.062    clk_gen/rst_core
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.116    19.178 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.639    28.817    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X2Y9           FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.766    29.561    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y9           FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism              0.446    30.007    
                         clock uncertainty           -0.062    29.945    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.523    29.422    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         29.422    
                         arrival time                         -28.817    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[21]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.866ns  (logic 0.572ns (3.032%)  route 18.294ns (96.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.561ns = ( 29.561 - 20.000 ) 
    Source Clock Delay      (SCD):    9.951ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710     9.951    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    10.407 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        8.655    19.062    clk_gen/rst_core
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.116    19.178 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.639    28.817    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X2Y9           FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.766    29.561    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y9           FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[21]/C
                         clock pessimism              0.446    30.007    
                         clock uncertainty           -0.062    29.945    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.523    29.422    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         29.422    
                         arrival time                         -28.817    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.866ns  (logic 0.572ns (3.032%)  route 18.294ns (96.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.561ns = ( 29.561 - 20.000 ) 
    Source Clock Delay      (SCD):    9.951ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710     9.951    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    10.407 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        8.655    19.062    clk_gen/rst_core
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.116    19.178 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.639    28.817    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X2Y9           FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.766    29.561    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y9           FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.446    30.007    
                         clock uncertainty           -0.062    29.945    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.523    29.422    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         29.422    
                         arrival time                         -28.817    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[11]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.833ns  (logic 0.572ns (3.037%)  route 18.261ns (96.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.557ns = ( 29.557 - 20.000 ) 
    Source Clock Delay      (SCD):    9.951ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710     9.951    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    10.407 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        8.655    19.062    clk_gen/rst_core
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.116    19.178 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.606    28.784    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X2Y15          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.762    29.557    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y15          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[11]/C
                         clock pessimism              0.446    30.003    
                         clock uncertainty           -0.062    29.941    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.523    29.418    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         29.418    
                         arrival time                         -28.784    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.708ns  (logic 0.572ns (3.058%)  route 18.136ns (96.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.560ns = ( 29.560 - 20.000 ) 
    Source Clock Delay      (SCD):    9.951ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.710     9.951    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    10.407 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        8.655    19.062    clk_gen/rst_core
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.116    19.178 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.481    28.659    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X4Y10          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       1.765    29.560    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y10          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism              0.446    30.006    
                         clock uncertainty           -0.062    29.944    
    SLICE_X4Y10          FDCE (Recov_fdce_C_CLR)     -0.609    29.335    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         29.335    
                         arrival time                         -28.659    
  -------------------------------------------------------------------
                         slack                                  0.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/ext_pad_o_reg[22]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.835%)  route 0.213ns (60.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.599     3.048    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     3.189 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        0.213     3.402    swervolf/gpio_module/rst_core
    SLICE_X2Y106         FDCE                                         f  swervolf/gpio_module/ext_pad_o_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.872     3.927    swervolf/gpio_module/clk_core_BUFG
    SLICE_X2Y106         FDCE                                         r  swervolf/gpio_module/ext_pad_o_reg[22]/C
                         clock pessimism             -0.862     3.065    
    SLICE_X2Y106         FDCE (Remov_fdce_C_CLR)     -0.067     2.998    swervolf/gpio_module/ext_pad_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/ext_pad_o_reg[16]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.147%)  route 0.219ns (60.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.599     3.048    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     3.189 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        0.219     3.408    swervolf/gpio_module/rst_core
    SLICE_X5Y107         FDCE                                         f  swervolf/gpio_module/ext_pad_o_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.868     3.923    swervolf/gpio_module/clk_core_BUFG
    SLICE_X5Y107         FDCE                                         r  swervolf/gpio_module/ext_pad_o_reg[16]/C
                         clock pessimism             -0.839     3.084    
    SLICE_X5Y107         FDCE (Remov_fdce_C_CLR)     -0.092     2.992    swervolf/gpio_module/ext_pad_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/wb_dat_o_reg[16]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.147%)  route 0.219ns (60.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.599     3.048    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     3.189 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        0.219     3.408    swervolf/gpio_module/rst_core
    SLICE_X5Y107         FDCE                                         f  swervolf/gpio_module/wb_dat_o_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.868     3.923    swervolf/gpio_module/clk_core_BUFG
    SLICE_X5Y107         FDCE                                         r  swervolf/gpio_module/wb_dat_o_reg[16]/C
                         clock pessimism             -0.839     3.084    
    SLICE_X5Y107         FDCE (Remov_fdce_C_CLR)     -0.092     2.992    swervolf/gpio_module/wb_dat_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_in_reg[16]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.679%)  route 0.224ns (61.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.599     3.048    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     3.189 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        0.224     3.412    swervolf/gpio_module/rst_core
    SLICE_X4Y107         FDCE                                         f  swervolf/gpio_module/rgpio_in_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.868     3.923    swervolf/gpio_module/clk_core_BUFG
    SLICE_X4Y107         FDCE                                         r  swervolf/gpio_module/rgpio_in_reg[16]/C
                         clock pessimism             -0.839     3.084    
    SLICE_X4Y107         FDCE (Remov_fdce_C_CLR)     -0.092     2.992    swervolf/gpio_module/rgpio_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_in_reg[22]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.679%)  route 0.224ns (61.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.599     3.048    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     3.189 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        0.224     3.412    swervolf/gpio_module/rst_core
    SLICE_X4Y107         FDCE                                         f  swervolf/gpio_module/rgpio_in_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.868     3.923    swervolf/gpio_module/clk_core_BUFG
    SLICE_X4Y107         FDCE                                         r  swervolf/gpio_module/rgpio_in_reg[22]/C
                         clock pessimism             -0.839     3.084    
    SLICE_X4Y107         FDCE (Remov_fdce_C_CLR)     -0.092     2.992    swervolf/gpio_module/rgpio_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/wb_dat_o_reg[22]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.679%)  route 0.224ns (61.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.599     3.048    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     3.189 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        0.224     3.412    swervolf/gpio_module/rst_core
    SLICE_X4Y107         FDCE                                         f  swervolf/gpio_module/wb_dat_o_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.868     3.923    swervolf/gpio_module/clk_core_BUFG
    SLICE_X4Y107         FDCE                                         r  swervolf/gpio_module/wb_dat_o_reg[22]/C
                         clock pessimism             -0.839     3.084    
    SLICE_X4Y107         FDCE (Remov_fdce_C_CLR)     -0.092     2.992    swervolf/gpio_module/wb_dat_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_out_reg[22]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.835%)  route 0.213ns (60.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.599     3.048    clk_gen/clk_core_BUFG
    SLICE_X1Y107         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     3.189 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2830, routed)        0.213     3.402    swervolf/gpio_module/rst_core
    SLICE_X3Y106         FDCE                                         f  swervolf/gpio_module/rgpio_out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.872     3.927    swervolf/gpio_module/clk_core_BUFG
    SLICE_X3Y106         FDCE                                         r  swervolf/gpio_module/rgpio_out_reg[22]/C
                         clock pessimism             -0.862     3.065    
    SLICE_X3Y106         FDCE (Remov_fdce_C_CLR)     -0.092     2.973    swervolf/gpio_module/rgpio_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.206ns (12.015%)  route 1.509ns (87.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.591     3.040    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDCE (Prop_fdce_C_Q)         0.164     3.204 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.550     3.753    clk_gen/dmcontrol_reg_1
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.042     3.795 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        0.959     4.754    swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[2]_1
    SLICE_X66Y16         FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.338     3.808    clk_gen/clk_core
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.055     3.863 r  clk_gen/dout[0]_i_2__300/O
                         net (fo=9, routed)           1.057     4.920    swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/fetch_f1_f2_c1_clk
    SLICE_X66Y16         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[1]/C
                         clock pessimism             -0.556     4.364    
    SLICE_X66Y16         FDCE (Remov_fdce_C_CLR)     -0.047     4.317    swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.317    
                         arrival time                           4.754    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.206ns (12.015%)  route 1.509ns (87.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.591     3.040    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDCE (Prop_fdce_C_Q)         0.164     3.204 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.550     3.753    clk_gen/dmcontrol_reg_1
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.042     3.795 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        0.959     4.754    swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[3]_0
    SLICE_X66Y16         FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.338     3.808    clk_gen/clk_core
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.055     3.863 r  clk_gen/dout[0]_i_2__300/O
                         net (fo=9, routed)           1.057     4.920    swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/fetch_f1_f2_c1_clk
    SLICE_X66Y16         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[0]/C
                         clock pessimism             -0.556     4.364    
    SLICE_X66Y16         FDCE (Remov_fdce_C_CLR)     -0.047     4.317    swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.317    
                         arrival time                           4.754    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.206ns (12.015%)  route 1.509ns (87.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=15978, routed)       0.591     3.040    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDCE (Prop_fdce_C_Q)         0.164     3.204 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.550     3.753    clk_gen/dmcontrol_reg_1
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.042     3.795 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        0.959     4.754    swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[3]_0
    SLICE_X66Y16         FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.338     3.808    clk_gen/clk_core
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.055     3.863 r  clk_gen/dout[0]_i_2__300/O
                         net (fo=9, routed)           1.057     4.920    swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/fetch_f1_f2_c1_clk
    SLICE_X66Y16         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[3]/C
                         clock pessimism             -0.556     4.364    
    SLICE_X66Y16         FDCE (Remov_fdce_C_CLR)     -0.047     4.317    swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.317    
                         arrival time                           4.754    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.419ns (7.592%)  route 5.100ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 15.953 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        5.100    11.945    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X58Y111        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.493    15.953    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X58Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/C
                         clock pessimism              0.235    16.188    
                         clock uncertainty           -0.057    16.131    
    SLICE_X58Y111        FDCE (Recov_fdce_C_CLR)     -0.494    15.637    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.419ns (7.592%)  route 5.100ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 15.953 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        5.100    11.945    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X58Y111        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.493    15.953    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X58Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/C
                         clock pessimism              0.235    16.188    
                         clock uncertainty           -0.057    16.131    
    SLICE_X58Y111        FDCE (Recov_fdce_C_CLR)     -0.494    15.637    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.419ns (7.710%)  route 5.015ns (92.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 15.960 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        5.015    11.861    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.500    15.960    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism              0.235    16.195    
                         clock uncertainty           -0.057    16.138    
    SLICE_X68Y101        FDCE (Recov_fdce_C_CLR)     -0.580    15.558    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.558    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.419ns (7.710%)  route 5.015ns (92.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 15.960 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        5.015    11.861    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.500    15.960    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism              0.235    16.195    
                         clock uncertainty           -0.057    16.138    
    SLICE_X68Y101        FDCE (Recov_fdce_C_CLR)     -0.580    15.558    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.558    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.419ns (7.710%)  route 5.015ns (92.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 15.960 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        5.015    11.861    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.500    15.960    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.235    16.195    
                         clock uncertainty           -0.057    16.138    
    SLICE_X68Y101        FDCE (Recov_fdce_C_CLR)     -0.580    15.558    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         15.558    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.419ns (7.376%)  route 5.261ns (92.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.056ns = ( 16.056 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        5.261    12.107    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y99         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.595    16.056    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism              0.315    16.371    
                         clock uncertainty           -0.057    16.314    
    SLICE_X76Y99         FDCE (Recov_fdce_C_CLR)     -0.494    15.820    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.820    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.419ns (7.376%)  route 5.261ns (92.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.056ns = ( 16.056 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        5.261    12.107    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y99         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.595    16.056    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism              0.315    16.371    
                         clock uncertainty           -0.057    16.314    
    SLICE_X76Y99         FDCE (Recov_fdce_C_CLR)     -0.494    15.820    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.820    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.419ns (7.781%)  route 4.966ns (92.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 15.939 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        4.966    11.812    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X55Y121        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.479    15.939    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X55Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.174    
                         clock uncertainty           -0.057    16.117    
    SLICE_X55Y121        FDCE (Recov_fdce_C_CLR)     -0.580    15.537    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.537    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.419ns (7.781%)  route 4.966ns (92.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 15.939 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        4.966    11.812    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X55Y121        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.479    15.939    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X55Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.235    16.174    
                         clock uncertainty           -0.057    16.117    
    SLICE_X55Y121        FDCE (Recov_fdce_C_CLR)     -0.580    15.537    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.537    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.419ns (7.781%)  route 4.966ns (92.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 15.939 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        4.966    11.812    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X55Y121        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.479    15.939    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X55Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.174    
                         clock uncertainty           -0.057    16.117    
    SLICE_X55Y121        FDCE (Recov_fdce_C_CLR)     -0.580    15.537    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.537    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  3.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.917%)  route 0.792ns (86.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        0.792     2.828    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.283     2.138    
    SLICE_X66Y103        FDCE (Remov_fdce_C_CLR)     -0.121     2.017    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.917%)  route 0.792ns (86.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        0.792     2.828    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.283     2.138    
    SLICE_X66Y103        FDCE (Remov_fdce_C_CLR)     -0.121     2.017    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.917%)  route 0.792ns (86.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        0.792     2.828    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism             -0.283     2.138    
    SLICE_X66Y103        FDCE (Remov_fdce_C_CLR)     -0.121     2.017    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.917%)  route 0.792ns (86.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        0.792     2.828    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism             -0.283     2.138    
    SLICE_X66Y103        FDCE (Remov_fdce_C_CLR)     -0.121     2.017    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        0.833     2.869    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X69Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.835     2.421    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/C
                         clock pessimism             -0.283     2.137    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.146     1.991    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[24]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        0.833     2.869    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X69Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.835     2.421    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[24]/C
                         clock pessimism             -0.283     2.137    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.146     1.991    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        0.833     2.869    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X69Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.835     2.421    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/C
                         clock pessimism             -0.283     2.137    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.146     1.991    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        0.833     2.869    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X69Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.835     2.421    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/C
                         clock pessimism             -0.283     2.137    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.146     1.991    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        0.833     2.869    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X69Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.835     2.421    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/C
                         clock pessimism             -0.283     2.137    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.146     1.991    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        0.833     2.869    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X69Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.835     2.421    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]/C
                         clock pessimism             -0.283     2.137    
    SLICE_X69Y109        FDCE (Remov_fdce_C_CLR)     -0.146     1.991    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.878    





