// Seed: 4228483967
`timescale 1ps / 1ps
module module_0 (
    output logic id_0
);
  reg id_2;
  always @(posedge "") id_2 <= #1 1;
  assign id_1 = 'b0 - id_1;
  assign id_1 = 1;
  type_6 id_3 (
      .id_0(1'b0),
      .id_1(1'h0),
      .id_2(),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_1),
      .id_7(id_0),
      .id_8(id_1)
  );
endmodule
