#include "dram_cntlr.h"
#include "memory_manager.h"
#include "core.h"
#include "log.h"
#include "subsecond_time.h"
#include "stats.h"
#include "fault_injection.h"
#include "shmem_perf.h"
#include "dram_trace_collect.h"
#include "simulator.h"

#if 0
   extern Lock iolock;
#  include "core_manager.h"
#  define MYLOG(...) { ScopedLock l(iolock); fflush(stdout); printf("[%s] %d%cdr %-25s@%3u: ", itostr(getShmemPerfModel()->getElapsedTime()).c_str(), getMemoryManager()->getCore()->getId(), Sim()->getCoreManager()->amiUserThread() ? '^' : '_', __FUNCTION__, __LINE__); printf(__VA_ARGS__); printf("\n"); fflush(stdout); }
#else
#  define MYLOG(...) {}
#endif

extern UInt64 read_access_count_export[MAX_NUM_OF_BANKS];
extern UInt64 read_access_count_export_lowpower[MAX_NUM_OF_BANKS];
extern UInt64 write_access_count_export[MAX_NUM_OF_BANKS];
extern UInt64 write_access_count_export_lowpower[MAX_NUM_OF_BANKS];
extern UInt64 bank_mode_export[MAX_NUM_OF_BANKS]; // Keep track of memory bank power status.
extern UInt64 NUM_OF_BANKS;
/// XJY multi bank-mode ADD
/// XJY multi bank-mode ADD
/// XJY multi bank-mode ADD
extern UInt64 read_access_count_export_power9[MAX_NUM_OF_BANKS];
extern UInt64 write_access_count_export_power9[MAX_NUM_OF_BANKS];
//
extern UInt64 read_access_count_export_power8[MAX_NUM_OF_BANKS];
extern UInt64 write_access_count_export_power8[MAX_NUM_OF_BANKS];
//
extern UInt64 read_access_count_export_power7[MAX_NUM_OF_BANKS];
extern UInt64 write_access_count_export_power7[MAX_NUM_OF_BANKS];
//
extern UInt64 read_access_count_export_power6[MAX_NUM_OF_BANKS];
extern UInt64 write_access_count_export_power6[MAX_NUM_OF_BANKS];
//
extern UInt64 read_access_count_export_power5[MAX_NUM_OF_BANKS];
extern UInt64 write_access_count_export_power5[MAX_NUM_OF_BANKS];
/// XJY multi bank-mode ADD END
/// XJY multi bank-mode ADD END
/// XJY multi bank-mode ADD END
UInt32 stats_initialized=0;

class TimeDistribution;

namespace PrL1PrL2DramDirectoryMSI
{

DramCntlr::DramCntlr(MemoryManagerBase* memory_manager,
      ShmemPerfModel* shmem_perf_model,
      UInt32 cache_block_size)
   : DramCntlrInterface(memory_manager, shmem_perf_model, cache_block_size)
   , m_reads(0)
   , m_writes(0)
{
   m_dram_perf_model = DramPerfModel::createDramPerfModel(
         memory_manager->getCore()->getId(),
         cache_block_size);

   m_fault_injector = Sim()->getFaultinjectionManager()
      ? Sim()->getFaultinjectionManager()->getFaultInjector(memory_manager->getCore()->getId(), MemComponent::DRAM)
      : NULL;

   m_dram_access_count = new AccessCountMap[DramCntlrInterface::NUM_ACCESS_TYPES];
   registerStatsMetric("dram", memory_manager->getCore()->getId(), "reads", &m_reads);
   registerStatsMetric("dram", memory_manager->getCore()->getId(), "writes", &m_writes);

   read_memory_config(memory_manager->getCore()->getId());

   if (stats_initialized == 0) {
      for (UInt64 i=0; i<NUM_OF_BANKS;i++) {
         registerStatsMetric("dram", i, "bank_read_access_counter", &read_access_count_export[i]);
         registerStatsMetric("dram", i, "bank_write_access_counter", &write_access_count_export[i]);

         registerStatsMetric("dram", i, "bank_read_access_counter_lowpower", &read_access_count_export_lowpower[i]);
         registerStatsMetric("dram", i, "bank_write_access_counter_lowpower", &write_access_count_export_lowpower[i]);
	 /// XJY multi bank-mode ADD
	 /// XJY multi bank-mode ADD
	 /// XJY multi bank-mode ADD
         registerStatsMetric("dram", i, "bank_read_access_counter_power9", &read_access_count_export_power9[i]);
         registerStatsMetric("dram", i, "bank_read_access_counter_power8", &read_access_count_export_power8[i]);
         registerStatsMetric("dram", i, "bank_read_access_counter_power7", &read_access_count_export_power7[i]);
         registerStatsMetric("dram", i, "bank_read_access_counter_power6", &read_access_count_export_power6[i]);
         registerStatsMetric("dram", i, "bank_read_access_counter_power5", &read_access_count_export_power5[i]);

         registerStatsMetric("dram", i, "bank_write_access_counter_power9", &write_access_count_export_power9[i]);
         registerStatsMetric("dram", i, "bank_write_access_counter_power8", &write_access_count_export_power8[i]);
         registerStatsMetric("dram", i, "bank_write_access_counter_power7", &write_access_count_export_power7[i]);
         registerStatsMetric("dram", i, "bank_write_access_counter_power6", &write_access_count_export_power6[i]);
         registerStatsMetric("dram", i, "bank_write_access_counter_power5", &write_access_count_export_power5[i]);
	 /// XJY multi bank-mode ADD ENDS
	 /// XJY multi bank-mode ADD ENDS
	 /// XJY multi bank-mode ADD ENDS

         registerStatsMetric("dram", i, "bank_mode", &Sim()->m_bank_modes[i]);
      }
      stats_initialized = 1;
   }
}

DramCntlr::~DramCntlr()
{
   printDramAccessCount();
   delete [] m_dram_access_count;

   delete m_dram_perf_model;
}

boost::tuple<SubsecondTime, HitWhere::where_t>
DramCntlr::getDataFromDram(IntPtr address, core_id_t requester, Byte* data_buf, SubsecondTime now, ShmemPerf *perf)
{
   if (Sim()->getFaultinjectionManager())
   {
      if (m_data_map.count(address) == 0)
      {
         m_data_map[address] = new Byte[getCacheBlockSize()];
         memset((void*) m_data_map[address], 0x00, getCacheBlockSize());
      }

      // NOTE: assumes error occurs in memory. If we want to model bus errors, insert the error into data_buf instead
      if (m_fault_injector)
         m_fault_injector->preRead(address, address, getCacheBlockSize(), (Byte*)m_data_map[address], now);

      memcpy((void*) data_buf, (void*) m_data_map[address], getCacheBlockSize());
   }

   SubsecondTime dram_access_latency = runDramPerfModel(requester, now, address, READ, perf);

   ++m_reads;
   #ifdef ENABLE_DRAM_ACCESS_COUNT
   addToDramAccessCount(address, READ);
   #endif
   MYLOG("R @ %08lx latency %s", address, itostr(dram_access_latency).c_str());

   dram_read_trace(address, requester, now, m_reads);

   return boost::tuple<SubsecondTime, HitWhere::where_t>(dram_access_latency, HitWhere::DRAM);
}

boost::tuple<SubsecondTime, HitWhere::where_t>
DramCntlr::putDataToDram(IntPtr address, core_id_t requester, Byte* data_buf, SubsecondTime now)
{
   if (Sim()->getFaultinjectionManager())
   {
      if (m_data_map[address] == NULL)
      {
         LOG_PRINT_ERROR("Data Buffer does not exist");
      }
      memcpy((void*) m_data_map[address], (void*) data_buf, getCacheBlockSize());

      // NOTE: assumes error occurs in memory. If we want to model bus errors, insert the error into data_buf instead
      if (m_fault_injector)
         m_fault_injector->postWrite(address, address, getCacheBlockSize(), (Byte*)m_data_map[address], now);
   }

   SubsecondTime dram_access_latency = runDramPerfModel(requester, now, address, WRITE, &m_dummy_shmem_perf);

   ++m_writes;
   #ifdef ENABLE_DRAM_ACCESS_COUNT
   addToDramAccessCount(address, WRITE);
   #endif
   MYLOG("W @ %08lx", address);

   dram_write_trace(address, requester, now, m_writes);

   return boost::tuple<SubsecondTime, HitWhere::where_t>(dram_access_latency, HitWhere::DRAM);
}

SubsecondTime
DramCntlr::runDramPerfModel(core_id_t requester, SubsecondTime time, IntPtr address, DramCntlrInterface::access_t access_type, ShmemPerf *perf)
{
   UInt64 pkt_size = getCacheBlockSize();
   SubsecondTime dram_access_latency = m_dram_perf_model->getAccessLatency(time, pkt_size, requester, address, access_type, perf);
   return dram_access_latency;
}

void
DramCntlr::addToDramAccessCount(IntPtr address, DramCntlrInterface::access_t access_type)
{
   m_dram_access_count[access_type][address] = m_dram_access_count[access_type][address] + 1;
}

void
DramCntlr::printDramAccessCount()
{
   for (UInt32 k = 0; k < DramCntlrInterface::NUM_ACCESS_TYPES; k++)
   {
      for (AccessCountMap::iterator i = m_dram_access_count[k].begin(); i != m_dram_access_count[k].end(); i++)
      {
         if ((*i).second > 100)
         {
            LOG_PRINT("Dram Cntlr(%i), Address(0x%x), Access Count(%llu), Access Type(%s)",
                  m_memory_manager->getCore()->getId(), (*i).first, (*i).second,
                  (k == READ)? "READ" : "WRITE");
         }
      }
   }
}

}
