$date
	Tue Aug 19 10:25:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$var reg 16 % stream [15:0] $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var wire 1 ! y $end
$var parameter 2 ' S0 $end
$var parameter 2 ( S1 $end
$var parameter 2 ) S2 $end
$var parameter 2 * S3 $end
$var reg 2 + nextstate [1:0] $end
$var reg 2 , state [1:0] $end
$var reg 1 - y_comb $end
$var reg 1 . y_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 *
b10 )
b1 (
b0 '
$end
#0
$dumpvars
x.
0-
bx ,
b0 +
bx &
b1101101110100101 %
x$
0#
1"
x!
$end
#5000
0"
#10000
0!
0.
b0 ,
1"
#15000
0"
#20000
b1 ,
b10 +
1"
1#
b1111 &
#25000
0"
#30000
b10 ,
1"
b1110 &
#35000
0"
#40000
b11 ,
b0 +
1"
0#
b1101 &
#45000
0"
#50000
1!
1.
b1 ,
0-
b10 +
1"
1#
b1100 &
#55000
0"
#60000
0!
0.
b10 ,
1"
b1011 &
#65000
0"
#70000
b11 ,
b0 +
1"
0#
b1010 &
#75000
0"
#80000
1!
1.
b1 ,
0-
b10 +
1"
1#
b1001 &
#85000
0"
#90000
0!
0.
b10 ,
1"
b1000 &
#95000
0"
#100000
1"
b111 &
#105000
0"
#110000
b11 ,
b0 +
1"
0#
b110 &
#115000
0"
#120000
1!
1.
b1 ,
0-
b10 +
1"
1#
b101 &
#125000
0"
#130000
0!
0.
b0 ,
b0 +
1"
0#
b100 &
#135000
0"
#140000
1"
b11 &
#145000
0"
#150000
b1 ,
b10 +
1"
1#
b10 &
#155000
0"
#160000
b0 ,
b0 +
1"
0#
b1 &
#165000
0"
#170000
