// Generated by CIRCT firtool-1.30.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module DigitalTop(
  input         clock,
                reset,
                auto_prci_ctrl_domain_resetSynchronizer_in_member_allClocks_uncore_clock,
                auto_prci_ctrl_domain_resetSynchronizer_in_member_allClocks_uncore_reset,
                mem_tl_0_a_ready,
                mem_tl_0_d_valid,
  input  [2:0]  mem_tl_0_d_bits_opcode,
  input  [1:0]  mem_tl_0_d_bits_param,
  input  [2:0]  mem_tl_0_d_bits_size,
  input  [3:0]  mem_tl_0_d_bits_source,
  input         mem_tl_0_d_bits_sink,
                mem_tl_0_d_bits_denied,
  input  [63:0] mem_tl_0_d_bits_data,
  input         mem_tl_0_d_bits_corrupt,
                mmio_tl_0_a_ready,
                mmio_tl_0_d_valid,
  input  [2:0]  mmio_tl_0_d_bits_opcode,
  input  [1:0]  mmio_tl_0_d_bits_param,
  input  [2:0]  mmio_tl_0_d_bits_size,
  input  [3:0]  mmio_tl_0_d_bits_source,
  input         mmio_tl_0_d_bits_sink,
                mmio_tl_0_d_bits_denied,
  input  [63:0] mmio_tl_0_d_bits_data,
  input         mmio_tl_0_d_bits_corrupt,
  output        auto_implicitClockGrouper_out_clock,
                auto_implicitClockGrouper_out_reset,
                auto_subsystem_mbus_fixedClockNode_out_clock,
                auto_subsystem_mbus_fixedClockNode_out_reset,
                auto_subsystem_sbus_fixedClockNode_out_clock,
                auto_subsystem_sbus_fixedClockNode_out_reset,
                mem_tl_0_a_valid,
  output [2:0]  mem_tl_0_a_bits_opcode,
                mem_tl_0_a_bits_param,
                mem_tl_0_a_bits_size,
  output [3:0]  mem_tl_0_a_bits_source,
  output [31:0] mem_tl_0_a_bits_address,
  output [7:0]  mem_tl_0_a_bits_mask,
  output [63:0] mem_tl_0_a_bits_data,
  output        mem_tl_0_a_bits_corrupt,
                mem_tl_0_d_ready,
                mmio_tl_0_a_valid,
  output [2:0]  mmio_tl_0_a_bits_opcode,
                mmio_tl_0_a_bits_param,
                mmio_tl_0_a_bits_size,
  output [3:0]  mmio_tl_0_a_bits_source,
  output [30:0] mmio_tl_0_a_bits_address,
  output [7:0]  mmio_tl_0_a_bits_mask,
  output [63:0] mmio_tl_0_a_bits_data,
  output        mmio_tl_0_a_bits_corrupt,
                mmio_tl_0_d_ready
);

  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_clock;	// @[HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_reset;	// @[HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_clock;	// @[HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_reset;	// @[HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_clock;	// @[HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_reset;	// @[HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_clock;	// @[HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_reset;	// @[HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_clock;	// @[HasChipyardPRCI.scala:51:30]
  wire        _aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_reset;	// @[HasChipyardPRCI.scala:51:30]
  wire        _prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock;	// @[HasChipyardPRCI.scala:37:36]
  wire        _prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset;	// @[HasChipyardPRCI.scala:37:36]
  wire        _bootROMDomainWrapper_auto_bootrom_in_a_ready;	// @[BootROM.scala:72:42]
  wire        _bootROMDomainWrapper_auto_bootrom_in_d_valid;	// @[BootROM.scala:72:42]
  wire [1:0]  _bootROMDomainWrapper_auto_bootrom_in_d_bits_size;	// @[BootROM.scala:72:42]
  wire [9:0]  _bootROMDomainWrapper_auto_bootrom_in_d_bits_source;	// @[BootROM.scala:72:42]
  wire [63:0] _bootROMDomainWrapper_auto_bootrom_in_d_bits_data;	// @[BootROM.scala:72:42]
  wire        _intsink_38_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_37_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_36_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_39_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_38_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_35_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_34_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_33_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_36_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_35_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_32_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_31_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_30_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_33_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_32_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_29_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_28_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_27_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_30_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_29_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_26_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_25_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_24_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_27_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_26_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_23_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_22_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_21_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_24_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_23_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_20_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_19_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_18_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_21_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_20_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_17_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_16_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_15_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_18_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_17_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_14_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_13_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_12_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_15_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_14_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_11_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_10_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_9_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_12_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_11_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_8_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_7_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_6_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_9_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_8_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_5_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_4_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_3_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_6_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_5_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsink_2_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_1_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_3_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_2_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _xbar_3_auto_int_out_12_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_11_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_10_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_9_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_8_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_7_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_6_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_5_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_4_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_3_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_2_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_1_sync_0;	// @[Xbar.scala:57:26]
  wire        _xbar_3_auto_int_out_0_sync_0;	// @[Xbar.scala:57:26]
  wire [3:0]  _tileHartIdNexusNode_auto_out_12;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_11;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_10;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_9;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_8;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_7;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_6;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_5;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_4;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_3;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_2;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_1;	// @[HasTiles.scala:156:39]
  wire [3:0]  _tileHartIdNexusNode_auto_out_0;	// @[HasTiles.scala:156:39]
  wire        _tile_prci_domain_12_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_12_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_12_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_12_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_12_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_12_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_12_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_12_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_12_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_11_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_11_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_11_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_11_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_11_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_11_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_11_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_11_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_11_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_10_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_10_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_10_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_10_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_10_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_10_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_10_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_10_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_10_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_9_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_9_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_9_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_9_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_9_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_9_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_9_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_9_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_9_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_8_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_8_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_8_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_8_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_8_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_8_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_8_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_8_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_8_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_7_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_7_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_7_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_7_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_7_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_7_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_7_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_7_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_7_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_6_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_6_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_6_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_6_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_6_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_6_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_6_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_6_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_6_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_5_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_5_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_5_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_5_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_5_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_5_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_5_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_5_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_5_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_4_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_4_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_4_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_4_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_4_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_4_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_4_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_4_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_4_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_3_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_3_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_3_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_3_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_3_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_3_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_2_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_2_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_2_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_2_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_2_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_2_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_1_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_1_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_1_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_1_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_1_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_1_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size;	// @[BankedL2Params.scala:47:31]
  wire [3:0]  _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source;	// @[BankedL2Params.scala:47:31]
  wire [31:0] _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address;	// @[BankedL2Params.scala:47:31]
  wire [7:0]  _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask;	// @[BankedL2Params.scala:47:31]
  wire [63:0] _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_corrupt;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid;	// @[BankedL2Params.scala:47:31]
  wire [1:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param;	// @[BankedL2Params.scala:47:31]
  wire [5:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_source;	// @[BankedL2Params.scala:47:31]
  wire [31:0] _subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode;	// @[BankedL2Params.scala:47:31]
  wire [1:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size;	// @[BankedL2Params.scala:47:31]
  wire [5:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied;	// @[BankedL2Params.scala:47:31]
  wire [63:0] _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_l2_ctl_in_a_ready;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_l2_ctl_in_d_valid;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_opcode;	// @[BankedL2Params.scala:47:31]
  wire [1:0]  _subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_size;	// @[BankedL2Params.scala:47:31]
  wire [9:0]  _subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_source;	// @[BankedL2Params.scala:47:31]
  wire [63:0] _subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_data;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_mbus_auto_bus_xing_in_a_ready;	// @[MemoryBus.scala:25:26]
  wire        _subsystem_mbus_auto_bus_xing_in_d_valid;	// @[MemoryBus.scala:25:26]
  wire [2:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_opcode;	// @[MemoryBus.scala:25:26]
  wire [1:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_param;	// @[MemoryBus.scala:25:26]
  wire [2:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_size;	// @[MemoryBus.scala:25:26]
  wire [3:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_source;	// @[MemoryBus.scala:25:26]
  wire        _subsystem_mbus_auto_bus_xing_in_d_bits_denied;	// @[MemoryBus.scala:25:26]
  wire [63:0] _subsystem_mbus_auto_bus_xing_in_d_bits_data;	// @[MemoryBus.scala:25:26]
  wire        _subsystem_mbus_auto_bus_xing_in_d_bits_corrupt;	// @[MemoryBus.scala:25:26]
  wire        _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [9:0]  _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [20:0] _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_param;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [5:0]  _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [14:0] _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire [7:0]  _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_mask;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_corrupt;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [9:0]  _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [25:0] _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire [7:0]  _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_bus_xing_in_a_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_bus_xing_in_d_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_param;	// @[PeripheryBus.scala:31:26]
  wire [3:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [5:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_source;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_bus_xing_in_d_bits_sink;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_bus_xing_in_d_bits_denied;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_cbus_auto_bus_xing_in_d_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_bus_xing_in_d_bits_corrupt;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_bus_xing_in_a_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_bus_xing_in_d_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_pbus_auto_bus_xing_in_d_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_pbus_auto_bus_xing_in_d_bits_param;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_pbus_auto_bus_xing_in_d_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [5:0]  _subsystem_pbus_auto_bus_xing_in_d_bits_source;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_bus_xing_in_d_bits_sink;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_bus_xing_in_d_bits_denied;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_pbus_auto_bus_xing_in_d_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_bus_xing_in_d_bits_corrupt;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_a_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_c_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_opcode;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_size;	// @[Buses.scala:25:35]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_source;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_denied;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_e_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size;	// @[Buses.scala:25:35]
  wire [5:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size;	// @[Buses.scala:25:35]
  wire [5:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source;	// @[Buses.scala:25:35]
  wire [31:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode;	// @[Buses.scala:25:35]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param;	// @[Buses.scala:25:35]
  wire [3:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size;	// @[Buses.scala:25:35]
  wire [5:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source;	// @[Buses.scala:25:35]
  wire [25:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address;	// @[Buses.scala:25:35]
  wire [7:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask;	// @[Buses.scala:25:35]
  wire [63:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_13_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_13_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_12_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_12_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_11_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_11_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_10_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_10_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_9_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_9_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_8_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_8_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_7_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_7_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_6_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_6_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_5_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_5_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_4_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_4_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_3_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_3_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_2_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_2_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_1_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_fixedClockNode_out_1_reset;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_clock;	// @[Buses.scala:25:35]
  wire        _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_reset;	// @[Buses.scala:25:35]
  ConstellationSystemBus subsystem_sbus (	// @[Buses.scala:25:35]
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_a_ready        (mmio_tl_0_a_ready),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_d_valid        (mmio_tl_0_d_valid),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_d_bits_opcode  (mmio_tl_0_d_bits_opcode),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_d_bits_param   (mmio_tl_0_d_bits_param),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_d_bits_size    (mmio_tl_0_d_bits_size),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_d_bits_source  (mmio_tl_0_d_bits_source),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_d_bits_sink    (mmio_tl_0_d_bits_sink),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_d_bits_denied  (mmio_tl_0_d_bits_denied),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_d_bits_data    (mmio_tl_0_d_bits_data),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_d_bits_corrupt (mmio_tl_0_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_a_valid                (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_a_bits_opcode          (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_a_bits_param           (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_a_bits_size            (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_a_bits_source          (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_a_bits_address         (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_a_bits_mask            (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_a_bits_data            (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_a_bits_corrupt         (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_b_ready                (_tile_prci_domain_12_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_c_valid                (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_c_bits_opcode          (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_c_bits_param           (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_c_bits_size            (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_c_bits_source          (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_c_bits_address         (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_c_bits_data            (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_c_bits_corrupt         (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_d_ready                (_tile_prci_domain_12_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_e_valid                (_tile_prci_domain_12_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_e_bits_sink            (_tile_prci_domain_12_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_a_valid                (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_a_bits_opcode          (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_a_bits_param           (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_a_bits_size            (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_a_bits_source          (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_a_bits_address         (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_a_bits_mask            (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_a_bits_data            (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_a_bits_corrupt         (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_b_ready                (_tile_prci_domain_11_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_c_valid                (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_c_bits_opcode          (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_c_bits_param           (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_c_bits_size            (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_c_bits_source          (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_c_bits_address         (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_c_bits_data            (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_c_bits_corrupt         (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_d_ready                (_tile_prci_domain_11_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_e_valid                (_tile_prci_domain_11_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_e_bits_sink            (_tile_prci_domain_11_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_a_valid                (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_a_bits_opcode          (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_a_bits_param           (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_a_bits_size            (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_a_bits_source          (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_a_bits_address         (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_a_bits_mask            (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_a_bits_data            (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_a_bits_corrupt         (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_b_ready                (_tile_prci_domain_10_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_c_valid                (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_c_bits_opcode          (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_c_bits_param           (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_c_bits_size            (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_c_bits_source          (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_c_bits_address         (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_c_bits_data            (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_c_bits_corrupt         (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_d_ready                (_tile_prci_domain_10_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_e_valid                (_tile_prci_domain_10_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_e_bits_sink            (_tile_prci_domain_10_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_a_valid                 (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_a_bits_opcode           (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_a_bits_param            (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_a_bits_size             (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_a_bits_source           (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_a_bits_address          (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_a_bits_mask             (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_a_bits_data             (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_a_bits_corrupt          (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_b_ready                 (_tile_prci_domain_9_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_c_valid                 (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_c_bits_opcode           (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_c_bits_param            (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_c_bits_size             (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_c_bits_source           (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_c_bits_address          (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_c_bits_data             (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_c_bits_corrupt          (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_d_ready                 (_tile_prci_domain_9_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_e_valid                 (_tile_prci_domain_9_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_e_bits_sink             (_tile_prci_domain_9_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_a_valid                 (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_a_bits_opcode           (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_a_bits_param            (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_a_bits_size             (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_a_bits_source           (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_a_bits_address          (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_a_bits_mask             (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_a_bits_data             (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_a_bits_corrupt          (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_b_ready                 (_tile_prci_domain_8_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_c_valid                 (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_c_bits_opcode           (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_c_bits_param            (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_c_bits_size             (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_c_bits_source           (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_c_bits_address          (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_c_bits_data             (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_c_bits_corrupt          (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_d_ready                 (_tile_prci_domain_8_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_e_valid                 (_tile_prci_domain_8_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_e_bits_sink             (_tile_prci_domain_8_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_a_valid                 (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_a_bits_opcode           (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_a_bits_param            (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_a_bits_size             (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_a_bits_source           (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_a_bits_address          (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_a_bits_mask             (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_a_bits_data             (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_a_bits_corrupt          (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_b_ready                 (_tile_prci_domain_7_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_c_valid                 (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_c_bits_opcode           (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_c_bits_param            (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_c_bits_size             (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_c_bits_source           (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_c_bits_address          (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_c_bits_data             (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_c_bits_corrupt          (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_d_ready                 (_tile_prci_domain_7_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_e_valid                 (_tile_prci_domain_7_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_e_bits_sink             (_tile_prci_domain_7_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_a_valid                 (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_a_bits_opcode           (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_a_bits_param            (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_a_bits_size             (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_a_bits_source           (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_a_bits_address          (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_a_bits_mask             (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_a_bits_data             (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_a_bits_corrupt          (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_b_ready                 (_tile_prci_domain_6_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_c_valid                 (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_c_bits_opcode           (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_c_bits_param            (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_c_bits_size             (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_c_bits_source           (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_c_bits_address          (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_c_bits_data             (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_c_bits_corrupt          (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_d_ready                 (_tile_prci_domain_6_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_e_valid                 (_tile_prci_domain_6_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_e_bits_sink             (_tile_prci_domain_6_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_a_valid                 (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_a_bits_opcode           (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_a_bits_param            (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_a_bits_size             (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_a_bits_source           (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_a_bits_address          (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_a_bits_mask             (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_a_bits_data             (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_a_bits_corrupt          (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_b_ready                 (_tile_prci_domain_5_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_c_valid                 (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_c_bits_opcode           (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_c_bits_param            (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_c_bits_size             (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_c_bits_source           (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_c_bits_address          (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_c_bits_data             (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_c_bits_corrupt          (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_d_ready                 (_tile_prci_domain_5_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_e_valid                 (_tile_prci_domain_5_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_e_bits_sink             (_tile_prci_domain_5_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_a_valid                 (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_a_bits_opcode           (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_a_bits_param            (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_a_bits_size             (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_a_bits_source           (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_a_bits_address          (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_a_bits_mask             (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_a_bits_data             (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_a_bits_corrupt          (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_b_ready                 (_tile_prci_domain_4_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_c_valid                 (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_c_bits_opcode           (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_c_bits_param            (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_c_bits_size             (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_c_bits_source           (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_c_bits_address          (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_c_bits_data             (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_c_bits_corrupt          (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_d_ready                 (_tile_prci_domain_4_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_e_valid                 (_tile_prci_domain_4_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_e_bits_sink             (_tile_prci_domain_4_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_valid                 (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_opcode           (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_param            (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_size             (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_source           (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_address          (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_mask             (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_data             (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_corrupt          (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_ready                 (_tile_prci_domain_3_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_valid                 (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_opcode           (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_param            (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_size             (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_source           (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_address          (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_data             (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_corrupt          (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_ready                 (_tile_prci_domain_3_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_e_valid                 (_tile_prci_domain_3_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_e_bits_sink             (_tile_prci_domain_3_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_valid                 (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_opcode           (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_param            (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_size             (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_source           (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_address          (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_mask             (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_data             (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_corrupt          (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_ready                 (_tile_prci_domain_2_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_valid                 (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_opcode           (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_param            (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_size             (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_source           (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_address          (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_data             (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_corrupt          (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_ready                 (_tile_prci_domain_2_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_e_valid                 (_tile_prci_domain_2_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_e_bits_sink             (_tile_prci_domain_2_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_valid                 (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_opcode           (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_param            (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_size             (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_source           (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_address          (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_mask             (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_data             (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_corrupt          (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_ready                 (_tile_prci_domain_1_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_valid                 (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_opcode           (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_param            (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_size             (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_source           (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_address          (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_data             (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_corrupt          (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_ready                 (_tile_prci_domain_1_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_e_valid                 (_tile_prci_domain_1_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_e_bits_sink             (_tile_prci_domain_1_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_valid                 (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_opcode           (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_param            (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_size             (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_source           (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_address          (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_mask             (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_data             (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_corrupt          (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_ready                 (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_valid                 (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_opcode           (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_param            (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_size             (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_source           (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_address          (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_data             (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_corrupt          (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_ready                 (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_e_valid                 (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_e_bits_sink             (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_ready                (_subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_valid                (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_param           (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_source          (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_source),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_address         (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_ready                (_subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_valid                (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_opcode          (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_param           (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_size            (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_source          (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_sink            (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_denied          (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_data            (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_corrupt         (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_ready            (_subsystem_cbus_auto_bus_xing_in_a_ready),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_valid            (_subsystem_cbus_auto_bus_xing_in_d_valid),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_opcode      (_subsystem_cbus_auto_bus_xing_in_d_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_param       (_subsystem_cbus_auto_bus_xing_in_d_bits_param),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_size        (_subsystem_cbus_auto_bus_xing_in_d_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_source      (_subsystem_cbus_auto_bus_xing_in_d_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_sink        (_subsystem_cbus_auto_bus_xing_in_d_bits_sink),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_denied      (_subsystem_cbus_auto_bus_xing_in_d_bits_denied),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_data        (_subsystem_cbus_auto_bus_xing_in_d_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_corrupt     (_subsystem_cbus_auto_bus_xing_in_d_bits_corrupt),	// @[PeripheryBus.scala:31:26]
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_clock        (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_reset        (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_clock        (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_reset        (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_a_valid        (mmio_tl_0_a_valid),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_a_bits_opcode  (mmio_tl_0_a_bits_opcode),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_a_bits_param   (mmio_tl_0_a_bits_param),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_a_bits_size    (mmio_tl_0_a_bits_size),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_a_bits_source  (mmio_tl_0_a_bits_source),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_a_bits_address (mmio_tl_0_a_bits_address),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_a_bits_mask    (mmio_tl_0_a_bits_mask),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_a_bits_data    (mmio_tl_0_a_bits_data),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_a_bits_corrupt (mmio_tl_0_a_bits_corrupt),
    .auto_coupler_to_port_named_mmio_custom_port_tl_buffer_out_d_ready        (mmio_tl_0_d_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_a_ready                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_b_valid                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_opcode          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_param           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_size            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_source          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_address         (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_mask            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_data            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_corrupt         (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_c_ready                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_d_valid                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_opcode          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_param           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_size            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_source          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_sink            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_denied          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_data            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_corrupt         (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_12_e_ready                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_a_ready                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_b_valid                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_opcode          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_param           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_size            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_source          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_address         (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_mask            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_data            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_corrupt         (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_c_ready                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_d_valid                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_opcode          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_param           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_size            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_source          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_sink            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_denied          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_data            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_corrupt         (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_11_e_ready                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_a_ready                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_b_valid                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_opcode          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_param           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_size            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_source          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_address         (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_mask            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_data            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_corrupt         (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_c_ready                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_d_valid                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_opcode          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_param           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_size            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_source          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_sink            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_denied          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_data            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_corrupt         (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_10_e_ready                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_a_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_b_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_address          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_mask             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_c_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_d_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_sink             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_denied           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_9_e_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_a_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_b_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_address          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_mask             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_c_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_d_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_sink             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_denied           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_8_e_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_a_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_b_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_address          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_mask             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_c_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_d_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_sink             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_denied           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_7_e_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_a_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_b_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_address          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_mask             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_c_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_d_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_sink             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_denied           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_6_e_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_a_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_b_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_address          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_mask             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_c_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_d_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_sink             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_denied           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_5_e_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_a_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_b_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_address          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_mask             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_c_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_d_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_sink             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_denied           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_4_e_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_address          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_mask             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_sink             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_denied           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_e_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_address          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_mask             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_sink             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_denied           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_e_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_address          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_mask             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_sink             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_denied           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_e_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_address          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_mask             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_valid                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_opcode           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_param            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_size             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_source           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_sink             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_denied           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_data             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_corrupt          (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_e_ready                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_e_ready),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid                (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode          (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param           (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size            (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source          (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask            (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data            (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready                (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid                (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode          (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param           (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size            (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source          (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data            (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready                (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid                (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink            (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid            (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param       (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address     (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt     (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready            (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready),
    .auto_fixedClockNode_out_15_clock                                         (auto_subsystem_sbus_fixedClockNode_out_clock),
    .auto_fixedClockNode_out_15_reset                                         (auto_subsystem_sbus_fixedClockNode_out_reset),
    .auto_fixedClockNode_out_13_clock                                         (_subsystem_sbus_auto_fixedClockNode_out_13_clock),
    .auto_fixedClockNode_out_13_reset                                         (_subsystem_sbus_auto_fixedClockNode_out_13_reset),
    .auto_fixedClockNode_out_12_clock                                         (_subsystem_sbus_auto_fixedClockNode_out_12_clock),
    .auto_fixedClockNode_out_12_reset                                         (_subsystem_sbus_auto_fixedClockNode_out_12_reset),
    .auto_fixedClockNode_out_11_clock                                         (_subsystem_sbus_auto_fixedClockNode_out_11_clock),
    .auto_fixedClockNode_out_11_reset                                         (_subsystem_sbus_auto_fixedClockNode_out_11_reset),
    .auto_fixedClockNode_out_10_clock                                         (_subsystem_sbus_auto_fixedClockNode_out_10_clock),
    .auto_fixedClockNode_out_10_reset                                         (_subsystem_sbus_auto_fixedClockNode_out_10_reset),
    .auto_fixedClockNode_out_9_clock                                          (_subsystem_sbus_auto_fixedClockNode_out_9_clock),
    .auto_fixedClockNode_out_9_reset                                          (_subsystem_sbus_auto_fixedClockNode_out_9_reset),
    .auto_fixedClockNode_out_8_clock                                          (_subsystem_sbus_auto_fixedClockNode_out_8_clock),
    .auto_fixedClockNode_out_8_reset                                          (_subsystem_sbus_auto_fixedClockNode_out_8_reset),
    .auto_fixedClockNode_out_7_clock                                          (_subsystem_sbus_auto_fixedClockNode_out_7_clock),
    .auto_fixedClockNode_out_7_reset                                          (_subsystem_sbus_auto_fixedClockNode_out_7_reset),
    .auto_fixedClockNode_out_6_clock                                          (_subsystem_sbus_auto_fixedClockNode_out_6_clock),
    .auto_fixedClockNode_out_6_reset                                          (_subsystem_sbus_auto_fixedClockNode_out_6_reset),
    .auto_fixedClockNode_out_5_clock                                          (_subsystem_sbus_auto_fixedClockNode_out_5_clock),
    .auto_fixedClockNode_out_5_reset                                          (_subsystem_sbus_auto_fixedClockNode_out_5_reset),
    .auto_fixedClockNode_out_4_clock                                          (_subsystem_sbus_auto_fixedClockNode_out_4_clock),
    .auto_fixedClockNode_out_4_reset                                          (_subsystem_sbus_auto_fixedClockNode_out_4_reset),
    .auto_fixedClockNode_out_3_clock                                          (_subsystem_sbus_auto_fixedClockNode_out_3_clock),
    .auto_fixedClockNode_out_3_reset                                          (_subsystem_sbus_auto_fixedClockNode_out_3_reset),
    .auto_fixedClockNode_out_2_clock                                          (_subsystem_sbus_auto_fixedClockNode_out_2_clock),
    .auto_fixedClockNode_out_2_reset                                          (_subsystem_sbus_auto_fixedClockNode_out_2_reset),
    .auto_fixedClockNode_out_1_clock                                          (_subsystem_sbus_auto_fixedClockNode_out_1_clock),
    .auto_fixedClockNode_out_1_reset                                          (_subsystem_sbus_auto_fixedClockNode_out_1_reset),
    .auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_clock         (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_clock),
    .auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_reset         (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_reset)
  );
  PeripheryBus subsystem_pbus (	// @[PeripheryBus.scala:31:26]
    .auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_clock (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_reset (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_bus_xing_in_a_valid                                          (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_opcode                                    (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_param                                     (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_param),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_size                                      (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_source                                    (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_address                                   (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_mask                                      (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_mask),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_data                                      (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_corrupt                                   (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_corrupt),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_d_ready                                          (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_ready                                          (_subsystem_pbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_d_valid                                          (_subsystem_pbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                                    (_subsystem_pbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                                     (_subsystem_pbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                                      (_subsystem_pbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                                    (_subsystem_pbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink                                      (_subsystem_pbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied                                    (_subsystem_pbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                                      (_subsystem_pbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                                   (_subsystem_pbus_auto_bus_xing_in_d_bits_corrupt)
  );
  PeripheryBus_1 subsystem_cbus (	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bootrom_fragmenter_out_a_ready                       (_bootROMDomainWrapper_auto_bootrom_in_a_ready),	// @[BootROM.scala:72:42]
    .auto_coupler_to_bootrom_fragmenter_out_d_valid                       (_bootROMDomainWrapper_auto_bootrom_in_d_valid),	// @[BootROM.scala:72:42]
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_size                   (_bootROMDomainWrapper_auto_bootrom_in_d_bits_size),	// @[BootROM.scala:72:42]
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_source                 (_bootROMDomainWrapper_auto_bootrom_in_d_bits_source),	// @[BootROM.scala:72:42]
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_data                   (_bootROMDomainWrapper_auto_bootrom_in_d_bits_data),	// @[BootROM.scala:72:42]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_ready        (_subsystem_pbus_auto_bus_xing_in_a_ready),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_valid        (_subsystem_pbus_auto_bus_xing_in_d_valid),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_opcode  (_subsystem_pbus_auto_bus_xing_in_d_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_param   (_subsystem_pbus_auto_bus_xing_in_d_bits_param),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_size    (_subsystem_pbus_auto_bus_xing_in_d_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_source  (_subsystem_pbus_auto_bus_xing_in_d_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_sink    (_subsystem_pbus_auto_bus_xing_in_d_bits_sink),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_denied  (_subsystem_pbus_auto_bus_xing_in_d_bits_denied),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_data    (_subsystem_pbus_auto_bus_xing_in_d_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_corrupt (_subsystem_pbus_auto_bus_xing_in_d_bits_corrupt),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_l2_ctrl_buffer_out_a_ready                           (_subsystem_l2_wrapper_auto_l2_ctl_in_a_ready),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_valid                           (_subsystem_l2_wrapper_auto_l2_ctl_in_d_valid),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_opcode                     (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_opcode),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_size                       (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_size),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_source                     (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_source),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_data                       (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_data),	// @[BankedL2Params.scala:47:31]
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_clock    (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_reset    (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_bus_xing_in_a_valid                                             (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid),	// @[Buses.scala:25:35]
    .auto_bus_xing_in_a_bits_opcode                                       (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode),	// @[Buses.scala:25:35]
    .auto_bus_xing_in_a_bits_param                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param),	// @[Buses.scala:25:35]
    .auto_bus_xing_in_a_bits_size                                         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size),	// @[Buses.scala:25:35]
    .auto_bus_xing_in_a_bits_source                                       (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source),	// @[Buses.scala:25:35]
    .auto_bus_xing_in_a_bits_address                                      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address),	// @[Buses.scala:25:35]
    .auto_bus_xing_in_a_bits_mask                                         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask),	// @[Buses.scala:25:35]
    .auto_bus_xing_in_a_bits_data                                         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data),	// @[Buses.scala:25:35]
    .auto_bus_xing_in_a_bits_corrupt                                      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_bus_xing_in_d_ready                                             (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready),	// @[Buses.scala:25:35]
    .auto_coupler_to_bootrom_fragmenter_out_a_valid                       (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_size                   (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_source                 (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_address                (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),
    .auto_coupler_to_bootrom_fragmenter_out_d_ready                       (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_valid        (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_opcode  (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_param   (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_size    (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_source  (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_address (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_mask    (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_data    (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_corrupt (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_ready        (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_ready),
    .auto_coupler_to_l2_ctrl_buffer_out_a_valid                           (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_valid),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode                     (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_size                       (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_size),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_source                     (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_source),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_address                    (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_address),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask                       (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_data                       (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_data),
    .auto_coupler_to_l2_ctrl_buffer_out_d_ready                           (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_d_ready),
    .auto_bus_xing_in_a_ready                                             (_subsystem_cbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_d_valid                                             (_subsystem_cbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                                       (_subsystem_cbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                                        (_subsystem_cbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                                         (_subsystem_cbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                                       (_subsystem_cbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink                                         (_subsystem_cbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied                                       (_subsystem_cbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                                         (_subsystem_cbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                                      (_subsystem_cbus_auto_bus_xing_in_d_bits_corrupt)
  );
  MemoryBus subsystem_mbus (	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_a_ready        (mem_tl_0_a_ready),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_d_valid        (mem_tl_0_d_valid),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_d_bits_opcode  (mem_tl_0_d_bits_opcode),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_d_bits_param   (mem_tl_0_d_bits_param),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_d_bits_size    (mem_tl_0_d_bits_size),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_d_bits_source  (mem_tl_0_d_bits_source),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_d_bits_sink    (mem_tl_0_d_bits_sink),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_d_bits_denied  (mem_tl_0_d_bits_denied),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_d_bits_data    (mem_tl_0_d_bits_data),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_d_bits_corrupt (mem_tl_0_d_bits_corrupt),
    .auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_clock             (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_reset             (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_bus_xing_in_a_valid                                                      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_opcode                                                (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_param                                                 (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_size                                                  (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_source                                                (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_address                                               (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_mask                                                  (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_data                                                  (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_corrupt                                               (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_corrupt),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_d_ready                                                      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_a_valid        (mem_tl_0_a_valid),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_a_bits_opcode  (mem_tl_0_a_bits_opcode),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_a_bits_param   (mem_tl_0_a_bits_param),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_a_bits_size    (mem_tl_0_a_bits_size),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_a_bits_source  (mem_tl_0_a_bits_source),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_a_bits_address (mem_tl_0_a_bits_address),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_a_bits_mask    (mem_tl_0_a_bits_mask),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_a_bits_data    (mem_tl_0_a_bits_data),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_a_bits_corrupt (mem_tl_0_a_bits_corrupt),
    .auto_coupler_to_memory_controller_port_named_tl_mem_buffer_out_d_ready        (mem_tl_0_d_ready),
    .auto_fixedClockNode_out_clock                                                 (auto_subsystem_mbus_fixedClockNode_out_clock),
    .auto_fixedClockNode_out_reset                                                 (auto_subsystem_mbus_fixedClockNode_out_reset),
    .auto_bus_xing_in_a_ready                                                      (_subsystem_mbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_d_valid                                                      (_subsystem_mbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                                                (_subsystem_mbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                                                 (_subsystem_mbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                                                  (_subsystem_mbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                                                (_subsystem_mbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_denied                                                (_subsystem_mbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                                                  (_subsystem_mbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                                               (_subsystem_mbus_auto_bus_xing_in_d_bits_corrupt)
  );
  CoherenceManagerWrapper subsystem_l2_wrapper (	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready        (_subsystem_mbus_auto_bus_xing_in_a_ready),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid        (_subsystem_mbus_auto_bus_xing_in_d_valid),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode  (_subsystem_mbus_auto_bus_xing_in_d_bits_opcode),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_param   (_subsystem_mbus_auto_bus_xing_in_d_bits_param),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size    (_subsystem_mbus_auto_bus_xing_in_d_bits_size),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source  (_subsystem_mbus_auto_bus_xing_in_d_bits_source),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied  (_subsystem_mbus_auto_bus_xing_in_d_bits_denied),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data    (_subsystem_mbus_auto_bus_xing_in_d_bits_data),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt (_subsystem_mbus_auto_bus_xing_in_d_bits_corrupt),	// @[MemoryBus.scala:25:26]
    .auto_coherent_jbar_in_a_valid                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_a_bits_opcode                                  (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_a_bits_param                                   (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_a_bits_size                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_a_bits_source                                  (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_a_bits_address                                 (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_a_bits_mask                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_a_bits_data                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_a_bits_corrupt                                 (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_b_ready                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_c_valid                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_c_bits_opcode                                  (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_c_bits_param                                   (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_c_bits_size                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_c_bits_source                                  (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_c_bits_address                                 (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_c_bits_data                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_c_bits_corrupt                                 (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_d_ready                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_e_valid                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid),	// @[Buses.scala:25:35]
    .auto_coherent_jbar_in_e_bits_sink                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink),	// @[Buses.scala:25:35]
    .auto_l2_ctl_in_a_valid                                               (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_opcode                                         (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_size                                           (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_source                                         (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_address                                        (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_mask                                           (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_data                                           (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_d_ready                                               (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock        (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_clock),	// @[Buses.scala:25:35]
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset        (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_reset),	// @[Buses.scala:25:35]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid        (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode  (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param   (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size    (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source  (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask    (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data    (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_corrupt (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready        (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready),
    .auto_coherent_jbar_in_a_ready                                        (_subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready),
    .auto_coherent_jbar_in_b_valid                                        (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid),
    .auto_coherent_jbar_in_b_bits_param                                   (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param),
    .auto_coherent_jbar_in_b_bits_source                                  (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_source),
    .auto_coherent_jbar_in_b_bits_address                                 (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address),
    .auto_coherent_jbar_in_c_ready                                        (_subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready),
    .auto_coherent_jbar_in_d_valid                                        (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid),
    .auto_coherent_jbar_in_d_bits_opcode                                  (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode),
    .auto_coherent_jbar_in_d_bits_param                                   (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param),
    .auto_coherent_jbar_in_d_bits_size                                    (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size),
    .auto_coherent_jbar_in_d_bits_source                                  (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source),
    .auto_coherent_jbar_in_d_bits_sink                                    (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink),
    .auto_coherent_jbar_in_d_bits_denied                                  (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied),
    .auto_coherent_jbar_in_d_bits_data                                    (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data),
    .auto_coherent_jbar_in_d_bits_corrupt                                 (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt),
    .auto_l2_ctl_in_a_ready                                               (_subsystem_l2_wrapper_auto_l2_ctl_in_a_ready),
    .auto_l2_ctl_in_d_valid                                               (_subsystem_l2_wrapper_auto_l2_ctl_in_d_valid),
    .auto_l2_ctl_in_d_bits_opcode                                         (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_opcode),
    .auto_l2_ctl_in_d_bits_size                                           (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_size),
    .auto_l2_ctl_in_d_bits_source                                         (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_source),
    .auto_l2_ctl_in_d_bits_data                                           (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_data)
  );
  TilePRCIDomain tile_prci_domain (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_0_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_0),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_3_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_2_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_1_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_1_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_1 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_1_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_1),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_6_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_5_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_2_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_2_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_1_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_1_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_1_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_1_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_1_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_1_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_1_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_2 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_2_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_2),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_9_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_8_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_3_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_3_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_2_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_2_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_2_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_2_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_2_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_2_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_2_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_3 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_3_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_3),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_12_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_11_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_4_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_4_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_3_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_3_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_3_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_3_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_3_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_3_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_3_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_4 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_4_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_4),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_15_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_14_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_4_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_5_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_5_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_4_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_4_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_4_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_4_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_4_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_4_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_4_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_4_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_4_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_5 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_5_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_5),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_18_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_17_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_5_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_6_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_6_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_5_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_5_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_5_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_5_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_5_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_5_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_5_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_5_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_5_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_6 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_6_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_6),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_21_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_20_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_6_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_7_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_7_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_6_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_6_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_6_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_6_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_6_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_6_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_6_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_6_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_6_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_7 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_7_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_7),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_24_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_23_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_7_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_8_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_8_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_7_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_7_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_7_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_7_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_7_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_7_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_7_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_7_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_7_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_8 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_8_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_8),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_27_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_26_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_8_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_9_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_9_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_8_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_8_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_8_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_8_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_8_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_8_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_8_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_8_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_8_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_9 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_9_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_9),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_30_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_29_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_9_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_10_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_10_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_9_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_9_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_9_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_9_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_9_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_9_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_9_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_9_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_9_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_10 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_10_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_10),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_33_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_32_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_10_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_11_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_11_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_10_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_10_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_10_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_10_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_10_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_10_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_10_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_10_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_10_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_11 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_11_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_11),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_36_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_35_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_11_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_12_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_12_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_11_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_11_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_11_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_11_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_11_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_11_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_11_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_11_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_11_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  TilePRCIDomain tile_prci_domain_12 (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                       (_xbar_3_auto_int_out_12_sync_0),	// @[Xbar.scala:57:26]
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out_12),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0           (_intsource_39_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_38_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_a_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_address (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_address),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_mask    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_mask),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_b_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_b_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_c_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_c_ready),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_valid        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_valid),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_opcode  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_opcode),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_param   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_param),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_size    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_size),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_source  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_source),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_sink    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_sink),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_denied  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_denied),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_data    (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_data),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_d_bits_corrupt (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_d_bits_corrupt),	// @[Buses.scala:25:35]
    .auto_tl_master_clock_xing_out_e_ready        (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_12_e_ready),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_clock                      (_subsystem_sbus_auto_fixedClockNode_out_13_clock),	// @[Buses.scala:25:35]
    .auto_tap_clock_in_reset                      (_subsystem_sbus_auto_fixedClockNode_out_13_reset),	// @[Buses.scala:25:35]
    .auto_int_out_clock_xing_out_2_sync_0         (_tile_prci_domain_12_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0         (_tile_prci_domain_12_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0         (_tile_prci_domain_12_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid        (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode  (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param   (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size    (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source  (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask    (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data    (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt (_tile_prci_domain_12_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready        (_tile_prci_domain_12_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid        (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode  (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param   (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size    (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source  (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data    (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt (_tile_prci_domain_12_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready        (_tile_prci_domain_12_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid        (_tile_prci_domain_12_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink    (_tile_prci_domain_12_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  BundleBridgeNexus_123 tileHartIdNexusNode (	// @[HasTiles.scala:156:39]
    .auto_out_12 (_tileHartIdNexusNode_auto_out_12),
    .auto_out_11 (_tileHartIdNexusNode_auto_out_11),
    .auto_out_10 (_tileHartIdNexusNode_auto_out_10),
    .auto_out_9  (_tileHartIdNexusNode_auto_out_9),
    .auto_out_8  (_tileHartIdNexusNode_auto_out_8),
    .auto_out_7  (_tileHartIdNexusNode_auto_out_7),
    .auto_out_6  (_tileHartIdNexusNode_auto_out_6),
    .auto_out_5  (_tileHartIdNexusNode_auto_out_5),
    .auto_out_4  (_tileHartIdNexusNode_auto_out_4),
    .auto_out_3  (_tileHartIdNexusNode_auto_out_3),
    .auto_out_2  (_tileHartIdNexusNode_auto_out_2),
    .auto_out_1  (_tileHartIdNexusNode_auto_out_1),
    .auto_out_0  (_tileHartIdNexusNode_auto_out_0)
  );
  IntSyncXbar xbar_3 (	// @[Xbar.scala:57:26]
    .auto_int_in_sync_0     (_intsource_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_out_12_sync_0 (_xbar_3_auto_int_out_12_sync_0),
    .auto_int_out_11_sync_0 (_xbar_3_auto_int_out_11_sync_0),
    .auto_int_out_10_sync_0 (_xbar_3_auto_int_out_10_sync_0),
    .auto_int_out_9_sync_0  (_xbar_3_auto_int_out_9_sync_0),
    .auto_int_out_8_sync_0  (_xbar_3_auto_int_out_8_sync_0),
    .auto_int_out_7_sync_0  (_xbar_3_auto_int_out_7_sync_0),
    .auto_int_out_6_sync_0  (_xbar_3_auto_int_out_6_sync_0),
    .auto_int_out_5_sync_0  (_xbar_3_auto_int_out_5_sync_0),
    .auto_int_out_4_sync_0  (_xbar_3_auto_int_out_4_sync_0),
    .auto_int_out_3_sync_0  (_xbar_3_auto_int_out_3_sync_0),
    .auto_int_out_2_sync_0  (_xbar_3_auto_int_out_2_sync_0),
    .auto_int_out_1_sync_0  (_xbar_3_auto_int_out_1_sync_0),
    .auto_int_out_0_sync_0  (_xbar_3_auto_int_out_0_sync_0)
  );
  IntSyncCrossingSource intsource (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_2 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_2_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_3 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_3_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_1 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_1_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_2 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_2_auto_out_0)
  );
  IntSyncCrossingSource intsource_5 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_5_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_6 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_6_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_3 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_1_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_3_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_4 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_1_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_4_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_5 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_1_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_5_auto_out_0)
  );
  IntSyncCrossingSource intsource_8 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_8_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_9 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_9_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_6 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_2_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_6_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_7 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_2_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_7_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_8 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_2_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_8_auto_out_0)
  );
  IntSyncCrossingSource intsource_11 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_11_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_12 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_12_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_9 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_3_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_9_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_10 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_3_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_10_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_11 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_3_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_11_auto_out_0)
  );
  IntSyncCrossingSource intsource_14 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_14_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_15 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_15_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_12 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_4_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_12_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_13 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_4_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_13_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_14 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_4_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_14_auto_out_0)
  );
  IntSyncCrossingSource intsource_17 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_17_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_18 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_18_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_15 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_5_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_15_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_16 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_5_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_16_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_17 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_5_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_17_auto_out_0)
  );
  IntSyncCrossingSource intsource_20 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_20_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_21 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_21_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_18 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_6_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_18_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_19 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_6_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_19_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_20 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_6_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_20_auto_out_0)
  );
  IntSyncCrossingSource intsource_23 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_23_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_24 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_24_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_21 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_7_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_21_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_22 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_7_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_22_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_23 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_7_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_23_auto_out_0)
  );
  IntSyncCrossingSource intsource_26 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_26_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_27 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_27_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_24 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_8_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_24_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_25 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_8_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_25_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_26 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_8_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_26_auto_out_0)
  );
  IntSyncCrossingSource intsource_29 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_29_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_30 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_30_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_27 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_9_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_27_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_28 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_9_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_28_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_29 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_9_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_29_auto_out_0)
  );
  IntSyncCrossingSource intsource_32 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_32_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_33 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_33_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_30 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_10_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_30_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_31 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_10_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_31_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_32 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_10_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_32_auto_out_0)
  );
  IntSyncCrossingSource intsource_35 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_35_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_36 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_36_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_33 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_11_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_33_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_34 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_11_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_34_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_35 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_11_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_35_auto_out_0)
  );
  IntSyncCrossingSource intsource_38 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_38_auto_out_sync_0)
  );
  IntSyncCrossingSource intsource_39 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (_intsource_39_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_36 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_12_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_36_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_37 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_12_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_37_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_38 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_12_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_38_auto_out_0)
  );
  ClockSinkDomain_32 bootROMDomainWrapper (	// @[BootROM.scala:72:42]
    .auto_bootrom_in_a_valid        (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_bits_size    (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_bits_source  (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_bits_address (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_bootrom_in_d_ready        (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_ready        (_bootROMDomainWrapper_auto_bootrom_in_a_ready),
    .auto_bootrom_in_d_valid        (_bootROMDomainWrapper_auto_bootrom_in_d_valid),
    .auto_bootrom_in_d_bits_size    (_bootROMDomainWrapper_auto_bootrom_in_d_bits_size),
    .auto_bootrom_in_d_bits_source  (_bootROMDomainWrapper_auto_bootrom_in_d_bits_source),
    .auto_bootrom_in_d_bits_data    (_bootROMDomainWrapper_auto_bootrom_in_d_bits_data)
  );
  ClockSinkDomain_33 prci_ctrl_domain (	// @[HasChipyardPRCI.scala:37:36]
    .auto_resetSynchronizer_in_member_allClocks_uncore_clock  (auto_prci_ctrl_domain_resetSynchronizer_in_member_allClocks_uncore_clock),
    .auto_resetSynchronizer_in_member_allClocks_uncore_reset  (auto_prci_ctrl_domain_resetSynchronizer_in_member_allClocks_uncore_reset),
    .auto_resetSynchronizer_out_member_allClocks_uncore_clock (_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock),
    .auto_resetSynchronizer_out_member_allClocks_uncore_reset (_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset)
  );
  ClockGroupAggregator_6 aggregator (	// @[HasChipyardPRCI.scala:51:30]
    .auto_in_member_allClocks_implicit_clock_clock               (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_implicit_clock_reset               (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_cbus_0_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_cbus_0_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_mbus_0_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_mbus_0_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_pbus_0_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_pbus_0_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_sbus_1_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_sbus_1_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_sbus_0_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_sbus_0_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_out_5_member_implicitClockGrouper_implicit_clock_clock (auto_implicitClockGrouper_out_clock),
    .auto_out_5_member_implicitClockGrouper_implicit_clock_reset (auto_implicitClockGrouper_out_reset),
    .auto_out_4_member_subsystem_cbus_subsystem_cbus_0_clock     (_aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_clock),
    .auto_out_4_member_subsystem_cbus_subsystem_cbus_0_reset     (_aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_reset),
    .auto_out_3_member_subsystem_mbus_subsystem_mbus_0_clock     (_aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_clock),
    .auto_out_3_member_subsystem_mbus_subsystem_mbus_0_reset     (_aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_reset),
    .auto_out_1_member_subsystem_pbus_subsystem_pbus_0_clock     (_aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_clock),
    .auto_out_1_member_subsystem_pbus_subsystem_pbus_0_reset     (_aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_reset),
    .auto_out_0_member_subsystem_sbus_subsystem_sbus_1_clock     (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_clock),
    .auto_out_0_member_subsystem_sbus_subsystem_sbus_1_reset     (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_reset),
    .auto_out_0_member_subsystem_sbus_subsystem_sbus_0_clock     (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_clock),
    .auto_out_0_member_subsystem_sbus_subsystem_sbus_0_reset     (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_reset)
  );
  ClockGroupParameterModifier clockNamePrefixer (	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_clock_name_prefixer_in_4_member_subsystem_cbus_subsystem_cbus_0_clock (_aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_clock),	// @[HasChipyardPRCI.scala:51:30]
    .auto_clock_name_prefixer_in_4_member_subsystem_cbus_subsystem_cbus_0_reset (_aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_reset),	// @[HasChipyardPRCI.scala:51:30]
    .auto_clock_name_prefixer_in_3_member_subsystem_mbus_subsystem_mbus_0_clock (_aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_clock),	// @[HasChipyardPRCI.scala:51:30]
    .auto_clock_name_prefixer_in_3_member_subsystem_mbus_subsystem_mbus_0_reset (_aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_reset),	// @[HasChipyardPRCI.scala:51:30]
    .auto_clock_name_prefixer_in_1_member_subsystem_pbus_subsystem_pbus_0_clock (_aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_clock),	// @[HasChipyardPRCI.scala:51:30]
    .auto_clock_name_prefixer_in_1_member_subsystem_pbus_subsystem_pbus_0_reset (_aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_reset),	// @[HasChipyardPRCI.scala:51:30]
    .auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_1_clock (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_clock),	// @[HasChipyardPRCI.scala:51:30]
    .auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_1_reset (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_reset),	// @[HasChipyardPRCI.scala:51:30]
    .auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_0_clock (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_clock),	// @[HasChipyardPRCI.scala:51:30]
    .auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_0_reset (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_reset),	// @[HasChipyardPRCI.scala:51:30]
    .auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_clock),
    .auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_reset),
    .auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_clock),
    .auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_reset),
    .auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_clock),
    .auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_reset),
    .auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_clock),
    .auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_reset),
    .auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_clock),
    .auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_reset)
  );
  ClockGroupParameterModifier_1 frequencySpecifier (	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_frequency_specifier_in_member_allClocks_implicit_clock_clock    (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_implicit_clock_reset    (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_cbus_0_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_cbus_0_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_mbus_0_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_mbus_0_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_pbus_0_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_pbus_0_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_sbus_1_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_sbus_1_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_sbus_0_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_sbus_0_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_out_member_allClocks_implicit_clock_clock   (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_clock),
    .auto_frequency_specifier_out_member_allClocks_implicit_clock_reset   (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_reset)
  );
  ClockGroupCombiner clockGroupCombiner (	// @[ClockGroupCombiner.scala:19:15]
    .auto_clock_group_combiner_in_member_allClocks_uncore_clock            (_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock),	// @[HasChipyardPRCI.scala:37:36]
    .auto_clock_group_combiner_in_member_allClocks_uncore_reset            (_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset),	// @[HasChipyardPRCI.scala:37:36]
    .auto_clock_group_combiner_out_member_allClocks_implicit_clock_clock   (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_clock),
    .auto_clock_group_combiner_out_member_allClocks_implicit_clock_reset   (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_reset)
  );
endmodule

