INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2022.2/data/system_verilog/uvm_1.2/uvm_macros.svh" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/dev/antigravity/verilog_linter/uvm_test.sv" into library work
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-8895] design contains a SystemVerilog implicit generate region [D:/dev/antigravity/verilog_linter/uvm_test.sv:2]
WARNING: [VRFC 10-8986] generate block is only allowed inside a loop or conditional generate in SystemVerilog mode [D:/dev/antigravity/verilog_linter/uvm_test.sv:2]
ERROR: [VRFC 10-2989] 'UVM_LOW' is not declared [D:/dev/antigravity/verilog_linter/uvm_test.sv:2]
ERROR: [VRFC 10-8530] module 'test' is ignored due to previous errors [D:/dev/antigravity/verilog_linter/uvm_test.sv:1]
