##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyBUS_CLK(routed)
		4.4::Critical Path Report for cydff_1/q
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. cydff_1/q:R)
		5.2::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK(routed):R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.8::Critical Path Report for (cydff_1/q:R vs. Clock_1:R)
		5.9::Critical Path Report for (cydff_1/q:R vs. cydff_1/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_Channel1_theACLK                  | N/A                    | Target: 1.60 MHz   | 
Clock: ADC_Channel1_theACLK(fixed-function)  | N/A                    | Target: 1.60 MHz   | 
Clock: Clock_1                               | Frequency: 106.60 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                             | Frequency: 42.47 MHz   | Target: 48.00 MHz  | 
Clock: CyBUS_CLK(routed)                     | Frequency: 497.59 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                                 | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                                 | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                             | N/A                    | Target: 48.00 MHz  | 
Clock: cydff_1/q                             | Frequency: 103.50 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            83333.3          73952       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          20833.3          332         10416.7          150         20833.3          13306       10416.7          -1355       
CyBUS_CLK          CyBUS_CLK(routed)  N/A              N/A         N/A              N/A         N/A              N/A         10416.7          14323       
CyBUS_CLK(routed)  cydff_1/q          20833.3          18824       N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          Clock_1            41666.7          10980       N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          cydff_1/q          41666.7          32005       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase     
------------  ------------  -------------------  
Pin_2(0)_PAD  37902         CyBUS_CLK(routed):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 106.60 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 73952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5871
-------------------------------------   ---- 
End-of-path arrival time (ps)           5871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73952  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_2  macrocell21   4621   5871  73952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 42.47 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_917/clk_en
Capture Clock  : Net_917/clock_0
Path slack     : -1355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        9672
-------------------------------------   ----- 
End-of-path arrival time (ps)           20089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467  -1355  RISE       1
Net_917/clk_en          macrocell13   5622  20089  -1355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 497.59 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : EN_0/main_0
Capture Clock  : EN_0/clock_0
Path slack     : 18824p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         19985
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             37308

Launch Clock Arrival Time                       0
+ Clock path delay                      12842
+ Data path delay                        5642
-------------------------------------   ----- 
End-of-path arrival time (ps)           18485
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       7175   7175  RISE       1
Net_853/q                                               macrocell3       3350  10525  RISE       1
cydff_2/clock_0                                         macrocell11      2318  12842  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_2/q    macrocell11   1250  14092  18824  RISE       1
EN_0/main_0  macrocell17   4392  18485  18824  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1


===================================================================== 
4.4::Critical Path Report for cydff_1/q
***************************************
Clock: cydff_1/q
Frequency: 103.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_1/q
Path End       : EN_1/main_1
Capture Clock  : EN_1/clock_0
Path slack     : 32005p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19985
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58142

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        6152
-------------------------------------   ----- 
End-of-path arrival time (ps)           26137
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
EN_1/q       macrocell15   1250  21235  32005  RISE       1
EN_1/main_1  macrocell15   4902  26137  32005  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. cydff_1/q:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : EN_0/main_0
Capture Clock  : EN_0/clock_0
Path slack     : 18824p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         19985
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             37308

Launch Clock Arrival Time                       0
+ Clock path delay                      12842
+ Data path delay                        5642
-------------------------------------   ----- 
End-of-path arrival time (ps)           18485
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       7175   7175  RISE       1
Net_853/q                                               macrocell3       3350  10525  RISE       1
cydff_2/clock_0                                         macrocell11      2318  12842  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_2/q    macrocell11   1250  14092  18824  RISE       1
EN_0/main_0  macrocell17   4392  18485  18824  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 14323p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13531
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             30855

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        6115
-------------------------------------   ----- 
End-of-path arrival time (ps)           16532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_697/q       macrocell9    1250  11667  14323  RISE       1
cydff_1/main_0  macrocell10   4865  16532  14323  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14491
-------------------------------------   ----- 
End-of-path arrival time (ps)           14491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    332  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2297   3547    332  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   6897    332  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell1   7594  14491    332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : 150p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410    150  RISE       1
Net_686/main_0                                macrocell8      4346   6756    150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1


5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : 13306p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4018
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell8    1250  11667  13306  RISE       1
Net_686/main_2  macrocell8    2768  14434  13306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1


5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_917/clk_en
Capture Clock  : Net_917/clock_0
Path slack     : -1355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        9672
-------------------------------------   ----- 
End-of-path arrival time (ps)           20089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467  -1355  RISE       1
Net_917/clk_en          macrocell13   5622  20089  -1355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1


5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 73952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5871
-------------------------------------   ---- 
End-of-path arrival time (ps)           5871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73952  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_2  macrocell21   4621   5871  73952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1


5.8::Critical Path Report for (cydff_1/q:R vs. Clock_1:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 10980p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        7192
-------------------------------------   ----- 
End-of-path arrival time (ps)           27177
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
EN_1/q                             macrocell15   1250  21235  10980  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1  macrocell18   5942  27177  10980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell18         0      0  RISE       1


5.9::Critical Path Report for (cydff_1/q:R vs. cydff_1/q:R)
***********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_1/q
Path End       : EN_1/main_1
Capture Clock  : EN_1/clock_0
Path slack     : 32005p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19985
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58142

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        6152
-------------------------------------   ----- 
End-of-path arrival time (ps)           26137
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
EN_1/q       macrocell15   1250  21235  32005  RISE       1
EN_1/main_1  macrocell15   4902  26137  32005  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_917/clk_en
Capture Clock  : Net_917/clock_0
Path slack     : -1355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        9672
-------------------------------------   ----- 
End-of-path arrival time (ps)           20089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467  -1355  RISE       1
Net_917/clk_en          macrocell13   5622  20089  -1355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_703/clk_en
Capture Clock  : Net_703/clock_0
Path slack     : -438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        8754
-------------------------------------   ----- 
End-of-path arrival time (ps)           19171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467  -1355  RISE       1
Net_703/clk_en          macrocell12   4704  19171   -438  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : 150p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410    150  RISE       1
Net_686/main_0                                macrocell8      4346   6756    150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_697/main_0
Capture Clock  : Net_697/clock_0
Path slack     : 150p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410    150  RISE       1
Net_697/main_0                                macrocell9      4346   6756    150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14491
-------------------------------------   ----- 
End-of-path arrival time (ps)           14491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    332  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2297   3547    332  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   6897    332  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell1   7594  14491    332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14485
-------------------------------------   ----- 
End-of-path arrival time (ps)           14485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    332  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2297   3547    332  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   6897    332  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell2   7588  14485    339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 1109p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13714
-------------------------------------   ----- 
End-of-path arrival time (ps)           13714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell7      1250   1250   1109  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell2      2297   3547   1109  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2      3350   6897   1109  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell7   6817  13714   1109  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 1257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13567
-------------------------------------   ----- 
End-of-path arrival time (ps)           13567
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    332  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2297   3547    332  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   6897    332  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell3   6670  13567   1257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : 1576p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell10   2410   2410   1576  RISE       1
Net_686/main_1                                macrocell8       2921   5331   1576  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_697/main_1
Capture Clock  : Net_697/clock_0
Path slack     : 1576p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell10   2410   2410   1576  RISE       1
Net_697/main_1                                macrocell9       2921   5331   1576  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 1752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        5195
-------------------------------------   ----- 
End-of-path arrival time (ps)           15612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_697/q                                      macrocell9      1250  11667   1752  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell9   3945  15612   1752  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12765
-------------------------------------   ----- 
End-of-path arrival time (ps)           12765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    332  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2297   3547    332  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   6897    332  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell4   5868  12765   2059  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12698
-------------------------------------   ----- 
End-of-path arrival time (ps)           12698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    332  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2297   3547    332  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   6897    332  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell6   5801  12698   2125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12692
-------------------------------------   ----- 
End-of-path arrival time (ps)           12692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell7       1250   1250   1109  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell2       2297   3547   1109  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2       3350   6897   1109  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell12   5795  12692   2131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12225
-------------------------------------   ----- 
End-of-path arrival time (ps)           12225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    332  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2297   3547    332  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   6897    332  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell5   5328  12225   2599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12057
-------------------------------------   ----- 
End-of-path arrival time (ps)           12057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell7       1250   1250   1109  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell2       2297   3547   1109  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2       3350   6897   1109  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell11   5160  12057   2766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 3050p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11774
-------------------------------------   ----- 
End-of-path arrival time (ps)           11774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell7       1250   1250   1109  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell2       2297   3547   1109  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2       3350   6897   1109  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell10   4877  11774   3050  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 3539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11284
-------------------------------------   ----- 
End-of-path arrival time (ps)           11284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell7      1250   1250   1109  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell2      2297   3547   1109  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2      3350   6897   1109  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell9   4388  11284   3539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4063p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell7      1250   1250   1109  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell2      2297   3547   1109  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2      3350   6897   1109  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell8   3863  10760   4063  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 5828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell1   2410   2410   5828  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell6   9125  11535   5828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 6613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8210
-------------------------------------   ---- 
End-of-path arrival time (ps)           8210
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   6613  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell7   7000   8210   6613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_6:bSR:StsReg\/clock
Path slack     : 6690p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13643
-------------------------------------   ----- 
End-of-path arrival time (ps)           13643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q       macrocell6     1250   1250    332  RISE       1
\ShiftReg_5:bSR:status_0\/main_0  macrocell1     2297   3547    332  RISE       1
\ShiftReg_5:bSR:status_0\/q       macrocell1     3350   6897    332  RISE       1
\ShiftReg_6:bSR:StsReg\/status_0  statusicell2   6746  13643   6690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:StsReg\/clock                               statusicell2        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_5:bSR:StsReg\/clock
Path slack     : 6755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13578
-------------------------------------   ----- 
End-of-path arrival time (ps)           13578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q       macrocell6     1250   1250    332  RISE       1
\ShiftReg_5:bSR:status_0\/main_0  macrocell1     2297   3547    332  RISE       1
\ShiftReg_5:bSR:status_0\/q       macrocell1     3350   6897    332  RISE       1
\ShiftReg_5:bSR:StsReg\/status_0  statusicell1   6681  13578   6755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:StsReg\/clock                               statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_8:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_8:bSR:StsReg\/clock
Path slack     : 6943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13391
-------------------------------------   ----- 
End-of-path arrival time (ps)           13391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q       macrocell7     1250   1250   1109  RISE       1
\ShiftReg_7:bSR:status_0\/main_0  macrocell2     2297   3547   1109  RISE       1
\ShiftReg_7:bSR:status_0\/q       macrocell2     3350   6897   1109  RISE       1
\ShiftReg_8:bSR:StsReg\/status_0  statusicell4   6494  13391   6943  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:StsReg\/clock                               statusicell4        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 7233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10130
-------------------------------------   ----- 
End-of-path arrival time (ps)           10130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell7    2410   2410   7233  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell12   7720  10130   7233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 8075p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9289
-------------------------------------   ---- 
End-of-path arrival time (ps)           9289
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell4   2410   2410   8075  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell3   6879   9289   8075  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_7:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_7:bSR:StsReg\/clock
Path slack     : 9019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11315
-------------------------------------   ----- 
End-of-path arrival time (ps)           11315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q       macrocell7     1250   1250   1109  RISE       1
\ShiftReg_7:bSR:status_0\/main_0  macrocell2     2297   3547   1109  RISE       1
\ShiftReg_7:bSR:status_0\/q       macrocell2     3350   6897   1109  RISE       1
\ShiftReg_7:bSR:StsReg\/status_0  statusicell3   4418  11315   9019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:StsReg\/clock                               statusicell3        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 9331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   6613  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell9   4282   5492   9331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 9899p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210   9899  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell12   3714   4924   9899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 9914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210   9914  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell3   3699   4909   9914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 10011p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   6613  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell8   3602   4812  10011  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  10128  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell6   3485   4695  10128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 10801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210   9899  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell11   2812   4022  10801  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10802p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210   9899  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell10   2811   4021  10802  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210   9914  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell1   2804   4014  10809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 10830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210   9914  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell2   2783   3993  10830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 10980p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        7192
-------------------------------------   ----- 
End-of-path arrival time (ps)           27177
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
EN_1/q                             macrocell15   1250  21235  10980  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1  macrocell18   5942  27177  10980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 10990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        7182
-------------------------------------   ----- 
End-of-path arrival time (ps)           27167
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
EN_1/q                             macrocell15   1250  21235  10980  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_1  macrocell20   5932  27167  10990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 11010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  10128  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell5   2603   3813  11010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 11013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  10128  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell4   2600   3810  11013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_1/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 11912p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        6259
-------------------------------------   ----- 
End-of-path arrival time (ps)           26244
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
EN_1/q                             macrocell15   1250  21235  10980  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_1  macrocell21   5009  26244  11912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_1/q
Path End       : AMuxHw_1_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_1/clock_0
Path slack     : 11924p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        6248
-------------------------------------   ----- 
End-of-path arrival time (ps)           26233
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
EN_1/q                            macrocell15   1250  21235  10980  RISE       1
AMuxHw_1_Decoder_old_id_1/main_0  macrocell14   4998  26233  11924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell14         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 11924p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        6248
-------------------------------------   ----- 
End-of-path arrival time (ps)           26233
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
EN_1/q                             macrocell15   1250  21235  10980  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1  macrocell19   4998  26233  11924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell19         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_917/main_0
Capture Clock  : Net_917/clock_0
Path slack     : 12349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  12349  RISE       1
Net_917/main_0                           macrocell13    2924   4974  12349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_0/q
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 12461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        5711
-------------------------------------   ----- 
End-of-path arrival time (ps)           25696
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
EN_0/q                            macrocell17   1250  21235  12461  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0  macrocell16   4461  25696  12461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 12461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        5711
-------------------------------------   ----- 
End-of-path arrival time (ps)           25696
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
EN_0/q                             macrocell17   1250  21235  12461  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_3  macrocell18   4461  25696  12461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 12471p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        5700
-------------------------------------   ----- 
End-of-path arrival time (ps)           25685
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
EN_0/q                             macrocell17   1250  21235  12461  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_3  macrocell19   4450  25685  12471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 12739p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        5433
-------------------------------------   ----- 
End-of-path arrival time (ps)           25418
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
EN_0/q                             macrocell17   1250  21235  12461  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_3  macrocell21   4183  25418  12739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 12753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        5419
-------------------------------------   ----- 
End-of-path arrival time (ps)           25404
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
EN_0/q                             macrocell17   1250  21235  12461  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_3  macrocell20   4169  25404  12753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell20         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_703/main_0
Capture Clock  : Net_703/clock_0
Path slack     : 12968p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12968  RISE       1
Net_703/main_0                           macrocell12    2305   4355  12968  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : 13306p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4018
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell8    1250  11667  13306  RISE       1
Net_686/main_2  macrocell8    2768  14434  13306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_697/main_2
Capture Clock  : Net_697/clock_0
Path slack     : 13306p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4018
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell8    1250  11667  13306  RISE       1
Net_697/main_2  macrocell9    2768  14434  13306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_5:bSR:load_reg\/main_0
Capture Clock  : \ShiftReg_5:bSR:load_reg\/clock_0
Path slack     : 13790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_703/q                         macrocell12   1250   1250    346  RISE       1
\ShiftReg_5:bSR:load_reg\/main_0  macrocell6    2283   3533  13790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:load_reg\/main_0
Capture Clock  : \ShiftReg_7:bSR:load_reg\/clock_0
Path slack     : 13790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_917/q                         macrocell13   1250   1250   1123  RISE       1
\ShiftReg_7:bSR:load_reg\/main_0  macrocell7    2283   3533  13790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 14323p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13531
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             30855

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        6115
-------------------------------------   ----- 
End-of-path arrival time (ps)           16532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_697/q       macrocell9    1250  11667  14323  RISE       1
cydff_1/main_0  macrocell10   4865  16532  14323  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell3   2480   2480  15153  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell2      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell6   2480   2480  15153  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell5      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell9   2480   2480  15153  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell8      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell12   2480   2480  15153  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell11      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_2/main_0
Capture Clock  : cydff_2/clock_0
Path slack     : 15721p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         12842
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             30166

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4028
-------------------------------------   ----- 
End-of-path arrival time (ps)           14445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell8    1250  11667  15721  RISE       1
cydff_2/main_0  macrocell11   2778  14445  15721  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       7175   7175  RISE       1
Net_853/q                                               macrocell3       3350  10525  RISE       1
cydff_2/clock_0                                         macrocell11      2318  12842  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell2    520    520  17113  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell1      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell5    520    520  17113  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell4      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell8    520    520  17113  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell7      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell11    520    520  17113  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell10      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : EN_0/main_0
Capture Clock  : EN_0/clock_0
Path slack     : 18824p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         19985
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             37308

Launch Clock Arrival Time                       0
+ Clock path delay                      12842
+ Data path delay                        5642
-------------------------------------   ----- 
End-of-path arrival time (ps)           18485
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       7175   7175  RISE       1
Net_853/q                                               macrocell3       3350  10525  RISE       1
cydff_2/clock_0                                         macrocell11      2318  12842  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_2/q    macrocell11   1250  14092  18824  RISE       1
EN_0/main_0  macrocell17   4392  18485  18824  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : EN_1/main_0
Capture Clock  : EN_1/clock_0
Path slack     : 19380p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         19985
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             37308

Launch Clock Arrival Time                       0
+ Clock path delay                      12842
+ Data path delay                        5086
-------------------------------------   ----- 
End-of-path arrival time (ps)           17928
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       7175   7175  RISE       1
Net_853/q                                               macrocell3       3350  10525  RISE       1
cydff_2/clock_0                                         macrocell11      2318  12842  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_2/q    macrocell11   1250  14092  18824  RISE       1
EN_1/main_0  macrocell15   3836  17928  19380  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_1/q
Path End       : EN_1/main_1
Capture Clock  : EN_1/clock_0
Path slack     : 32005p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19985
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58142

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        6152
-------------------------------------   ----- 
End-of-path arrival time (ps)           26137
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
EN_1/q       macrocell15   1250  21235  32005  RISE       1
EN_1/main_1  macrocell15   4902  26137  32005  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_0/q
Path End       : EN_1/main_2
Capture Clock  : EN_1/clock_0
Path slack     : 33506p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19985
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58142

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        4650
-------------------------------------   ----- 
End-of-path arrival time (ps)           24635
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
EN_0/q       macrocell17   1250  21235  33506  RISE       1
EN_1/main_2  macrocell15   3400  24635  33506  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_1/clock_0                                            macrocell15      5204  19985  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EN_0/q
Path End       : EN_0/main_1
Capture Clock  : EN_0/clock_0
Path slack     : 33510p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19985
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58142

Launch Clock Arrival Time                       0
+ Clock path delay                      19985
+ Data path delay                        4647
-------------------------------------   ----- 
End-of-path arrival time (ps)           24632
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
EN_0/q       macrocell17   1250  21235  33506  RISE       1
EN_0/main_1  macrocell17   3397  24632  33510  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7873   7873  RISE       1
Net_849/q                                               macrocell4       3350  11223  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13531  RISE       1
cydff_1/q                                               macrocell10      1250  14781  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14781  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
EN_0/clock_0                                            macrocell17      5204  19985  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 73952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5871
-------------------------------------   ---- 
End-of-path arrival time (ps)           5871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73952  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_2  macrocell21   4621   5871  73952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 74485p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73952  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_2  macrocell19   4088   5338  74485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 74865p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73952  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_2  macrocell20   3709   4959  74865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell20         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 74878p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73952  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_2  macrocell18   3696   4946  74878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell18         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 75454p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell14   1250   1250  75454  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_0  macrocell18   3120   4370  75454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 75457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell14   1250   1250  75454  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_0  macrocell21   3116   4366  75457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 75460p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell14   1250   1250  75454  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_0  macrocell20   3114   4364  75460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 75463p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell14   1250   1250  75454  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0  macrocell19   3111   4361  75463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell19         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

