# Asynchronous-FIFO-Design-and-Verification
Verified an Asynchronous FIFO design using SystemVerilog and UVM. Developed testbench architecture, implemented functional test cases, and ensured coverage closure. Validated FIFO features like full, empty, overflow, underflow, and concurrent read/write operations.
