

================================================================
== Vitis HLS Report for 'Loop_loop_height_proc1113'
================================================================
* Date:           Mon Nov 16 16:18:50 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        resizeTry
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.946 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   412161|   412161| 4.122 ms | 4.122 ms |  412161|  412161|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |   412160|   412160|       644|          -|          -|   640|    no    |
        | + loop_width  |      641|      641|         3|          1|          1|   640|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      87|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     114|    -|
|Register         |        -|     -|      43|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      43|     201|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_fu_157_p2                       |     +    |   0|  0|  17|          10|           1|
    |j_fu_169_p2                       |     +    |   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |   0|  0|   2|           1|           1|
    |icmp_ln188_fu_151_p2              |   icmp   |   0|  0|  13|          10|          10|
    |icmp_ln190_fu_163_p2              |   icmp   |   0|  0|  13|          10|          10|
    |tmp_last_V_fu_175_p2              |   icmp   |   0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_11001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  87|          57|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |  15|          3|    1|          3|
    |ap_phi_mux_sof_2_phi_fu_141_p4  |   9|          2|    1|          2|
    |dst_TDATA_blk_n                 |   9|          2|    1|          2|
    |i_1_reg_114                     |   9|          2|   10|         20|
    |img_dst_data_blk_n              |   9|          2|    1|          2|
    |j_1_reg_125                     |   9|          2|   10|         20|
    |sof_2_reg_136                   |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 114|         24|   28|         60|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_1_reg_114                       |  10|   0|   10|          0|
    |i_reg_185                         |  10|   0|   10|          0|
    |icmp_ln190_reg_190                |   1|   0|    1|          0|
    |icmp_ln190_reg_190_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_1_reg_125                       |  10|   0|   10|          0|
    |sof_2_reg_136                     |   1|   0|    1|          0|
    |sof_reg_100                       |   1|   0|    1|          0|
    |tmp_last_V_reg_199                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  43|   0|   43|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Loop_loop_height_proc1113 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Loop_loop_height_proc1113 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Loop_loop_height_proc1113 | return value |
|ap_done               | out |    1| ap_ctrl_hs | Loop_loop_height_proc1113 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | Loop_loop_height_proc1113 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Loop_loop_height_proc1113 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Loop_loop_height_proc1113 | return value |
|img_dst_data_dout     |  in |   24|   ap_fifo  |        img_dst_data       |    pointer   |
|img_dst_data_empty_n  |  in |    1|   ap_fifo  |        img_dst_data       |    pointer   |
|img_dst_data_read     | out |    1|   ap_fifo  |        img_dst_data       |    pointer   |
|dst_TDATA             | out |   24|    axis    |        dst_V_data_V       |    pointer   |
|dst_TVALID            | out |    1|    axis    |        dst_V_dest_V       |    pointer   |
|dst_TREADY            |  in |    1|    axis    |        dst_V_dest_V       |    pointer   |
|dst_TDEST             | out |    1|    axis    |        dst_V_dest_V       |    pointer   |
|dst_TKEEP             | out |    3|    axis    |        dst_V_keep_V       |    pointer   |
|dst_TSTRB             | out |    3|    axis    |        dst_V_strb_V       |    pointer   |
|dst_TUSER             | out |    1|    axis    |        dst_V_user_V       |    pointer   |
|dst_TLAST             | out |    1|    axis    |        dst_V_last_V       |    pointer   |
|dst_TID               | out |    1|    axis    |         dst_V_id_V        |    pointer   |
+----------------------+-----+-----+------------+---------------------------+--------------+

