============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:07:06 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1525 ps) Late External Delay Assertion at pin write_en_2
          Group: clk
     Startpoint: (F) dspMemoryLogic/g1325/B
       Endpoint: (R) write_en_2
          Clock: (R) clk

                     Capture       Launch  
        Path Delay:+    2200            -  
       Src Latency:+       0               
       Net Latency:+       0 (I)           
           Arrival:=    2200               
                                           
      Output Delay:-     100               
       Uncertainty:-     200               
     Required Time:=    1900               
         Data Path:-     375               
             Slack:=    1525               

#--------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                             (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------
  dspMemoryLogic/g1325/B (b)     -     F     (arrival)      2    -     -     0       0 
  dspMemoryLogic/g1325/Y -       B->Y  R     NOR2X2         1  1.8    63    43      43 
  dspMemoryLogic/g1321/Y -       B->Y  R     AND2X1         1  3.6    90   184     227 
  dspMemoryLogic/drc/Y   -       A->Y  R     BUFX20         1 51.6    80   148     375 
  write_en_2             -       -     R     (port)         -    -     -     0     375 
#--------------------------------------------------------------------------------------

(b) : Timing paths are broken.

