# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sed_cronometro.srcs/sources_1/new/FSM_SLAVE.vhd" \
"../../../../sed_cronometro.srcs/sources_1/new/FSM_SLAVE_tb.vhd" \

# Do not sort compile order
nosort
