$date
	Sun Oct 23 02:20:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#301112
b11010 !
1"
#301114
b11010 &
b11010 %
1$
#301115
0"
#301118
b1101 &
b1101 %
#301122
b101000 &
b101000 %
#301126
b10100 &
b10100 %
#301130
b1010 &
b1010 %
#301134
b101 &
b101 %
#301138
b10000 &
b10000 %
#301142
b1000 &
b1000 %
#301146
b100 &
b100 %
#301150
b10 &
b10 %
#301154
b1 &
b1 %
1#
#301158
b0 &
0#
b0 %
0$
#1268637
b1001 !
1"
#1268638
b1001 &
b1001 %
1$
#1268639
0"
#1268642
b11100 &
b11100 %
#1268646
b1110 &
b1110 %
#1268650
b111 &
b111 %
#1268654
b10110 &
b10110 %
#1268658
b1011 &
b1011 %
#1268662
b100010 &
b100010 %
#1268666
b10001 &
b10001 %
#1268670
b110100 &
b110100 %
#1268674
b11010 &
b11010 %
#1268678
b1101 &
b1101 %
#1268682
b101000 &
b101000 %
#1268686
b10100 &
b10100 %
#1268690
b1010 &
b1010 %
#1268694
b101 &
b101 %
#1268698
b10000 &
b10000 %
#1268702
b1000 &
b1000 %
#1268706
b100 &
b100 %
#1268710
b10 &
b10 %
#1268714
b1 &
b1 %
1#
#1268718
b0 &
0#
b0 %
0$
#2324754
b10 &
b10 %
1$
b10 !
1"
#2324755
0"
#2324758
b1 &
1#
b1 %
#2324762
b0 &
b0 %
0#
0$
#4500012
