#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 26 20:34:15 2024
# Process ID: 15080
# Current directory: C:/Users/opqrs/Desktop/00_RTL_Skeleton
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27892 C:\Users\opqrs\Desktop\00_RTL_Skeleton\dsd_mlp.xpr
# Log file: C:/Users/opqrs/Desktop/00_RTL_Skeleton/vivado.log
# Journal file: C:/Users/opqrs/Desktop/00_RTL_Skeleton\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Dropbox/PC/Desktop/8_DSD24_Termproject_Demo_Environment_Project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/single_port_bram.v', nor could it be found using path 'C:/Users/USER/Dropbox/PC/Desktop/8_DSD24_Termproject_Demo_Environment_Project/dsd_mlp.srcs/sources_1/new/single_port_bram.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg', nor could it be found using path 'C:/Users/USER/Dropbox/PC/Desktop/8_DSD24_Termproject_Demo_Environment_Project/tb_pu_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 795.691 ; gain = 181.582
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pack_unpack.vh
add_files -norecurse {C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v}
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference design_1_top_mlp_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'resultbuf_addr' has a dependency on the module local parameter or undefined parameter 'RBAW'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'resultbuf_addr_output' has a dependency on the module local parameter or undefined parameter 'RBAW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.FP_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.FP_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:module_ref:top_mlp:1.0 - top_mlp_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'y_buf_addr' width 32 differs from original width 6
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_top_mlp_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_top_mlp_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\opqrs\Desktop\00_RTL_Skeleton\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 992.492 ; gain = 142.883
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 992.492 ; gain = 142.883
launch_runs synth_1 -jobs 6
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\opqrs\Desktop\00_RTL_Skeleton\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 26 20:36:37 2024] Launched design_1_top_mlp_0_0_synth_1...
Run output will be captured here: C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/runme.log
[Sun May 26 20:36:37 2024] Launched synth_1...
Run output will be captured here: C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1210.730 ; gain = 218.238
export_ip_user_files -of_objects  [get_files C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/single_port_bram.v] -no_script -reset -force -quiet
remove_files  C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/single_port_bram.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v
update_compile_order -fileset sim_1
launch_runs impl_1 -jobs 6
[Sun May 26 20:38:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 1036 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2155.582 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2155.582 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2155.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 665 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 640 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 25 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2293.004 ; gain = 1045.324
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2369.129 ; gain = 63.266
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 26 20:45:31 2024] Launched impl_1...
Run output will be captured here: C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/impl_1/runme.log
file mkdir C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk
file copy -force C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/impl_1/design_1_wrapper.sysdef C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk -hwspec C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk -hwspec C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_mlp'...
Generating merged BMM file for the design top 'top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_mlp_behav xil_defaultlib.top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_mlp_behav xil_defaultlib.top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/roms/")
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_mlp_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xsim.dir/top_mlp_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 26 20:51:11 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2458.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/opqrs/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/opqrs/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_mlp_behav -key {Behavioral:sim_1:Functional:top_mlp} -tclbatch {top_mlp.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source top_mlp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_mlp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2472.316 ; gain = 14.105
run 5000 ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v
WARNING: [filemgmt 56-12] File 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named IMGNUM [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'resultbuf_addr' [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:201]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:205]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:52]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(FPW=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_data_width=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl_default
Compiling module xil_defaultlib.x_buffer(input_data_width=32,ROM...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/roms/")
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.top(FPW=32,ROMPATH="C:/roms/",RO...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 26 20:53:52 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2823.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/opqrs/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/opqrs/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/roms/IMGROM10.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named IMGNUM [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'resultbuf_addr' [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:201]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:205]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:52]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
WARNING: Too many words specified in data file C:/roms/IMGROM10.txt
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2832.184 ; gain = 9.016
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named IMGNUM [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'resultbuf_addr' [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:201]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:205]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:52]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
WARNING: Too many words specified in data file C:/roms/IMGROM10.txt
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2879.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named IMGNUM [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'resultbuf_addr' [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:201]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:205]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:52]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
WARNING: Too many words specified in data file C:/roms/IMGROM10.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2879.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2879.828 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named IMGNUM [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'resultbuf_addr' [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:35]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 12 for port 'x_buf_addr' [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:92]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:201]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:205]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:52]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(FPW=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl_default
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/roms/")
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.top(FPW=32,ROMPATH="C:/roms/",RO...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2879.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2879.828 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2879.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named IMGNUM [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'resultbuf_addr' [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:201]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:205]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:52]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(FPW=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_data_width=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl_default
Compiling module xil_defaultlib.x_buffer(input_data_width=32,ROM...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/roms/")
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.top(FPW=32,ROMPATH="C:/roms/",RO...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2879.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2879.828 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
WARNING: Too many words specified in data file C:/roms/IMGROM10.txt
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2879.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named IMGNUM [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'resultbuf_addr' [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:201]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:205]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:52]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
WARNING: Too many words specified in data file C:/roms/IMGROM10.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2879.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/roms/")
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2879.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2879.828 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2879.828 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2879.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2973.715 ; gain = 93.887
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3004.789 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSDMNIST_broadcaster
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3004.789 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module DSDMNIST_broadcaster doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/roms/")
Compiling module xil_defaultlib.DSDMNIST_broadcaster
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3004.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3004.789 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3004.789 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSDMNIST_broadcaster
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module DSDMNIST_broadcaster doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/roms/")
Compiling module xil_defaultlib.DSDMNIST_broadcaster
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3004.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3004.789 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3004.789 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/roms/")
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3028.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3028.238 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 3028.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'top_tb'...
Generating merged BMM file for the design top 'top_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'top_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/roms/")
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3028.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3028.238 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3028.238 ; gain = 0.000
run all
save_wave_config {C:/Users/opqrs/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/opqrs/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg
set_property xsim.view {C:/Users/opqrs/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg C:/Users/opqrs/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg} [get_filesets sim_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/synth_1

update_module_reference design_1_top_mlp_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'resultbuf_addr' has a dependency on the module local parameter or undefined parameter 'RBAW'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'resultbuf_addr_output' has a dependency on the module local parameter or undefined parameter 'RBAW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.FP_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.FP_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\Users\opqrs\Desktop\00_RTL_Skeleton\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs impl_1 -jobs 6
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\opqrs\Desktop\00_RTL_Skeleton\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 26 22:09:15 2024] Launched design_1_top_mlp_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_mlp_0_0_synth_1: C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/runme.log
synth_1: C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/synth_1/runme.log
[Sun May 26 22:09:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3274.176 ; gain = 84.785
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 1036 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3531.578 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3531.578 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3531.578 ; gain = 256.316
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3694.727 ; gain = 28.906
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 26 22:15:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/impl_1/runme.log
report_utilization -name utilization_1
file mkdir C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk
file copy -force C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.runs/impl_1/design_1_wrapper.sysdef C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk -hwspec C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk -hwspec C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_mlp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_mlp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_mlp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_mlp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_mlp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_mlp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_mlp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/opqrs/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 26 22:55:38 2024...
