<stg><name>DCT_MAT_Multiply.1_Loop_Row_proc</name>


<trans_list>

<trans id="423" from="1" to="2">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="2" to="49">
<condition id="93">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="2" to="3">
<condition id="140">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="3" to="4">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="4" to="5">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="5" to="6">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="6" to="7">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="7" to="8">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="8" to="9">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="9" to="10">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="10" to="11">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="11" to="12">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="12" to="13">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="13" to="14">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="14" to="15">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="15" to="16">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="16" to="17">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="17" to="18">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="18" to="19">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="19" to="20">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="20" to="21">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="21" to="22">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="22" to="23">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="23" to="24">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="24" to="25">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="25" to="26">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="26" to="27">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="27" to="28">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="28" to="29">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="29" to="30">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="30" to="31">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="31" to="32">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="32" to="33">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="33" to="34">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="34" to="35">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="35" to="36">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="36" to="37">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="37" to="38">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="38" to="39">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="39" to="40">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="40" to="41">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="41" to="42">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="42" to="43">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="43" to="44">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="44" to="45">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="45" to="46">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="46" to="47">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="47" to="48">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="48" to="2">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:0  %p_read_64 = call float @_ssdm_op_Read.ap_auto.float(float %p_read63)

]]></node>
<StgValue><ssdm name="p_read_64"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1  %p_read_65 = call float @_ssdm_op_Read.ap_auto.float(float %p_read62)

]]></node>
<StgValue><ssdm name="p_read_65"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2  %p_read_66 = call float @_ssdm_op_Read.ap_auto.float(float %p_read61)

]]></node>
<StgValue><ssdm name="p_read_66"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3  %p_read_67 = call float @_ssdm_op_Read.ap_auto.float(float %p_read60)

]]></node>
<StgValue><ssdm name="p_read_67"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4  %p_read_68 = call float @_ssdm_op_Read.ap_auto.float(float %p_read59)

]]></node>
<StgValue><ssdm name="p_read_68"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5  %p_read_69 = call float @_ssdm_op_Read.ap_auto.float(float %p_read58)

]]></node>
<StgValue><ssdm name="p_read_69"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6  %p_read_70 = call float @_ssdm_op_Read.ap_auto.float(float %p_read57)

]]></node>
<StgValue><ssdm name="p_read_70"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7  %p_read_71 = call float @_ssdm_op_Read.ap_auto.float(float %p_read56)

]]></node>
<StgValue><ssdm name="p_read_71"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8  %p_read_72 = call float @_ssdm_op_Read.ap_auto.float(float %p_read55)

]]></node>
<StgValue><ssdm name="p_read_72"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9  %p_read_73 = call float @_ssdm_op_Read.ap_auto.float(float %p_read54)

]]></node>
<StgValue><ssdm name="p_read_73"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10  %p_read_74 = call float @_ssdm_op_Read.ap_auto.float(float %p_read53)

]]></node>
<StgValue><ssdm name="p_read_74"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11  %p_read_75 = call float @_ssdm_op_Read.ap_auto.float(float %p_read52)

]]></node>
<StgValue><ssdm name="p_read_75"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12  %p_read_76 = call float @_ssdm_op_Read.ap_auto.float(float %p_read51)

]]></node>
<StgValue><ssdm name="p_read_76"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13  %p_read_77 = call float @_ssdm_op_Read.ap_auto.float(float %p_read50)

]]></node>
<StgValue><ssdm name="p_read_77"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14  %p_read_78 = call float @_ssdm_op_Read.ap_auto.float(float %p_read49)

]]></node>
<StgValue><ssdm name="p_read_78"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15  %p_read_79 = call float @_ssdm_op_Read.ap_auto.float(float %p_read48)

]]></node>
<StgValue><ssdm name="p_read_79"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16  %p_read_80 = call float @_ssdm_op_Read.ap_auto.float(float %p_read47)

]]></node>
<StgValue><ssdm name="p_read_80"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17  %p_read_81 = call float @_ssdm_op_Read.ap_auto.float(float %p_read46)

]]></node>
<StgValue><ssdm name="p_read_81"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18  %p_read_82 = call float @_ssdm_op_Read.ap_auto.float(float %p_read45)

]]></node>
<StgValue><ssdm name="p_read_82"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19  %p_read_83 = call float @_ssdm_op_Read.ap_auto.float(float %p_read44)

]]></node>
<StgValue><ssdm name="p_read_83"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20  %p_read_84 = call float @_ssdm_op_Read.ap_auto.float(float %p_read43)

]]></node>
<StgValue><ssdm name="p_read_84"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21  %p_read_85 = call float @_ssdm_op_Read.ap_auto.float(float %p_read42)

]]></node>
<StgValue><ssdm name="p_read_85"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22  %p_read_86 = call float @_ssdm_op_Read.ap_auto.float(float %p_read41)

]]></node>
<StgValue><ssdm name="p_read_86"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23  %p_read_87 = call float @_ssdm_op_Read.ap_auto.float(float %p_read40)

]]></node>
<StgValue><ssdm name="p_read_87"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24  %p_read_88 = call float @_ssdm_op_Read.ap_auto.float(float %p_read39)

]]></node>
<StgValue><ssdm name="p_read_88"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25  %p_read_89 = call float @_ssdm_op_Read.ap_auto.float(float %p_read38)

]]></node>
<StgValue><ssdm name="p_read_89"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26  %p_read_90 = call float @_ssdm_op_Read.ap_auto.float(float %p_read37)

]]></node>
<StgValue><ssdm name="p_read_90"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27  %p_read_91 = call float @_ssdm_op_Read.ap_auto.float(float %p_read36)

]]></node>
<StgValue><ssdm name="p_read_91"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28  %p_read_92 = call float @_ssdm_op_Read.ap_auto.float(float %p_read35)

]]></node>
<StgValue><ssdm name="p_read_92"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29  %p_read_93 = call float @_ssdm_op_Read.ap_auto.float(float %p_read34)

]]></node>
<StgValue><ssdm name="p_read_93"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30  %p_read_94 = call float @_ssdm_op_Read.ap_auto.float(float %p_read33)

]]></node>
<StgValue><ssdm name="p_read_94"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31  %p_read_95 = call float @_ssdm_op_Read.ap_auto.float(float %p_read32)

]]></node>
<StgValue><ssdm name="p_read_95"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32  %p_read_96 = call float @_ssdm_op_Read.ap_auto.float(float %p_read31)

]]></node>
<StgValue><ssdm name="p_read_96"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33  %p_read3094 = call float @_ssdm_op_Read.ap_auto.float(float %p_read30)

]]></node>
<StgValue><ssdm name="p_read3094"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34  %p_read_97 = call float @_ssdm_op_Read.ap_auto.float(float %p_read29)

]]></node>
<StgValue><ssdm name="p_read_97"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35  %p_read_98 = call float @_ssdm_op_Read.ap_auto.float(float %p_read28)

]]></node>
<StgValue><ssdm name="p_read_98"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36  %p_read_99 = call float @_ssdm_op_Read.ap_auto.float(float %p_read27)

]]></node>
<StgValue><ssdm name="p_read_99"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37  %p_read_100 = call float @_ssdm_op_Read.ap_auto.float(float %p_read26)

]]></node>
<StgValue><ssdm name="p_read_100"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38  %p_read_101 = call float @_ssdm_op_Read.ap_auto.float(float %p_read25)

]]></node>
<StgValue><ssdm name="p_read_101"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39  %p_read_102 = call float @_ssdm_op_Read.ap_auto.float(float %p_read24)

]]></node>
<StgValue><ssdm name="p_read_102"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40  %p_read_103 = call float @_ssdm_op_Read.ap_auto.float(float %p_read23)

]]></node>
<StgValue><ssdm name="p_read_103"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41  %p_read_104 = call float @_ssdm_op_Read.ap_auto.float(float %p_read22)

]]></node>
<StgValue><ssdm name="p_read_104"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42  %p_read_105 = call float @_ssdm_op_Read.ap_auto.float(float %p_read21)

]]></node>
<StgValue><ssdm name="p_read_105"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43  %p_read2084 = call float @_ssdm_op_Read.ap_auto.float(float %p_read20)

]]></node>
<StgValue><ssdm name="p_read2084"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44  %p_read_106 = call float @_ssdm_op_Read.ap_auto.float(float %p_read19)

]]></node>
<StgValue><ssdm name="p_read_106"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45  %p_read_107 = call float @_ssdm_op_Read.ap_auto.float(float %p_read18)

]]></node>
<StgValue><ssdm name="p_read_107"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46  %p_read_108 = call float @_ssdm_op_Read.ap_auto.float(float %p_read17)

]]></node>
<StgValue><ssdm name="p_read_108"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47  %p_read_109 = call float @_ssdm_op_Read.ap_auto.float(float %p_read16)

]]></node>
<StgValue><ssdm name="p_read_109"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48  %p_read_110 = call float @_ssdm_op_Read.ap_auto.float(float %p_read15)

]]></node>
<StgValue><ssdm name="p_read_110"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49  %p_read_111 = call float @_ssdm_op_Read.ap_auto.float(float %p_read14)

]]></node>
<StgValue><ssdm name="p_read_111"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50  %p_read_112 = call float @_ssdm_op_Read.ap_auto.float(float %p_read13)

]]></node>
<StgValue><ssdm name="p_read_112"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51  %p_read_113 = call float @_ssdm_op_Read.ap_auto.float(float %p_read12)

]]></node>
<StgValue><ssdm name="p_read_113"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52  %p_read_114 = call float @_ssdm_op_Read.ap_auto.float(float %p_read11)

]]></node>
<StgValue><ssdm name="p_read_114"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53  %p_read1074 = call float @_ssdm_op_Read.ap_auto.float(float %p_read10)

]]></node>
<StgValue><ssdm name="p_read1074"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54  %p_read973 = call float @_ssdm_op_Read.ap_auto.float(float %p_read9)

]]></node>
<StgValue><ssdm name="p_read973"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55  %p_read872 = call float @_ssdm_op_Read.ap_auto.float(float %p_read8)

]]></node>
<StgValue><ssdm name="p_read872"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56  %p_read771 = call float @_ssdm_op_Read.ap_auto.float(float %p_read7)

]]></node>
<StgValue><ssdm name="p_read771"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57  %p_read670 = call float @_ssdm_op_Read.ap_auto.float(float %p_read6)

]]></node>
<StgValue><ssdm name="p_read670"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58  %p_read569 = call float @_ssdm_op_Read.ap_auto.float(float %p_read5)

]]></node>
<StgValue><ssdm name="p_read569"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59  %p_read468 = call float @_ssdm_op_Read.ap_auto.float(float %p_read4)

]]></node>
<StgValue><ssdm name="p_read468"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60  %p_read367 = call float @_ssdm_op_Read.ap_auto.float(float %p_read3)

]]></node>
<StgValue><ssdm name="p_read367"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61  %p_read266 = call float @_ssdm_op_Read.ap_auto.float(float %p_read2)

]]></node>
<StgValue><ssdm name="p_read266"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62  %p_read165 = call float @_ssdm_op_Read.ap_auto.float(float %p_read1)

]]></node>
<StgValue><ssdm name="p_read165"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63  %p_read64 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

]]></node>
<StgValue><ssdm name="p_read64"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:64  %A_addr = getelementptr [8 x float]* %A, i64 0, i64 0

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:65  %A1_addr = getelementptr [8 x float]* %A1, i64 0, i64 0

]]></node>
<StgValue><ssdm name="A1_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:66  %A2_addr = getelementptr [8 x float]* %A2, i64 0, i64 0

]]></node>
<StgValue><ssdm name="A2_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:67  %A3_addr = getelementptr [8 x float]* %A3, i64 0, i64 0

]]></node>
<StgValue><ssdm name="A3_addr"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:68  %A4_addr = getelementptr [8 x float]* %A4, i64 0, i64 0

]]></node>
<StgValue><ssdm name="A4_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:69  %A5_addr = getelementptr [8 x float]* %A5, i64 0, i64 0

]]></node>
<StgValue><ssdm name="A5_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:70  %A6_addr = getelementptr [8 x float]* %A6, i64 0, i64 0

]]></node>
<StgValue><ssdm name="A6_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:71  %A7_addr = getelementptr [8 x float]* %A7, i64 0, i64 0

]]></node>
<StgValue><ssdm name="A7_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:72  %A_addr_1 = getelementptr [8 x float]* %A, i64 0, i64 1

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:73  %A1_addr_1 = getelementptr [8 x float]* %A1, i64 0, i64 1

]]></node>
<StgValue><ssdm name="A1_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:74  %A2_addr_1 = getelementptr [8 x float]* %A2, i64 0, i64 1

]]></node>
<StgValue><ssdm name="A2_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:75  %A3_addr_1 = getelementptr [8 x float]* %A3, i64 0, i64 1

]]></node>
<StgValue><ssdm name="A3_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:76  %A4_addr_1 = getelementptr [8 x float]* %A4, i64 0, i64 1

]]></node>
<StgValue><ssdm name="A4_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:77  %A5_addr_1 = getelementptr [8 x float]* %A5, i64 0, i64 1

]]></node>
<StgValue><ssdm name="A5_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:78  %A6_addr_1 = getelementptr [8 x float]* %A6, i64 0, i64 1

]]></node>
<StgValue><ssdm name="A6_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:79  %A7_addr_1 = getelementptr [8 x float]* %A7, i64 0, i64 1

]]></node>
<StgValue><ssdm name="A7_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:80  %A_addr_2 = getelementptr [8 x float]* %A, i64 0, i64 2

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:81  %A1_addr_2 = getelementptr [8 x float]* %A1, i64 0, i64 2

]]></node>
<StgValue><ssdm name="A1_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:82  %A2_addr_2 = getelementptr [8 x float]* %A2, i64 0, i64 2

]]></node>
<StgValue><ssdm name="A2_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:83  %A3_addr_2 = getelementptr [8 x float]* %A3, i64 0, i64 2

]]></node>
<StgValue><ssdm name="A3_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:84  %A4_addr_2 = getelementptr [8 x float]* %A4, i64 0, i64 2

]]></node>
<StgValue><ssdm name="A4_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:85  %A5_addr_2 = getelementptr [8 x float]* %A5, i64 0, i64 2

]]></node>
<StgValue><ssdm name="A5_addr_2"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:86  %A6_addr_2 = getelementptr [8 x float]* %A6, i64 0, i64 2

]]></node>
<StgValue><ssdm name="A6_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:87  %A7_addr_2 = getelementptr [8 x float]* %A7, i64 0, i64 2

]]></node>
<StgValue><ssdm name="A7_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:88  %A_addr_3 = getelementptr [8 x float]* %A, i64 0, i64 3

]]></node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:89  %A1_addr_3 = getelementptr [8 x float]* %A1, i64 0, i64 3

]]></node>
<StgValue><ssdm name="A1_addr_3"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:90  %A2_addr_3 = getelementptr [8 x float]* %A2, i64 0, i64 3

]]></node>
<StgValue><ssdm name="A2_addr_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:91  %A3_addr_3 = getelementptr [8 x float]* %A3, i64 0, i64 3

]]></node>
<StgValue><ssdm name="A3_addr_3"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:92  %A4_addr_3 = getelementptr [8 x float]* %A4, i64 0, i64 3

]]></node>
<StgValue><ssdm name="A4_addr_3"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:93  %A5_addr_3 = getelementptr [8 x float]* %A5, i64 0, i64 3

]]></node>
<StgValue><ssdm name="A5_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:94  %A6_addr_3 = getelementptr [8 x float]* %A6, i64 0, i64 3

]]></node>
<StgValue><ssdm name="A6_addr_3"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:95  %A7_addr_3 = getelementptr [8 x float]* %A7, i64 0, i64 3

]]></node>
<StgValue><ssdm name="A7_addr_3"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:96  %A_addr_4 = getelementptr [8 x float]* %A, i64 0, i64 4

]]></node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:97  %A1_addr_4 = getelementptr [8 x float]* %A1, i64 0, i64 4

]]></node>
<StgValue><ssdm name="A1_addr_4"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:98  %A2_addr_4 = getelementptr [8 x float]* %A2, i64 0, i64 4

]]></node>
<StgValue><ssdm name="A2_addr_4"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:99  %A3_addr_4 = getelementptr [8 x float]* %A3, i64 0, i64 4

]]></node>
<StgValue><ssdm name="A3_addr_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:100  %A4_addr_4 = getelementptr [8 x float]* %A4, i64 0, i64 4

]]></node>
<StgValue><ssdm name="A4_addr_4"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:101  %A5_addr_4 = getelementptr [8 x float]* %A5, i64 0, i64 4

]]></node>
<StgValue><ssdm name="A5_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:102  %A6_addr_4 = getelementptr [8 x float]* %A6, i64 0, i64 4

]]></node>
<StgValue><ssdm name="A6_addr_4"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:103  %A7_addr_4 = getelementptr [8 x float]* %A7, i64 0, i64 4

]]></node>
<StgValue><ssdm name="A7_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:104  %A_addr_5 = getelementptr [8 x float]* %A, i64 0, i64 5

]]></node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:105  %A1_addr_5 = getelementptr [8 x float]* %A1, i64 0, i64 5

]]></node>
<StgValue><ssdm name="A1_addr_5"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:106  %A2_addr_5 = getelementptr [8 x float]* %A2, i64 0, i64 5

]]></node>
<StgValue><ssdm name="A2_addr_5"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:107  %A3_addr_5 = getelementptr [8 x float]* %A3, i64 0, i64 5

]]></node>
<StgValue><ssdm name="A3_addr_5"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:108  %A4_addr_5 = getelementptr [8 x float]* %A4, i64 0, i64 5

]]></node>
<StgValue><ssdm name="A4_addr_5"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:109  %A5_addr_5 = getelementptr [8 x float]* %A5, i64 0, i64 5

]]></node>
<StgValue><ssdm name="A5_addr_5"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:110  %A6_addr_5 = getelementptr [8 x float]* %A6, i64 0, i64 5

]]></node>
<StgValue><ssdm name="A6_addr_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:111  %A7_addr_5 = getelementptr [8 x float]* %A7, i64 0, i64 5

]]></node>
<StgValue><ssdm name="A7_addr_5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:112  %A_addr_6 = getelementptr [8 x float]* %A, i64 0, i64 6

]]></node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:113  %A1_addr_6 = getelementptr [8 x float]* %A1, i64 0, i64 6

]]></node>
<StgValue><ssdm name="A1_addr_6"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:114  %A2_addr_6 = getelementptr [8 x float]* %A2, i64 0, i64 6

]]></node>
<StgValue><ssdm name="A2_addr_6"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:115  %A3_addr_6 = getelementptr [8 x float]* %A3, i64 0, i64 6

]]></node>
<StgValue><ssdm name="A3_addr_6"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:116  %A4_addr_6 = getelementptr [8 x float]* %A4, i64 0, i64 6

]]></node>
<StgValue><ssdm name="A4_addr_6"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:117  %A5_addr_6 = getelementptr [8 x float]* %A5, i64 0, i64 6

]]></node>
<StgValue><ssdm name="A5_addr_6"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:118  %A6_addr_6 = getelementptr [8 x float]* %A6, i64 0, i64 6

]]></node>
<StgValue><ssdm name="A6_addr_6"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:119  %A7_addr_6 = getelementptr [8 x float]* %A7, i64 0, i64 6

]]></node>
<StgValue><ssdm name="A7_addr_6"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:120  %A_addr_7 = getelementptr [8 x float]* %A, i64 0, i64 7

]]></node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:121  %A1_addr_7 = getelementptr [8 x float]* %A1, i64 0, i64 7

]]></node>
<StgValue><ssdm name="A1_addr_7"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:122  %A2_addr_7 = getelementptr [8 x float]* %A2, i64 0, i64 7

]]></node>
<StgValue><ssdm name="A2_addr_7"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:123  %A3_addr_7 = getelementptr [8 x float]* %A3, i64 0, i64 7

]]></node>
<StgValue><ssdm name="A3_addr_7"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:124  %A4_addr_7 = getelementptr [8 x float]* %A4, i64 0, i64 7

]]></node>
<StgValue><ssdm name="A4_addr_7"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:125  %A5_addr_7 = getelementptr [8 x float]* %A5, i64 0, i64 7

]]></node>
<StgValue><ssdm name="A5_addr_7"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:126  %A6_addr_7 = getelementptr [8 x float]* %A6, i64 0, i64 7

]]></node>
<StgValue><ssdm name="A6_addr_7"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:127  %A7_addr_7 = getelementptr [8 x float]* %A7, i64 0, i64 7

]]></node>
<StgValue><ssdm name="A7_addr_7"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:128  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i_1 = phi i4 [ 0, %newFuncRoot ], [ %i_1_mid2, %.preheader ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %j_1 = phi i4 [ 0, %newFuncRoot ], [ %j, %.preheader ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="3">
<![CDATA[
.preheader:10  %A_load = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="3">
<![CDATA[
.preheader:11  %A1_load = load float* %A1_addr, align 4

]]></node>
<StgValue><ssdm name="A1_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="3">
<![CDATA[
.preheader:12  %A2_load = load float* %A2_addr, align 4

]]></node>
<StgValue><ssdm name="A2_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="3">
<![CDATA[
.preheader:13  %A3_load = load float* %A3_addr, align 4

]]></node>
<StgValue><ssdm name="A3_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="3">
<![CDATA[
.preheader:14  %A4_load = load float* %A4_addr, align 4

]]></node>
<StgValue><ssdm name="A4_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="3">
<![CDATA[
.preheader:15  %A5_load = load float* %A5_addr, align 4

]]></node>
<StgValue><ssdm name="A5_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="3">
<![CDATA[
.preheader:16  %A6_load = load float* %A6_addr, align 4

]]></node>
<StgValue><ssdm name="A6_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="3">
<![CDATA[
.preheader:17  %A7_load = load float* %A7_addr, align 4

]]></node>
<StgValue><ssdm name="A7_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="3">
<![CDATA[
.preheader:23  %A_load_1 = load float* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="3">
<![CDATA[
.preheader:24  %A1_load_1 = load float* %A1_addr_1, align 4

]]></node>
<StgValue><ssdm name="A1_load_1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="3">
<![CDATA[
.preheader:25  %A2_load_1 = load float* %A2_addr_1, align 4

]]></node>
<StgValue><ssdm name="A2_load_1"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="3">
<![CDATA[
.preheader:26  %A3_load_1 = load float* %A3_addr_1, align 4

]]></node>
<StgValue><ssdm name="A3_load_1"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="3">
<![CDATA[
.preheader:27  %A4_load_1 = load float* %A4_addr_1, align 4

]]></node>
<StgValue><ssdm name="A4_load_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="3">
<![CDATA[
.preheader:28  %A5_load_1 = load float* %A5_addr_1, align 4

]]></node>
<StgValue><ssdm name="A5_load_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="3">
<![CDATA[
.preheader:29  %A6_load_1 = load float* %A6_addr_1, align 4

]]></node>
<StgValue><ssdm name="A6_load_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="3">
<![CDATA[
.preheader:30  %A7_load_1 = load float* %A7_addr_1, align 4

]]></node>
<StgValue><ssdm name="A7_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="201" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %exitcond = icmp eq i4 %j_1, -8

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:3  %j_1_mid2 = select i1 %exitcond, i4 0, i4 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %i2 = add i4 1, %i_1

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:5  %i_1_mid2 = select i1 %exitcond, i4 %i2, i4 %i_1

]]></node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="3" op_0_bw="4">
<![CDATA[
.preheader:6  %tmp_32 = trunc i4 %i_1_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="3">
<![CDATA[
.preheader:10  %A_load = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="3">
<![CDATA[
.preheader:11  %A1_load = load float* %A1_addr, align 4

]]></node>
<StgValue><ssdm name="A1_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="3">
<![CDATA[
.preheader:12  %A2_load = load float* %A2_addr, align 4

]]></node>
<StgValue><ssdm name="A2_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="3">
<![CDATA[
.preheader:13  %A3_load = load float* %A3_addr, align 4

]]></node>
<StgValue><ssdm name="A3_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="3">
<![CDATA[
.preheader:14  %A4_load = load float* %A4_addr, align 4

]]></node>
<StgValue><ssdm name="A4_load"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="3">
<![CDATA[
.preheader:15  %A5_load = load float* %A5_addr, align 4

]]></node>
<StgValue><ssdm name="A5_load"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="3">
<![CDATA[
.preheader:16  %A6_load = load float* %A6_addr, align 4

]]></node>
<StgValue><ssdm name="A6_load"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="3">
<![CDATA[
.preheader:17  %A7_load = load float* %A7_addr, align 4

]]></node>
<StgValue><ssdm name="A7_load"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:18  %tmp = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_load, float %A1_load, float %A2_load, float %A3_load, float %A4_load, float %A5_load, float %A6_load, float %A7_load, i3 %tmp_32)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="3" op_0_bw="4">
<![CDATA[
.preheader:19  %tmp_33 = trunc i4 %j_1_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="3">
<![CDATA[
.preheader:23  %A_load_1 = load float* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="3">
<![CDATA[
.preheader:24  %A1_load_1 = load float* %A1_addr_1, align 4

]]></node>
<StgValue><ssdm name="A1_load_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="3">
<![CDATA[
.preheader:25  %A2_load_1 = load float* %A2_addr_1, align 4

]]></node>
<StgValue><ssdm name="A2_load_1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="3">
<![CDATA[
.preheader:26  %A3_load_1 = load float* %A3_addr_1, align 4

]]></node>
<StgValue><ssdm name="A3_load_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="3">
<![CDATA[
.preheader:27  %A4_load_1 = load float* %A4_addr_1, align 4

]]></node>
<StgValue><ssdm name="A4_load_1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="3">
<![CDATA[
.preheader:28  %A5_load_1 = load float* %A5_addr_1, align 4

]]></node>
<StgValue><ssdm name="A5_load_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="3">
<![CDATA[
.preheader:29  %A6_load_1 = load float* %A6_addr_1, align 4

]]></node>
<StgValue><ssdm name="A6_load_1"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="3">
<![CDATA[
.preheader:30  %A7_load_1 = load float* %A7_addr_1, align 4

]]></node>
<StgValue><ssdm name="A7_load_1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:31  %tmp_18 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_load_1, float %A1_load_1, float %A2_load_1, float %A3_load_1, float %A4_load_1, float %A5_load_1, float %A6_load_1, float %A7_load_1, i3 %tmp_32)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="3">
<![CDATA[
.preheader:35  %A_load_2 = load float* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="3">
<![CDATA[
.preheader:36  %A1_load_2 = load float* %A1_addr_2, align 4

]]></node>
<StgValue><ssdm name="A1_load_2"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="3">
<![CDATA[
.preheader:37  %A2_load_2 = load float* %A2_addr_2, align 4

]]></node>
<StgValue><ssdm name="A2_load_2"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="3">
<![CDATA[
.preheader:38  %A3_load_2 = load float* %A3_addr_2, align 4

]]></node>
<StgValue><ssdm name="A3_load_2"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="3">
<![CDATA[
.preheader:39  %A4_load_2 = load float* %A4_addr_2, align 4

]]></node>
<StgValue><ssdm name="A4_load_2"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="3">
<![CDATA[
.preheader:40  %A5_load_2 = load float* %A5_addr_2, align 4

]]></node>
<StgValue><ssdm name="A5_load_2"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="3">
<![CDATA[
.preheader:41  %A6_load_2 = load float* %A6_addr_2, align 4

]]></node>
<StgValue><ssdm name="A6_load_2"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="3">
<![CDATA[
.preheader:42  %A7_load_2 = load float* %A7_addr_2, align 4

]]></node>
<StgValue><ssdm name="A7_load_2"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="3">
<![CDATA[
.preheader:47  %A_load_3 = load float* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="3">
<![CDATA[
.preheader:48  %A1_load_3 = load float* %A1_addr_3, align 4

]]></node>
<StgValue><ssdm name="A1_load_3"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="3">
<![CDATA[
.preheader:49  %A2_load_3 = load float* %A2_addr_3, align 4

]]></node>
<StgValue><ssdm name="A2_load_3"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="3">
<![CDATA[
.preheader:50  %A3_load_3 = load float* %A3_addr_3, align 4

]]></node>
<StgValue><ssdm name="A3_load_3"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="3">
<![CDATA[
.preheader:51  %A4_load_3 = load float* %A4_addr_3, align 4

]]></node>
<StgValue><ssdm name="A4_load_3"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="3">
<![CDATA[
.preheader:52  %A5_load_3 = load float* %A5_addr_3, align 4

]]></node>
<StgValue><ssdm name="A5_load_3"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="3">
<![CDATA[
.preheader:53  %A6_load_3 = load float* %A6_addr_3, align 4

]]></node>
<StgValue><ssdm name="A6_load_3"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="3">
<![CDATA[
.preheader:54  %A7_load_3 = load float* %A7_addr_3, align 4

]]></node>
<StgValue><ssdm name="A7_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="241" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:20  %tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read64, float %p_read165, float %p_read266, float %p_read367, float %p_read468, float %p_read569, float %p_read670, float %p_read771, i3 %tmp_33)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %tmp_9 = fmul float %tmp, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:32  %tmp_19 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read872, float %p_read973, float %p_read1074, float %p_read_114, float %p_read_113, float %p_read_112, float %p_read_111, float %p_read_110, i3 %tmp_33)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:33  %tmp_9_1 = fmul float %tmp_18, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="3">
<![CDATA[
.preheader:35  %A_load_2 = load float* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="3">
<![CDATA[
.preheader:36  %A1_load_2 = load float* %A1_addr_2, align 4

]]></node>
<StgValue><ssdm name="A1_load_2"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="3">
<![CDATA[
.preheader:37  %A2_load_2 = load float* %A2_addr_2, align 4

]]></node>
<StgValue><ssdm name="A2_load_2"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="3">
<![CDATA[
.preheader:38  %A3_load_2 = load float* %A3_addr_2, align 4

]]></node>
<StgValue><ssdm name="A3_load_2"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="3">
<![CDATA[
.preheader:39  %A4_load_2 = load float* %A4_addr_2, align 4

]]></node>
<StgValue><ssdm name="A4_load_2"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="3">
<![CDATA[
.preheader:40  %A5_load_2 = load float* %A5_addr_2, align 4

]]></node>
<StgValue><ssdm name="A5_load_2"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="3">
<![CDATA[
.preheader:41  %A6_load_2 = load float* %A6_addr_2, align 4

]]></node>
<StgValue><ssdm name="A6_load_2"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="3">
<![CDATA[
.preheader:42  %A7_load_2 = load float* %A7_addr_2, align 4

]]></node>
<StgValue><ssdm name="A7_load_2"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:43  %tmp_20 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_load_2, float %A1_load_2, float %A2_load_2, float %A3_load_2, float %A4_load_2, float %A5_load_2, float %A6_load_2, float %A7_load_2, i3 %tmp_32)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="3">
<![CDATA[
.preheader:47  %A_load_3 = load float* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="3">
<![CDATA[
.preheader:48  %A1_load_3 = load float* %A1_addr_3, align 4

]]></node>
<StgValue><ssdm name="A1_load_3"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="3">
<![CDATA[
.preheader:49  %A2_load_3 = load float* %A2_addr_3, align 4

]]></node>
<StgValue><ssdm name="A2_load_3"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="3">
<![CDATA[
.preheader:50  %A3_load_3 = load float* %A3_addr_3, align 4

]]></node>
<StgValue><ssdm name="A3_load_3"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="3">
<![CDATA[
.preheader:51  %A4_load_3 = load float* %A4_addr_3, align 4

]]></node>
<StgValue><ssdm name="A4_load_3"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="3">
<![CDATA[
.preheader:52  %A5_load_3 = load float* %A5_addr_3, align 4

]]></node>
<StgValue><ssdm name="A5_load_3"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="3">
<![CDATA[
.preheader:53  %A6_load_3 = load float* %A6_addr_3, align 4

]]></node>
<StgValue><ssdm name="A6_load_3"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="3">
<![CDATA[
.preheader:54  %A7_load_3 = load float* %A7_addr_3, align 4

]]></node>
<StgValue><ssdm name="A7_load_3"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:55  %tmp_22 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_load_3, float %A1_load_3, float %A2_load_3, float %A3_load_3, float %A4_load_3, float %A5_load_3, float %A6_load_3, float %A7_load_3, i3 %tmp_32)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="3">
<![CDATA[
.preheader:59  %A_load_4 = load float* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="3">
<![CDATA[
.preheader:60  %A1_load_4 = load float* %A1_addr_4, align 4

]]></node>
<StgValue><ssdm name="A1_load_4"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="3">
<![CDATA[
.preheader:61  %A2_load_4 = load float* %A2_addr_4, align 4

]]></node>
<StgValue><ssdm name="A2_load_4"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="3">
<![CDATA[
.preheader:62  %A3_load_4 = load float* %A3_addr_4, align 4

]]></node>
<StgValue><ssdm name="A3_load_4"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="3">
<![CDATA[
.preheader:63  %A4_load_4 = load float* %A4_addr_4, align 4

]]></node>
<StgValue><ssdm name="A4_load_4"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="3">
<![CDATA[
.preheader:64  %A5_load_4 = load float* %A5_addr_4, align 4

]]></node>
<StgValue><ssdm name="A5_load_4"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="3">
<![CDATA[
.preheader:65  %A6_load_4 = load float* %A6_addr_4, align 4

]]></node>
<StgValue><ssdm name="A6_load_4"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="3">
<![CDATA[
.preheader:66  %A7_load_4 = load float* %A7_addr_4, align 4

]]></node>
<StgValue><ssdm name="A7_load_4"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="3">
<![CDATA[
.preheader:71  %A_load_5 = load float* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="3">
<![CDATA[
.preheader:72  %A1_load_5 = load float* %A1_addr_5, align 4

]]></node>
<StgValue><ssdm name="A1_load_5"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="3">
<![CDATA[
.preheader:73  %A2_load_5 = load float* %A2_addr_5, align 4

]]></node>
<StgValue><ssdm name="A2_load_5"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="3">
<![CDATA[
.preheader:74  %A3_load_5 = load float* %A3_addr_5, align 4

]]></node>
<StgValue><ssdm name="A3_load_5"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="3">
<![CDATA[
.preheader:75  %A4_load_5 = load float* %A4_addr_5, align 4

]]></node>
<StgValue><ssdm name="A4_load_5"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="3">
<![CDATA[
.preheader:76  %A5_load_5 = load float* %A5_addr_5, align 4

]]></node>
<StgValue><ssdm name="A5_load_5"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="3">
<![CDATA[
.preheader:77  %A6_load_5 = load float* %A6_addr_5, align 4

]]></node>
<StgValue><ssdm name="A6_load_5"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="3">
<![CDATA[
.preheader:78  %A7_load_5 = load float* %A7_addr_5, align 4

]]></node>
<StgValue><ssdm name="A7_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="279" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %tmp_9 = fmul float %tmp, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:33  %tmp_9_1 = fmul float %tmp_18, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:44  %tmp_21 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_109, float %p_read_108, float %p_read_107, float %p_read_106, float %p_read2084, float %p_read_105, float %p_read_104, float %p_read_103, i3 %tmp_33)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:45  %tmp_9_2 = fmul float %tmp_20, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:56  %tmp_23 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_102, float %p_read_101, float %p_read_100, float %p_read_99, float %p_read_98, float %p_read_97, float %p_read3094, float %p_read_96, i3 %tmp_33)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:57  %tmp_9_3 = fmul float %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="3">
<![CDATA[
.preheader:59  %A_load_4 = load float* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="3">
<![CDATA[
.preheader:60  %A1_load_4 = load float* %A1_addr_4, align 4

]]></node>
<StgValue><ssdm name="A1_load_4"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="3">
<![CDATA[
.preheader:61  %A2_load_4 = load float* %A2_addr_4, align 4

]]></node>
<StgValue><ssdm name="A2_load_4"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="3">
<![CDATA[
.preheader:62  %A3_load_4 = load float* %A3_addr_4, align 4

]]></node>
<StgValue><ssdm name="A3_load_4"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="3">
<![CDATA[
.preheader:63  %A4_load_4 = load float* %A4_addr_4, align 4

]]></node>
<StgValue><ssdm name="A4_load_4"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="3">
<![CDATA[
.preheader:64  %A5_load_4 = load float* %A5_addr_4, align 4

]]></node>
<StgValue><ssdm name="A5_load_4"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="3">
<![CDATA[
.preheader:65  %A6_load_4 = load float* %A6_addr_4, align 4

]]></node>
<StgValue><ssdm name="A6_load_4"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="3">
<![CDATA[
.preheader:66  %A7_load_4 = load float* %A7_addr_4, align 4

]]></node>
<StgValue><ssdm name="A7_load_4"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:67  %tmp_24 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_load_4, float %A1_load_4, float %A2_load_4, float %A3_load_4, float %A4_load_4, float %A5_load_4, float %A6_load_4, float %A7_load_4, i3 %tmp_32)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="3">
<![CDATA[
.preheader:71  %A_load_5 = load float* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="3">
<![CDATA[
.preheader:72  %A1_load_5 = load float* %A1_addr_5, align 4

]]></node>
<StgValue><ssdm name="A1_load_5"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="3">
<![CDATA[
.preheader:73  %A2_load_5 = load float* %A2_addr_5, align 4

]]></node>
<StgValue><ssdm name="A2_load_5"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="3">
<![CDATA[
.preheader:74  %A3_load_5 = load float* %A3_addr_5, align 4

]]></node>
<StgValue><ssdm name="A3_load_5"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="3">
<![CDATA[
.preheader:75  %A4_load_5 = load float* %A4_addr_5, align 4

]]></node>
<StgValue><ssdm name="A4_load_5"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="3">
<![CDATA[
.preheader:76  %A5_load_5 = load float* %A5_addr_5, align 4

]]></node>
<StgValue><ssdm name="A5_load_5"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="3">
<![CDATA[
.preheader:77  %A6_load_5 = load float* %A6_addr_5, align 4

]]></node>
<StgValue><ssdm name="A6_load_5"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="3">
<![CDATA[
.preheader:78  %A7_load_5 = load float* %A7_addr_5, align 4

]]></node>
<StgValue><ssdm name="A7_load_5"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:79  %tmp_26 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_load_5, float %A1_load_5, float %A2_load_5, float %A3_load_5, float %A4_load_5, float %A5_load_5, float %A6_load_5, float %A7_load_5, i3 %tmp_32)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="3">
<![CDATA[
.preheader:83  %A_load_6 = load float* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="3">
<![CDATA[
.preheader:84  %A1_load_6 = load float* %A1_addr_6, align 4

]]></node>
<StgValue><ssdm name="A1_load_6"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="3">
<![CDATA[
.preheader:85  %A2_load_6 = load float* %A2_addr_6, align 4

]]></node>
<StgValue><ssdm name="A2_load_6"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="3">
<![CDATA[
.preheader:86  %A3_load_6 = load float* %A3_addr_6, align 4

]]></node>
<StgValue><ssdm name="A3_load_6"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="3">
<![CDATA[
.preheader:87  %A4_load_6 = load float* %A4_addr_6, align 4

]]></node>
<StgValue><ssdm name="A4_load_6"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="3">
<![CDATA[
.preheader:88  %A5_load_6 = load float* %A5_addr_6, align 4

]]></node>
<StgValue><ssdm name="A5_load_6"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="3">
<![CDATA[
.preheader:89  %A6_load_6 = load float* %A6_addr_6, align 4

]]></node>
<StgValue><ssdm name="A6_load_6"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="3">
<![CDATA[
.preheader:90  %A7_load_6 = load float* %A7_addr_6, align 4

]]></node>
<StgValue><ssdm name="A7_load_6"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="3">
<![CDATA[
.preheader:95  %A_load_7 = load float* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="3">
<![CDATA[
.preheader:96  %A1_load_7 = load float* %A1_addr_7, align 4

]]></node>
<StgValue><ssdm name="A1_load_7"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="3">
<![CDATA[
.preheader:97  %A2_load_7 = load float* %A2_addr_7, align 4

]]></node>
<StgValue><ssdm name="A2_load_7"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="3">
<![CDATA[
.preheader:98  %A3_load_7 = load float* %A3_addr_7, align 4

]]></node>
<StgValue><ssdm name="A3_load_7"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="3">
<![CDATA[
.preheader:99  %A4_load_7 = load float* %A4_addr_7, align 4

]]></node>
<StgValue><ssdm name="A4_load_7"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="3">
<![CDATA[
.preheader:100  %A5_load_7 = load float* %A5_addr_7, align 4

]]></node>
<StgValue><ssdm name="A5_load_7"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="3">
<![CDATA[
.preheader:101  %A6_load_7 = load float* %A6_addr_7, align 4

]]></node>
<StgValue><ssdm name="A6_load_7"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="3">
<![CDATA[
.preheader:102  %A7_load_7 = load float* %A7_addr_7, align 4

]]></node>
<StgValue><ssdm name="A7_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="319" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %tmp_9 = fmul float %tmp, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:33  %tmp_9_1 = fmul float %tmp_18, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:45  %tmp_9_2 = fmul float %tmp_20, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:57  %tmp_9_3 = fmul float %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:68  %tmp_25 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_95, float %p_read_94, float %p_read_93, float %p_read_92, float %p_read_91, float %p_read_90, float %p_read_89, float %p_read_88, i3 %tmp_33)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69  %tmp_9_4 = fmul float %tmp_24, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:80  %tmp_27 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_87, float %p_read_86, float %p_read_85, float %p_read_84, float %p_read_83, float %p_read_82, float %p_read_81, float %p_read_80, i3 %tmp_33)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:81  %tmp_9_5 = fmul float %tmp_26, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="3">
<![CDATA[
.preheader:83  %A_load_6 = load float* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="3">
<![CDATA[
.preheader:84  %A1_load_6 = load float* %A1_addr_6, align 4

]]></node>
<StgValue><ssdm name="A1_load_6"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="3">
<![CDATA[
.preheader:85  %A2_load_6 = load float* %A2_addr_6, align 4

]]></node>
<StgValue><ssdm name="A2_load_6"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="3">
<![CDATA[
.preheader:86  %A3_load_6 = load float* %A3_addr_6, align 4

]]></node>
<StgValue><ssdm name="A3_load_6"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="3">
<![CDATA[
.preheader:87  %A4_load_6 = load float* %A4_addr_6, align 4

]]></node>
<StgValue><ssdm name="A4_load_6"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="3">
<![CDATA[
.preheader:88  %A5_load_6 = load float* %A5_addr_6, align 4

]]></node>
<StgValue><ssdm name="A5_load_6"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="3">
<![CDATA[
.preheader:89  %A6_load_6 = load float* %A6_addr_6, align 4

]]></node>
<StgValue><ssdm name="A6_load_6"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="3">
<![CDATA[
.preheader:90  %A7_load_6 = load float* %A7_addr_6, align 4

]]></node>
<StgValue><ssdm name="A7_load_6"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:91  %tmp_28 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_load_6, float %A1_load_6, float %A2_load_6, float %A3_load_6, float %A4_load_6, float %A5_load_6, float %A6_load_6, float %A7_load_6, i3 %tmp_32)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="3">
<![CDATA[
.preheader:95  %A_load_7 = load float* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="3">
<![CDATA[
.preheader:96  %A1_load_7 = load float* %A1_addr_7, align 4

]]></node>
<StgValue><ssdm name="A1_load_7"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="3">
<![CDATA[
.preheader:97  %A2_load_7 = load float* %A2_addr_7, align 4

]]></node>
<StgValue><ssdm name="A2_load_7"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="3">
<![CDATA[
.preheader:98  %A3_load_7 = load float* %A3_addr_7, align 4

]]></node>
<StgValue><ssdm name="A3_load_7"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="3">
<![CDATA[
.preheader:99  %A4_load_7 = load float* %A4_addr_7, align 4

]]></node>
<StgValue><ssdm name="A4_load_7"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="3">
<![CDATA[
.preheader:100  %A5_load_7 = load float* %A5_addr_7, align 4

]]></node>
<StgValue><ssdm name="A5_load_7"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="3">
<![CDATA[
.preheader:101  %A6_load_7 = load float* %A6_addr_7, align 4

]]></node>
<StgValue><ssdm name="A6_load_7"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="3">
<![CDATA[
.preheader:102  %A7_load_7 = load float* %A7_addr_7, align 4

]]></node>
<StgValue><ssdm name="A7_load_7"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:103  %tmp_30 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_load_7, float %A1_load_7, float %A2_load_7, float %A3_load_7, float %A4_load_7, float %A5_load_7, float %A6_load_7, float %A7_load_7, i3 %tmp_32)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:115  %j = add i4 1, %j_1_mid2

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="346" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  %tmp_9 = fmul float %tmp, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:33  %tmp_9_1 = fmul float %tmp_18, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:45  %tmp_9_2 = fmul float %tmp_20, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:57  %tmp_9_3 = fmul float %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69  %tmp_9_4 = fmul float %tmp_24, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:81  %tmp_9_5 = fmul float %tmp_26, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:92  %tmp_29 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_79, float %p_read_78, float %p_read_77, float %p_read_76, float %p_read_75, float %p_read_74, float %p_read_73, float %p_read_72, i3 %tmp_33)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:93  %tmp_9_6 = fmul float %tmp_28, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:104  %tmp_31 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_71, float %p_read_70, float %p_read_69, float %p_read_68, float %p_read_67, float %p_read_66, float %p_read_65, float %p_read_64, i3 %tmp_33)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:105  %tmp_9_7 = fmul float %tmp_30, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="356" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:22  %temp_1 = fadd float %tmp_9, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:45  %tmp_9_2 = fmul float %tmp_20, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:57  %tmp_9_3 = fmul float %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69  %tmp_9_4 = fmul float %tmp_24, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:81  %tmp_9_5 = fmul float %tmp_26, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:93  %tmp_9_6 = fmul float %tmp_28, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:105  %tmp_9_7 = fmul float %tmp_30, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="363" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:22  %temp_1 = fadd float %tmp_9, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69  %tmp_9_4 = fmul float %tmp_24, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:81  %tmp_9_5 = fmul float %tmp_26, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:93  %tmp_9_6 = fmul float %tmp_28, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:105  %tmp_9_7 = fmul float %tmp_30, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="368" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:22  %temp_1 = fadd float %tmp_9, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:93  %tmp_9_6 = fmul float %tmp_28, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:105  %tmp_9_7 = fmul float %tmp_30, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="371" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:22  %temp_1 = fadd float %tmp_9, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="372" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:22  %temp_1 = fadd float %tmp_9, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="373" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:34  %temp_1_1 = fadd float %temp_1, %tmp_9_1

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="374" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:34  %temp_1_1 = fadd float %temp_1, %tmp_9_1

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="375" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:34  %temp_1_1 = fadd float %temp_1, %tmp_9_1

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="376" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:34  %temp_1_1 = fadd float %temp_1, %tmp_9_1

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="377" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:34  %temp_1_1 = fadd float %temp_1, %tmp_9_1

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="378" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:46  %temp_1_2 = fadd float %temp_1_1, %tmp_9_2

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="379" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:46  %temp_1_2 = fadd float %temp_1_1, %tmp_9_2

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="380" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:46  %temp_1_2 = fadd float %temp_1_1, %tmp_9_2

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="381" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:46  %temp_1_2 = fadd float %temp_1_1, %tmp_9_2

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="382" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:46  %temp_1_2 = fadd float %temp_1_1, %tmp_9_2

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="383" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:58  %temp_1_3 = fadd float %temp_1_2, %tmp_9_3

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="384" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:58  %temp_1_3 = fadd float %temp_1_2, %tmp_9_3

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="385" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:58  %temp_1_3 = fadd float %temp_1_2, %tmp_9_3

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="386" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:58  %temp_1_3 = fadd float %temp_1_2, %tmp_9_3

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="387" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:58  %temp_1_3 = fadd float %temp_1_2, %tmp_9_3

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="388" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70  %temp_1_4 = fadd float %temp_1_3, %tmp_9_4

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="389" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70  %temp_1_4 = fadd float %temp_1_3, %tmp_9_4

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="390" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70  %temp_1_4 = fadd float %temp_1_3, %tmp_9_4

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="391" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70  %temp_1_4 = fadd float %temp_1_3, %tmp_9_4

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="392" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70  %temp_1_4 = fadd float %temp_1_3, %tmp_9_4

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="393" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:82  %temp_1_5 = fadd float %temp_1_4, %tmp_9_5

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="394" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:82  %temp_1_5 = fadd float %temp_1_4, %tmp_9_5

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="395" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:82  %temp_1_5 = fadd float %temp_1_4, %tmp_9_5

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="396" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:82  %temp_1_5 = fadd float %temp_1_4, %tmp_9_5

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="397" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:82  %temp_1_5 = fadd float %temp_1_4, %tmp_9_5

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="398" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:94  %temp_1_6 = fadd float %temp_1_5, %tmp_9_6

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="399" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:94  %temp_1_6 = fadd float %temp_1_5, %tmp_9_6

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="400" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:94  %temp_1_6 = fadd float %temp_1_5, %tmp_9_6

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="401" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:94  %temp_1_6 = fadd float %temp_1_5, %tmp_9_6

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="402" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:94  %temp_1_6 = fadd float %temp_1_5, %tmp_9_6

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="403" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:106  %temp_1_7 = fadd float %temp_1_6, %tmp_9_7

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="404" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:106  %temp_1_7 = fadd float %temp_1_6, %tmp_9_7

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="405" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:106  %temp_1_7 = fadd float %temp_1_6, %tmp_9_7

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="406" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:106  %temp_1_7 = fadd float %temp_1_6, %tmp_9_7

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="407" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:106  %temp_1_7 = fadd float %temp_1_6, %tmp_9_7

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="408" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="410" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:7  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader:8  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="412" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="8" op_0_bw="4">
<![CDATA[
.preheader:107  %tmp_6_trn_cast = zext i4 %j_1_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_6_trn_cast"/></StgValue>
</operation>

<operation id="414" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:108  %tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="415" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="7">
<![CDATA[
.preheader:109  %p_addr_cast = zext i7 %tmp_6 to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="416" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:110  %p_addr1 = add i8 %p_addr_cast, %tmp_6_trn_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="417" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="8">
<![CDATA[
.preheader:111  %tmp_7 = zext i8 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="418" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:112  %C_addr = getelementptr [64 x float]* %C, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="419" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader:113  store float %temp_1_7, float* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader:114  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="421" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="0">
<![CDATA[
.preheader:116  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="422" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
