// Seed: 1184186670
module module_0 (
    input  wire id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  wor  id_3
);
  assign id_1 = id_3;
  assign module_1.id_9 = 0;
  tri1 id_5;
  assign id_5 = 1 ^ 1;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply1 id_0
    , id_9,
    output supply0 id_1,
    input supply1 id_2,
    input wand id_3#(
        .id_10(1),
        .id_11(id_9),
        .id_12(""),
        .id_13(1),
        .id_14(1)
    ),
    input supply1 id_4,
    output supply0 id_5,
    output tri id_6,
    output wor id_7
);
  always_latch @(posedge id_9) id_11 <= 1'b0;
  always @(posedge id_9) id_1 = id_12;
  module_0 modCall_1 (
      id_2,
      id_12,
      id_12,
      id_12
  );
endmodule
