#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Dec 15 12:37:21 2016
# Process ID: 10224
# Current directory: D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 414.051 ; gain = 203.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:37]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_0' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:142]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_1' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:149]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_2' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:156]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_3' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:163]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_4' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:170]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_5' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:177]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_6' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:184]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_7' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:191]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3567' bound to instance 'design_1_i' of component 'design_1' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:198]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3608]
INFO: [Synth 8-3491] module 'design_1_axi_emc_0_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_axi_emc_0_0_stub.vhdl:5' bound to instance 'axi_emc_0' of component 'design_1_axi_emc_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4336]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_emc_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_axi_emc_0_0_stub.vhdl:66]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4395]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_1' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_axi_gpio_1_1_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'design_1_axi_gpio_1_1' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4420]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_1' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_axi_gpio_1_1_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1897]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (2#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:93]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1456]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (3#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1456]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1657]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (4#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1657]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2567]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_xbar_0_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (5#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1897]
INFO: [Synth 8-3491] module 'design_1_axi_quad_spi_0_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'design_1_axi_quad_spi_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4563]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4606]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4631]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4638]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_2' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_microblaze_0_2_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_2' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4651]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_2' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_microblaze_0_2_stub.vhdl:137]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2813]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (6#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (7#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:349]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:450]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (8#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:450]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:551]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (9#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:551]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:652]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (10#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:652]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1309]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (11#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1309]
INFO: [Synth 8-3491] module 'design_1_xbar_1' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_1' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3451]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (12#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2813]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:736]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:946]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1028]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1082]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1110]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (13#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:736]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_100M_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_1_rst_clk_wiz_0_100M_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4925]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xadc_wiz_0_0' declared at 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'design_1_xadc_wiz_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4938]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0' [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/realtime/design_1_xadc_wiz_0_0_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 'design_1' (14#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3608]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:260]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:267]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'qspi_flash_io2_iobuf' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:274]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'qspi_flash_io3_iobuf' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:281]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'qspi_flash_ss_iobuf' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:288]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'rgb_led_tri_iobuf_0' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:295]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'rgb_led_tri_iobuf_1' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:302]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'rgb_led_tri_iobuf_2' of component 'IOBUF' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (15#1) [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:37]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 455.383 ; gain = 244.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 455.383 ; gain = 244.652
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_emc_0_0' instantiated as 'design_1_i/axi_emc_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4336]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_gpio_0_0' instantiated as 'design_1_i/axi_gpio_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4395]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_gpio_1_1' instantiated as 'design_1_i/axi_gpio_1' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4420]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_quad_spi_0_0' instantiated as 'design_1_i/axi_quad_spi_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4563]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_uartlite_0_0' instantiated as 'design_1_i/axi_uartlite_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4606]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_0' instantiated as 'design_1_i/clk_wiz_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4631]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:946]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_v10' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1000]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1028]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_v10' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1082]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_lmb_bram_0' instantiated as 'design_1_i/microblaze_0_local_memory/lmb_bram' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1110]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_mdm_1_0' instantiated as 'design_1_i/mdm_1' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4638]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_0_2' instantiated as 'design_1_i/microblaze_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4651]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_clk_wiz_0_100M_0' instantiated as 'design_1_i/rst_clk_wiz_0_100M' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4925]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xadc_wiz_0_0' instantiated as 'design_1_i/xadc_wiz_0' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4938]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/axi_mem_intercon/xbar' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2567]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_1' instantiated as 'design_1_i/microblaze_0_axi_periph/xbar' [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3451]
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_2/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_2/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_4/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_4/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_5/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_5/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_6/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_6/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_7/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_7/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_8/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_8/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_9/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_9/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_10/design_1_axi_emc_0_0_in_context.xdc] for cell 'design_1_i/axi_emc_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_10/design_1_axi_emc_0_0_in_context.xdc] for cell 'design_1_i/axi_emc_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_11/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_11/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_12/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_12/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_13/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_13/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_14/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_14/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_15/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_15/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_16/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_16/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_17/design_1_xadc_wiz_0_0_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_17/design_1_xadc_wiz_0_0_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Nora/cmod_a7_projects/blabla/blabla.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 724.918 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_2/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/.Xil/Vivado-10224-Baldr/dcp_2/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_emc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_axi_emc_0_0          |         1|
|2     |design_1_axi_gpio_0_0         |         1|
|3     |design_1_axi_gpio_1_1         |         1|
|4     |design_1_xbar_0               |         1|
|5     |design_1_axi_quad_spi_0_0     |         1|
|6     |design_1_axi_uartlite_0_0     |         1|
|7     |design_1_clk_wiz_0_0          |         1|
|8     |design_1_mdm_1_0              |         1|
|9     |design_1_microblaze_0_2       |         1|
|10    |design_1_xbar_1               |         1|
|11    |design_1_rst_clk_wiz_0_100M_0 |         1|
|12    |design_1_xadc_wiz_0_0         |         1|
|13    |design_1_dlmb_bram_if_cntlr_0 |         1|
|14    |design_1_dlmb_v10_0           |         1|
|15    |design_1_ilmb_bram_if_cntlr_0 |         1|
|16    |design_1_ilmb_v10_0           |         1|
|17    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_axi_emc_0_0_bbox          |     1|
|2     |design_1_axi_gpio_0_0_bbox         |     1|
|3     |design_1_axi_gpio_1_1_bbox         |     1|
|4     |design_1_axi_quad_spi_0_0_bbox     |     1|
|5     |design_1_axi_uartlite_0_0_bbox     |     1|
|6     |design_1_clk_wiz_0_0_bbox          |     1|
|7     |design_1_dlmb_bram_if_cntlr_0_bbox |     1|
|8     |design_1_dlmb_v10_0_bbox           |     1|
|9     |design_1_ilmb_bram_if_cntlr_0_bbox |     1|
|10    |design_1_ilmb_v10_0_bbox           |     1|
|11    |design_1_lmb_bram_0_bbox           |     1|
|12    |design_1_mdm_1_0_bbox              |     1|
|13    |design_1_microblaze_0_2_bbox       |     1|
|14    |design_1_rst_clk_wiz_0_100M_0_bbox |     1|
|15    |design_1_xadc_wiz_0_0_bbox         |     1|
|16    |design_1_xbar_0_bbox               |     1|
|17    |design_1_xbar_1_bbox               |     1|
|18    |IBUF                               |     4|
|19    |IOBUF                              |    16|
|20    |OBUF                               |    31|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2307|
|2     |  design_1_i                  |design_1                              |  2256|
|3     |    axi_mem_intercon          |design_1_axi_mem_intercon_0           |   254|
|4     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   596|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 724.918 ; gain = 114.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 724.918 ; gain = 514.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 724.918 ; gain = 392.781
INFO: [Common 17-1381] The checkpoint 'D:/Nora/cmod_a7_projects/blabla/blabla.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 724.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 12:37:47 2016...
