 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : zigbee_platform
Version: J-2014.09-SP2
Date   : Wed Jun  7 09:20:32 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WORST   Library: c35_CORELIB_TYP
Wire Load Model Mode: enclosed

  Startpoint: i_iq_demod/filtre_I/data_1_1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_iq_demod/filtre_I/mult1_multiplier/register_pipe_reg[9][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  zigbee_platform    10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  i_iq_demod/filtre_I/data_1_1_reg[1]/C (DFC3)          0.0000 #   0.0000 r
  i_iq_demod/filtre_I/data_1_1_reg[1]/Q (DFC3)          1.1989     1.1989 f
  U1717/Q (CLKIN6)                                      0.2004     1.3993 r
  U1715/Q (NAND26)                                      0.1090     1.5083 f
  U1455/Q (NAND28)                                      0.3389     1.8472 r
  U1710/Q (XOR22)                                       0.5742     2.4214 r
  U1778/Q (NOR24)                                       0.1757     2.5971 f
  U1854/Q (XNR22)                                       0.5932     3.1903 f
  U817/Q (CLKIN6)                                       0.2750     3.4653 r
  U1873/Q (OAI312)                                      0.1874     3.6527 f
  U277/Q (IMAJ31)                                       0.5481     4.2008 r
  U1907/Q (OAI222)                                      0.2515     4.4523 f
  U1825/Q (IMAJ31)                                      0.7696     5.2219 r
  U1388/Q (XNR21)                                       1.1737     6.3956 f
  U437/Q (BUF2)                                         0.6912     7.0869 f
  U1391/Q (XOR31)                                       0.5924     7.6793 f
  U617/Q (MUX24)                                        0.5295     8.2088 f
  U1481/Q (CLKIN2)                                      0.3170     8.5257 r
  U1508/Q (XNR22)                                       0.6474     9.1731 f
  U1721/Q (XOR22)                                       0.5755     9.7486 r
  U1720/Q (XOR22)                                       0.6440    10.3927 f
  U1737/Q (XOR22)                                       0.5572    10.9498 f
  U1779/Q (OAI312)                                      0.5210    11.4708 r
  U1451/Q (MAJ31)                                       0.7388    12.2096 r
  U1450/Q (XNR22)                                       0.7641    12.9738 f
  U1628/Q (XNR21)                                       0.6592    13.6329 r
  U1893/Q (XNR22)                                       0.7702    14.4031 f
  U1735/Q (XNR22)                                       0.6365    15.0397 f
  U1734/Q (OAI312)                                      0.6078    15.6475 r
  U822/Q (XOR31)                                        0.8164    16.4639 f
  U1567/Q (BUF6)                                        0.4723    16.9363 f
  U1744/Q (XNR22)                                       0.5475    17.4838 f
  U1748/Q (OAI312)                                      0.4655    17.9493 r
  U393/Q (IMAJ31)                                       0.4150    18.3643 f
  U875/Q (OAI222)                                       0.6625    19.0268 r
  U1861/Q (MAJ32)                                       0.4382    19.4650 r
  U1810/Q (XOR31)                                       0.5320    19.9970 f
  i_iq_demod/filtre_I/mult1_multiplier/register_pipe_reg[9][4]/D (DFC1)
                                                        0.0001    19.9971 f
  data arrival time                                               19.9971

  clock clk (rise edge)                                20.0000    20.0000
  clock network delay (ideal)                           0.0000    20.0000
  i_iq_demod/filtre_I/mult1_multiplier/register_pipe_reg[9][4]/C (DFC1)
                                                        0.0000    20.0000 r
  library setup time                                   -0.0012    19.9988
  data required time                                              19.9988
  --------------------------------------------------------------------------
  data required time                                              19.9988
  data arrival time                                              -19.9971
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0017


1
