0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/Components_tb.v,1535693627,verilog,,,,Components_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/Datapath_Components.v,1535690205,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/Components_tb.v,,ADD;REG,,,,,,,,
