// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module feedforward_stream_feedforward_stream_Pipeline_VITIS_LOOP_49_11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        layer2_activations_3_address0,
        layer2_activations_3_ce0,
        layer2_activations_3_we0,
        layer2_activations_3_d0,
        layer2_activations_2_address0,
        layer2_activations_2_ce0,
        layer2_activations_2_we0,
        layer2_activations_2_d0,
        layer2_activations_1_address0,
        layer2_activations_1_ce0,
        layer2_activations_1_we0,
        layer2_activations_1_d0,
        layer2_activations_address0,
        layer2_activations_ce0,
        layer2_activations_we0,
        layer2_activations_d0,
        layer1_quant_reload,
        layer1_quant_1_reload,
        layer1_quant_2_reload,
        layer1_quant_3_reload,
        layer1_quant_4_reload,
        layer1_quant_5_reload,
        layer1_quant_6_reload,
        layer1_quant_7_reload,
        layer1_quant_8_reload,
        layer1_quant_9_reload,
        layer1_quant_10_reload,
        layer1_quant_11_reload,
        layer1_quant_12_reload,
        layer1_quant_13_reload,
        layer1_quant_14_reload,
        layer1_quant_15_reload,
        layer1_quant_16_reload,
        layer1_quant_17_reload,
        layer1_quant_18_reload,
        layer1_quant_19_reload,
        layer1_quant_20_reload,
        layer1_quant_21_reload,
        layer1_quant_22_reload,
        layer1_quant_23_reload,
        layer1_quant_24_reload,
        layer1_quant_25_reload,
        layer1_quant_26_reload,
        layer1_quant_27_reload,
        layer1_quant_28_reload,
        layer1_quant_29_reload,
        layer1_quant_30_reload,
        layer1_quant_31_reload,
        layer1_quant_32_reload,
        layer1_quant_33_reload,
        layer1_quant_34_reload,
        layer1_quant_35_reload,
        layer1_quant_36_reload,
        layer1_quant_37_reload,
        layer1_quant_38_reload,
        layer1_quant_39_reload,
        layer1_quant_40_reload,
        layer1_quant_41_reload,
        layer1_quant_42_reload,
        layer1_quant_43_reload,
        layer1_quant_44_reload,
        layer1_quant_45_reload,
        layer1_quant_46_reload,
        layer1_quant_47_reload,
        layer1_quant_48_reload,
        layer1_quant_49_reload,
        layer1_quant_50_reload,
        layer1_quant_51_reload,
        layer1_quant_52_reload,
        layer1_quant_53_reload,
        layer1_quant_54_reload,
        layer1_quant_55_reload,
        layer1_quant_56_reload,
        layer1_quant_57_reload,
        layer1_quant_58_reload,
        layer1_quant_59_reload,
        layer1_quant_60_reload,
        layer1_quant_61_reload,
        layer1_quant_62_reload,
        layer1_quant_63_reload,
        layer1_quant_64_reload,
        layer1_quant_65_reload,
        layer1_quant_66_reload,
        layer1_quant_67_reload,
        layer1_quant_68_reload,
        layer1_quant_69_reload,
        layer1_quant_70_reload,
        layer1_quant_71_reload,
        layer1_quant_72_reload,
        layer1_quant_73_reload,
        layer1_quant_74_reload,
        layer1_quant_75_reload,
        layer1_quant_76_reload,
        layer1_quant_77_reload,
        layer1_quant_78_reload,
        layer1_quant_79_reload,
        layer1_quant_80_reload,
        layer1_quant_81_reload,
        layer1_quant_82_reload,
        layer1_quant_83_reload,
        layer1_quant_84_reload,
        layer1_quant_85_reload,
        layer1_quant_86_reload,
        layer1_quant_87_reload,
        layer1_quant_88_reload,
        layer1_quant_89_reload,
        layer1_quant_90_reload,
        layer1_quant_91_reload,
        layer1_quant_92_reload,
        layer1_quant_93_reload,
        layer1_quant_94_reload,
        layer1_quant_95_reload,
        layer1_quant_96_reload,
        layer1_quant_97_reload,
        layer1_quant_98_reload,
        layer1_quant_99_reload,
        layer1_quant_100_reload,
        layer1_quant_101_reload,
        layer1_quant_102_reload,
        layer1_quant_103_reload,
        layer1_quant_104_reload,
        layer1_quant_105_reload,
        layer1_quant_106_reload,
        layer1_quant_107_reload,
        layer1_quant_108_reload,
        layer1_quant_109_reload,
        layer1_quant_110_reload,
        layer1_quant_111_reload,
        layer1_quant_112_reload,
        layer1_quant_113_reload,
        layer1_quant_114_reload,
        layer1_quant_115_reload,
        layer1_quant_116_reload,
        layer1_quant_117_reload,
        layer1_quant_118_reload,
        layer1_quant_119_reload,
        layer1_quant_120_reload,
        layer1_quant_121_reload,
        layer1_quant_122_reload,
        layer1_quant_123_reload,
        layer1_quant_124_reload,
        layer1_quant_125_reload,
        layer1_quant_126_reload,
        layer1_quant_127_reload
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] layer2_activations_3_address0;
output   layer2_activations_3_ce0;
output   layer2_activations_3_we0;
output  [31:0] layer2_activations_3_d0;
output  [3:0] layer2_activations_2_address0;
output   layer2_activations_2_ce0;
output   layer2_activations_2_we0;
output  [31:0] layer2_activations_2_d0;
output  [3:0] layer2_activations_1_address0;
output   layer2_activations_1_ce0;
output   layer2_activations_1_we0;
output  [31:0] layer2_activations_1_d0;
output  [3:0] layer2_activations_address0;
output   layer2_activations_ce0;
output   layer2_activations_we0;
output  [31:0] layer2_activations_d0;
input  [31:0] layer1_quant_reload;
input  [31:0] layer1_quant_1_reload;
input  [31:0] layer1_quant_2_reload;
input  [31:0] layer1_quant_3_reload;
input  [31:0] layer1_quant_4_reload;
input  [31:0] layer1_quant_5_reload;
input  [31:0] layer1_quant_6_reload;
input  [31:0] layer1_quant_7_reload;
input  [31:0] layer1_quant_8_reload;
input  [31:0] layer1_quant_9_reload;
input  [31:0] layer1_quant_10_reload;
input  [31:0] layer1_quant_11_reload;
input  [31:0] layer1_quant_12_reload;
input  [31:0] layer1_quant_13_reload;
input  [31:0] layer1_quant_14_reload;
input  [31:0] layer1_quant_15_reload;
input  [31:0] layer1_quant_16_reload;
input  [31:0] layer1_quant_17_reload;
input  [31:0] layer1_quant_18_reload;
input  [31:0] layer1_quant_19_reload;
input  [31:0] layer1_quant_20_reload;
input  [31:0] layer1_quant_21_reload;
input  [31:0] layer1_quant_22_reload;
input  [31:0] layer1_quant_23_reload;
input  [31:0] layer1_quant_24_reload;
input  [31:0] layer1_quant_25_reload;
input  [31:0] layer1_quant_26_reload;
input  [31:0] layer1_quant_27_reload;
input  [31:0] layer1_quant_28_reload;
input  [31:0] layer1_quant_29_reload;
input  [31:0] layer1_quant_30_reload;
input  [31:0] layer1_quant_31_reload;
input  [31:0] layer1_quant_32_reload;
input  [31:0] layer1_quant_33_reload;
input  [31:0] layer1_quant_34_reload;
input  [31:0] layer1_quant_35_reload;
input  [31:0] layer1_quant_36_reload;
input  [31:0] layer1_quant_37_reload;
input  [31:0] layer1_quant_38_reload;
input  [31:0] layer1_quant_39_reload;
input  [31:0] layer1_quant_40_reload;
input  [31:0] layer1_quant_41_reload;
input  [31:0] layer1_quant_42_reload;
input  [31:0] layer1_quant_43_reload;
input  [31:0] layer1_quant_44_reload;
input  [31:0] layer1_quant_45_reload;
input  [31:0] layer1_quant_46_reload;
input  [31:0] layer1_quant_47_reload;
input  [31:0] layer1_quant_48_reload;
input  [31:0] layer1_quant_49_reload;
input  [31:0] layer1_quant_50_reload;
input  [31:0] layer1_quant_51_reload;
input  [31:0] layer1_quant_52_reload;
input  [31:0] layer1_quant_53_reload;
input  [31:0] layer1_quant_54_reload;
input  [31:0] layer1_quant_55_reload;
input  [31:0] layer1_quant_56_reload;
input  [31:0] layer1_quant_57_reload;
input  [31:0] layer1_quant_58_reload;
input  [31:0] layer1_quant_59_reload;
input  [31:0] layer1_quant_60_reload;
input  [31:0] layer1_quant_61_reload;
input  [31:0] layer1_quant_62_reload;
input  [31:0] layer1_quant_63_reload;
input  [31:0] layer1_quant_64_reload;
input  [31:0] layer1_quant_65_reload;
input  [31:0] layer1_quant_66_reload;
input  [31:0] layer1_quant_67_reload;
input  [31:0] layer1_quant_68_reload;
input  [31:0] layer1_quant_69_reload;
input  [31:0] layer1_quant_70_reload;
input  [31:0] layer1_quant_71_reload;
input  [31:0] layer1_quant_72_reload;
input  [31:0] layer1_quant_73_reload;
input  [31:0] layer1_quant_74_reload;
input  [31:0] layer1_quant_75_reload;
input  [31:0] layer1_quant_76_reload;
input  [31:0] layer1_quant_77_reload;
input  [31:0] layer1_quant_78_reload;
input  [31:0] layer1_quant_79_reload;
input  [31:0] layer1_quant_80_reload;
input  [31:0] layer1_quant_81_reload;
input  [31:0] layer1_quant_82_reload;
input  [31:0] layer1_quant_83_reload;
input  [31:0] layer1_quant_84_reload;
input  [31:0] layer1_quant_85_reload;
input  [31:0] layer1_quant_86_reload;
input  [31:0] layer1_quant_87_reload;
input  [31:0] layer1_quant_88_reload;
input  [31:0] layer1_quant_89_reload;
input  [31:0] layer1_quant_90_reload;
input  [31:0] layer1_quant_91_reload;
input  [31:0] layer1_quant_92_reload;
input  [31:0] layer1_quant_93_reload;
input  [31:0] layer1_quant_94_reload;
input  [31:0] layer1_quant_95_reload;
input  [31:0] layer1_quant_96_reload;
input  [31:0] layer1_quant_97_reload;
input  [31:0] layer1_quant_98_reload;
input  [31:0] layer1_quant_99_reload;
input  [31:0] layer1_quant_100_reload;
input  [31:0] layer1_quant_101_reload;
input  [31:0] layer1_quant_102_reload;
input  [31:0] layer1_quant_103_reload;
input  [31:0] layer1_quant_104_reload;
input  [31:0] layer1_quant_105_reload;
input  [31:0] layer1_quant_106_reload;
input  [31:0] layer1_quant_107_reload;
input  [31:0] layer1_quant_108_reload;
input  [31:0] layer1_quant_109_reload;
input  [31:0] layer1_quant_110_reload;
input  [31:0] layer1_quant_111_reload;
input  [31:0] layer1_quant_112_reload;
input  [31:0] layer1_quant_113_reload;
input  [31:0] layer1_quant_114_reload;
input  [31:0] layer1_quant_115_reload;
input  [31:0] layer1_quant_116_reload;
input  [31:0] layer1_quant_117_reload;
input  [31:0] layer1_quant_118_reload;
input  [31:0] layer1_quant_119_reload;
input  [31:0] layer1_quant_120_reload;
input  [31:0] layer1_quant_121_reload;
input  [31:0] layer1_quant_122_reload;
input  [31:0] layer1_quant_123_reload;
input  [31:0] layer1_quant_124_reload;
input  [31:0] layer1_quant_125_reload;
input  [31:0] layer1_quant_126_reload;
input  [31:0] layer1_quant_127_reload;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln49_fu_1134_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln49_fu_1146_p1;
reg   [1:0] trunc_ln49_reg_3703;
reg   [1:0] trunc_ln49_reg_3703_pp0_iter1_reg;
reg   [3:0] lshr_ln49_1_reg_3707;
reg   [3:0] lshr_ln49_1_reg_3707_pp0_iter1_reg;
wire   [2:0] add_ln54_64_fu_2460_p2;
reg   [2:0] add_ln54_64_reg_3712;
wire   [2:0] add_ln54_67_fu_2486_p2;
reg   [2:0] add_ln54_67_reg_3717;
wire   [2:0] add_ln54_71_fu_2512_p2;
reg   [2:0] add_ln54_71_reg_3722;
wire   [2:0] add_ln54_74_fu_2538_p2;
reg   [2:0] add_ln54_74_reg_3727;
wire   [2:0] add_ln54_79_fu_2564_p2;
reg   [2:0] add_ln54_79_reg_3732;
wire   [2:0] add_ln54_82_fu_2590_p2;
reg   [2:0] add_ln54_82_reg_3737;
wire   [2:0] add_ln54_86_fu_2616_p2;
reg   [2:0] add_ln54_86_reg_3742;
wire   [2:0] add_ln54_89_fu_2642_p2;
reg   [2:0] add_ln54_89_reg_3747;
wire   [2:0] add_ln54_95_fu_2668_p2;
reg   [2:0] add_ln54_95_reg_3752;
wire   [2:0] add_ln54_98_fu_2694_p2;
reg   [2:0] add_ln54_98_reg_3757;
wire   [2:0] add_ln54_102_fu_2720_p2;
reg   [2:0] add_ln54_102_reg_3762;
wire   [2:0] add_ln54_105_fu_2746_p2;
reg   [2:0] add_ln54_105_reg_3767;
wire   [2:0] add_ln54_110_fu_2772_p2;
reg   [2:0] add_ln54_110_reg_3772;
wire   [2:0] add_ln54_113_fu_2798_p2;
reg   [2:0] add_ln54_113_reg_3777;
wire   [2:0] add_ln54_117_fu_2824_p2;
reg   [2:0] add_ln54_117_reg_3782;
wire   [2:0] add_ln54_120_fu_2850_p2;
reg   [2:0] add_ln54_120_reg_3787;
wire   [2:0] add_ln54_127_fu_2876_p2;
reg   [2:0] add_ln54_127_reg_3792;
wire   [2:0] add_ln54_130_fu_2902_p2;
reg   [2:0] add_ln54_130_reg_3797;
wire   [2:0] add_ln54_134_fu_2928_p2;
reg   [2:0] add_ln54_134_reg_3802;
wire   [2:0] add_ln54_137_fu_2954_p2;
reg   [2:0] add_ln54_137_reg_3807;
wire   [2:0] add_ln54_142_fu_2980_p2;
reg   [2:0] add_ln54_142_reg_3812;
wire   [2:0] add_ln54_145_fu_3006_p2;
reg   [2:0] add_ln54_145_reg_3817;
wire   [2:0] add_ln54_149_fu_3032_p2;
reg   [2:0] add_ln54_149_reg_3822;
wire   [2:0] add_ln54_152_fu_3058_p2;
reg   [2:0] add_ln54_152_reg_3827;
wire   [2:0] add_ln54_158_fu_3084_p2;
reg   [2:0] add_ln54_158_reg_3832;
wire   [2:0] add_ln54_161_fu_3110_p2;
reg   [2:0] add_ln54_161_reg_3837;
wire   [2:0] add_ln54_165_fu_3136_p2;
reg   [2:0] add_ln54_165_reg_3842;
wire   [2:0] add_ln54_168_fu_3162_p2;
reg   [2:0] add_ln54_168_reg_3847;
wire   [2:0] add_ln54_173_fu_3188_p2;
reg   [2:0] add_ln54_173_reg_3852;
wire   [2:0] add_ln54_176_fu_3214_p2;
reg   [2:0] add_ln54_176_reg_3857;
wire   [2:0] add_ln54_180_fu_3240_p2;
reg   [2:0] add_ln54_180_reg_3862;
wire   [2:0] add_ln54_183_fu_3266_p2;
reg   [2:0] add_ln54_183_reg_3867;
wire   [6:0] add_ln54_124_fu_3465_p2;
reg   [6:0] add_ln54_124_reg_3872;
wire   [6:0] add_ln54_187_fu_3659_p2;
reg   [6:0] add_ln54_187_reg_3877;
wire   [63:0] zext_ln49_fu_3665_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] x_1_fu_302;
wire   [6:0] add_ln49_fu_1140_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_x;
reg    layer2_activations_2_we0_local;
wire   [31:0] zext_ln51_2_fu_3684_p1;
reg    layer2_activations_2_ce0_local;
reg    layer2_activations_1_we0_local;
reg    layer2_activations_1_ce0_local;
reg    layer2_activations_we0_local;
reg    layer2_activations_ce0_local;
reg    layer2_activations_3_we0_local;
reg    layer2_activations_3_ce0_local;
wire   [0:0] cnt_fu_1160_p2;
wire   [0:0] icmp_ln23_fu_1170_p2;
wire   [0:0] icmp_ln23_63_fu_1180_p2;
wire   [0:0] icmp_ln23_64_fu_1190_p2;
wire   [0:0] icmp_ln23_65_fu_1200_p2;
wire   [0:0] icmp_ln23_66_fu_1210_p2;
wire   [0:0] icmp_ln23_67_fu_1220_p2;
wire   [0:0] icmp_ln23_68_fu_1230_p2;
wire   [0:0] icmp_ln23_69_fu_1240_p2;
wire   [0:0] icmp_ln23_70_fu_1250_p2;
wire   [0:0] icmp_ln23_71_fu_1260_p2;
wire   [0:0] icmp_ln23_72_fu_1270_p2;
wire   [0:0] icmp_ln23_73_fu_1280_p2;
wire   [0:0] icmp_ln23_74_fu_1290_p2;
wire   [0:0] icmp_ln23_75_fu_1300_p2;
wire   [0:0] icmp_ln23_76_fu_1310_p2;
wire   [0:0] icmp_ln23_77_fu_1320_p2;
wire   [0:0] icmp_ln23_78_fu_1330_p2;
wire   [0:0] icmp_ln23_79_fu_1340_p2;
wire   [0:0] icmp_ln23_80_fu_1350_p2;
wire   [0:0] icmp_ln23_81_fu_1360_p2;
wire   [0:0] icmp_ln23_82_fu_1370_p2;
wire   [0:0] icmp_ln23_83_fu_1380_p2;
wire   [0:0] icmp_ln23_84_fu_1390_p2;
wire   [0:0] icmp_ln23_85_fu_1400_p2;
wire   [0:0] icmp_ln23_86_fu_1410_p2;
wire   [0:0] icmp_ln23_87_fu_1420_p2;
wire   [0:0] icmp_ln23_88_fu_1430_p2;
wire   [0:0] icmp_ln23_89_fu_1440_p2;
wire   [0:0] icmp_ln23_90_fu_1450_p2;
wire   [0:0] icmp_ln23_91_fu_1460_p2;
wire   [0:0] icmp_ln23_92_fu_1470_p2;
wire   [0:0] icmp_ln23_93_fu_1480_p2;
wire   [0:0] icmp_ln23_94_fu_1490_p2;
wire   [0:0] icmp_ln23_95_fu_1500_p2;
wire   [0:0] icmp_ln23_96_fu_1510_p2;
wire   [0:0] icmp_ln23_97_fu_1520_p2;
wire   [0:0] icmp_ln23_98_fu_1530_p2;
wire   [0:0] icmp_ln23_99_fu_1540_p2;
wire   [0:0] icmp_ln23_100_fu_1550_p2;
wire   [0:0] icmp_ln23_101_fu_1560_p2;
wire   [0:0] icmp_ln23_102_fu_1570_p2;
wire   [0:0] icmp_ln23_103_fu_1580_p2;
wire   [0:0] icmp_ln23_104_fu_1590_p2;
wire   [0:0] icmp_ln23_105_fu_1600_p2;
wire   [0:0] icmp_ln23_106_fu_1610_p2;
wire   [0:0] icmp_ln23_107_fu_1620_p2;
wire   [0:0] icmp_ln23_108_fu_1630_p2;
wire   [0:0] icmp_ln23_109_fu_1640_p2;
wire   [0:0] icmp_ln23_110_fu_1650_p2;
wire   [0:0] icmp_ln23_111_fu_1660_p2;
wire   [0:0] icmp_ln23_112_fu_1670_p2;
wire   [0:0] icmp_ln23_113_fu_1680_p2;
wire   [0:0] icmp_ln23_114_fu_1690_p2;
wire   [0:0] icmp_ln23_115_fu_1700_p2;
wire   [0:0] icmp_ln23_116_fu_1710_p2;
wire   [0:0] icmp_ln23_117_fu_1720_p2;
wire   [0:0] icmp_ln23_118_fu_1730_p2;
wire   [0:0] icmp_ln23_119_fu_1740_p2;
wire   [0:0] icmp_ln23_120_fu_1750_p2;
wire   [0:0] icmp_ln23_121_fu_1760_p2;
wire   [0:0] icmp_ln23_122_fu_1770_p2;
wire   [0:0] icmp_ln23_123_fu_1780_p2;
wire   [0:0] icmp_ln23_124_fu_1790_p2;
wire   [0:0] icmp_ln23_125_fu_1800_p2;
wire   [0:0] icmp_ln23_126_fu_1810_p2;
wire   [0:0] icmp_ln23_127_fu_1820_p2;
wire   [0:0] icmp_ln23_128_fu_1830_p2;
wire   [0:0] icmp_ln23_129_fu_1840_p2;
wire   [0:0] icmp_ln23_130_fu_1850_p2;
wire   [0:0] icmp_ln23_131_fu_1860_p2;
wire   [0:0] icmp_ln23_132_fu_1870_p2;
wire   [0:0] icmp_ln23_133_fu_1880_p2;
wire   [0:0] icmp_ln23_134_fu_1890_p2;
wire   [0:0] icmp_ln23_135_fu_1900_p2;
wire   [0:0] icmp_ln23_136_fu_1910_p2;
wire   [0:0] icmp_ln23_137_fu_1920_p2;
wire   [0:0] icmp_ln23_138_fu_1930_p2;
wire   [0:0] icmp_ln23_139_fu_1940_p2;
wire   [0:0] icmp_ln23_140_fu_1950_p2;
wire   [0:0] icmp_ln23_141_fu_1960_p2;
wire   [0:0] icmp_ln23_142_fu_1970_p2;
wire   [0:0] icmp_ln23_143_fu_1980_p2;
wire   [0:0] icmp_ln23_144_fu_1990_p2;
wire   [0:0] icmp_ln23_145_fu_2000_p2;
wire   [0:0] icmp_ln23_146_fu_2010_p2;
wire   [0:0] icmp_ln23_147_fu_2020_p2;
wire   [0:0] icmp_ln23_148_fu_2030_p2;
wire   [0:0] icmp_ln23_149_fu_2040_p2;
wire   [0:0] icmp_ln23_150_fu_2050_p2;
wire   [0:0] icmp_ln23_151_fu_2060_p2;
wire   [0:0] icmp_ln23_152_fu_2070_p2;
wire   [0:0] icmp_ln23_153_fu_2080_p2;
wire   [0:0] icmp_ln23_154_fu_2090_p2;
wire   [0:0] icmp_ln23_155_fu_2100_p2;
wire   [0:0] icmp_ln23_156_fu_2110_p2;
wire   [0:0] icmp_ln23_157_fu_2120_p2;
wire   [0:0] icmp_ln23_158_fu_2130_p2;
wire   [0:0] icmp_ln23_159_fu_2140_p2;
wire   [0:0] icmp_ln23_160_fu_2150_p2;
wire   [0:0] icmp_ln23_161_fu_2160_p2;
wire   [0:0] icmp_ln23_162_fu_2170_p2;
wire   [0:0] icmp_ln23_163_fu_2180_p2;
wire   [0:0] icmp_ln23_164_fu_2190_p2;
wire   [0:0] icmp_ln23_165_fu_2200_p2;
wire   [0:0] icmp_ln23_166_fu_2210_p2;
wire   [0:0] icmp_ln23_167_fu_2220_p2;
wire   [0:0] icmp_ln23_168_fu_2230_p2;
wire   [0:0] icmp_ln23_169_fu_2240_p2;
wire   [0:0] icmp_ln23_170_fu_2250_p2;
wire   [0:0] icmp_ln23_171_fu_2260_p2;
wire   [0:0] icmp_ln23_172_fu_2270_p2;
wire   [0:0] icmp_ln23_173_fu_2280_p2;
wire   [0:0] icmp_ln23_174_fu_2290_p2;
wire   [0:0] icmp_ln23_175_fu_2300_p2;
wire   [0:0] icmp_ln23_176_fu_2310_p2;
wire   [0:0] icmp_ln23_177_fu_2320_p2;
wire   [0:0] icmp_ln23_178_fu_2330_p2;
wire   [0:0] icmp_ln23_179_fu_2340_p2;
wire   [0:0] icmp_ln23_180_fu_2350_p2;
wire   [0:0] icmp_ln23_181_fu_2360_p2;
wire   [0:0] icmp_ln23_182_fu_2370_p2;
wire   [0:0] icmp_ln23_183_fu_2380_p2;
wire   [0:0] icmp_ln23_184_fu_2390_p2;
wire   [0:0] icmp_ln23_185_fu_2400_p2;
wire   [0:0] icmp_ln23_186_fu_2410_p2;
wire   [0:0] icmp_ln23_187_fu_2420_p2;
wire   [0:0] icmp_ln23_188_fu_2430_p2;
wire   [1:0] zext_ln22_139_fu_1956_p1;
wire   [1:0] zext_ln22_94_fu_1506_p1;
wire   [1:0] add_ln54_fu_2440_p2;
wire   [1:0] zext_ln22_153_fu_2096_p1;
wire   [1:0] zext_ln22_167_fu_2236_p1;
wire   [1:0] add_ln54_63_fu_2450_p2;
wire   [2:0] zext_ln54_64_fu_2456_p1;
wire   [2:0] zext_ln54_63_fu_2446_p1;
wire   [1:0] zext_ln22_132_fu_1886_p1;
wire   [1:0] zext_ln22_63_fu_1196_p1;
wire   [1:0] add_ln54_65_fu_2466_p2;
wire   [1:0] zext_ln22_173_fu_2296_p1;
wire   [1:0] zext_ln22_136_fu_1926_p1;
wire   [1:0] add_ln54_66_fu_2476_p2;
wire   [2:0] zext_ln54_67_fu_2482_p1;
wire   [2:0] zext_ln54_66_fu_2472_p1;
wire   [1:0] zext_ln22_116_fu_1726_p1;
wire   [1:0] zext_ln22_151_fu_2076_p1;
wire   [1:0] add_ln54_69_fu_2492_p2;
wire   [1:0] zext_ln22_74_fu_1306_p1;
wire   [1:0] zext_ln22_105_fu_1616_p1;
wire   [1:0] add_ln54_70_fu_2502_p2;
wire   [2:0] zext_ln54_71_fu_2508_p1;
wire   [2:0] zext_ln54_70_fu_2498_p1;
wire   [1:0] zext_ln22_163_fu_2196_p1;
wire   [1:0] zext_ln22_101_fu_1576_p1;
wire   [1:0] add_ln54_72_fu_2518_p2;
wire   [1:0] zext_ln22_62_fu_1186_p1;
wire   [1:0] zext_ln22_79_fu_1356_p1;
wire   [1:0] add_ln54_73_fu_2528_p2;
wire   [2:0] zext_ln54_74_fu_2534_p1;
wire   [2:0] zext_ln54_73_fu_2524_p1;
wire   [1:0] zext_ln22_118_fu_1746_p1;
wire   [1:0] zext_ln22_72_fu_1286_p1;
wire   [1:0] add_ln54_77_fu_2544_p2;
wire   [1:0] zext_ln22_112_fu_1686_p1;
wire   [1:0] zext_ln22_145_fu_2016_p1;
wire   [1:0] add_ln54_78_fu_2554_p2;
wire   [2:0] zext_ln54_79_fu_2560_p1;
wire   [2:0] zext_ln54_78_fu_2550_p1;
wire   [1:0] zext_ln22_176_fu_2326_p1;
wire   [1:0] zext_ln22_157_fu_2136_p1;
wire   [1:0] add_ln54_80_fu_2570_p2;
wire   [1:0] zext_ln22_164_fu_2206_p1;
wire   [1:0] zext_ln22_66_fu_1226_p1;
wire   [1:0] add_ln54_81_fu_2580_p2;
wire   [2:0] zext_ln54_82_fu_2586_p1;
wire   [2:0] zext_ln54_81_fu_2576_p1;
wire   [1:0] zext_ln22_77_fu_1336_p1;
wire   [1:0] zext_ln22_149_fu_2056_p1;
wire   [1:0] add_ln54_84_fu_2596_p2;
wire   [1:0] zext_ln22_81_fu_1376_p1;
wire   [1:0] zext_ln22_160_fu_2166_p1;
wire   [1:0] add_ln54_85_fu_2606_p2;
wire   [2:0] zext_ln54_86_fu_2612_p1;
wire   [2:0] zext_ln54_85_fu_2602_p1;
wire   [1:0] zext_ln22_135_fu_1916_p1;
wire   [1:0] zext_ln22_117_fu_1736_p1;
wire   [1:0] add_ln54_87_fu_2622_p2;
wire   [1:0] zext_ln22_75_fu_1316_p1;
wire   [1:0] zext_ln22_83_fu_1396_p1;
wire   [1:0] add_ln54_88_fu_2632_p2;
wire   [2:0] zext_ln54_89_fu_2638_p1;
wire   [2:0] zext_ln54_88_fu_2628_p1;
wire   [1:0] zext_ln22_115_fu_1716_p1;
wire   [1:0] zext_ln22_174_fu_2306_p1;
wire   [1:0] add_ln54_93_fu_2648_p2;
wire   [1:0] zext_ln22_156_fu_2126_p1;
wire   [1:0] zext_ln22_85_fu_1416_p1;
wire   [1:0] add_ln54_94_fu_2658_p2;
wire   [2:0] zext_ln54_95_fu_2664_p1;
wire   [2:0] zext_ln54_94_fu_2654_p1;
wire   [1:0] zext_ln22_93_fu_1496_p1;
wire   [1:0] zext_ln22_159_fu_2156_p1;
wire   [1:0] add_ln54_96_fu_2674_p2;
wire   [1:0] zext_ln22_92_fu_1486_p1;
wire   [1:0] zext_ln22_107_fu_1636_p1;
wire   [1:0] add_ln54_97_fu_2684_p2;
wire   [2:0] zext_ln54_98_fu_2690_p1;
wire   [2:0] zext_ln54_97_fu_2680_p1;
wire   [1:0] zext_ln22_91_fu_1476_p1;
wire   [1:0] zext_ln22_fu_1176_p1;
wire   [1:0] add_ln54_100_fu_2700_p2;
wire   [1:0] zext_ln22_186_fu_2426_p1;
wire   [1:0] zext_ln54_fu_2436_p1;
wire   [1:0] add_ln54_101_fu_2710_p2;
wire   [2:0] zext_ln54_102_fu_2716_p1;
wire   [2:0] zext_ln54_101_fu_2706_p1;
wire   [1:0] zext_ln22_73_fu_1296_p1;
wire   [1:0] zext_ln22_185_fu_2416_p1;
wire   [1:0] add_ln54_103_fu_2726_p2;
wire   [1:0] zext_ln22_148_fu_2046_p1;
wire   [1:0] zext_ln22_184_fu_2406_p1;
wire   [1:0] add_ln54_104_fu_2736_p2;
wire   [2:0] zext_ln54_105_fu_2742_p1;
wire   [2:0] zext_ln54_104_fu_2732_p1;
wire   [1:0] zext_ln22_125_fu_1816_p1;
wire   [1:0] zext_ln22_90_fu_1466_p1;
wire   [1:0] add_ln54_108_fu_2752_p2;
wire   [1:0] zext_ln22_124_fu_1806_p1;
wire   [1:0] zext_ln22_166_fu_2226_p1;
wire   [1:0] add_ln54_109_fu_2762_p2;
wire   [2:0] zext_ln54_110_fu_2768_p1;
wire   [2:0] zext_ln54_109_fu_2758_p1;
wire   [1:0] zext_ln22_126_fu_1826_p1;
wire   [1:0] zext_ln22_150_fu_2066_p1;
wire   [1:0] add_ln54_111_fu_2778_p2;
wire   [1:0] zext_ln22_137_fu_1936_p1;
wire   [1:0] zext_ln22_121_fu_1776_p1;
wire   [1:0] add_ln54_112_fu_2788_p2;
wire   [2:0] zext_ln54_113_fu_2794_p1;
wire   [2:0] zext_ln54_112_fu_2784_p1;
wire   [1:0] zext_ln22_96_fu_1526_p1;
wire   [1:0] zext_ln22_113_fu_1696_p1;
wire   [1:0] add_ln54_115_fu_2804_p2;
wire   [1:0] zext_ln22_140_fu_1966_p1;
wire   [1:0] zext_ln22_128_fu_1846_p1;
wire   [1:0] add_ln54_116_fu_2814_p2;
wire   [2:0] zext_ln54_117_fu_2820_p1;
wire   [2:0] zext_ln54_116_fu_2810_p1;
wire   [1:0] zext_ln22_152_fu_2086_p1;
wire   [1:0] zext_ln22_161_fu_2176_p1;
wire   [1:0] add_ln54_118_fu_2830_p2;
wire   [1:0] zext_ln22_84_fu_1406_p1;
wire   [1:0] zext_ln22_120_fu_1766_p1;
wire   [1:0] add_ln54_119_fu_2840_p2;
wire   [2:0] zext_ln54_120_fu_2846_p1;
wire   [2:0] zext_ln54_119_fu_2836_p1;
wire   [1:0] zext_ln22_146_fu_2026_p1;
wire   [1:0] zext_ln22_114_fu_1706_p1;
wire   [1:0] add_ln54_125_fu_2856_p2;
wire   [1:0] zext_ln51_fu_1166_p1;
wire   [1:0] zext_ln22_99_fu_1556_p1;
wire   [1:0] add_ln54_126_fu_2866_p2;
wire   [2:0] zext_ln54_127_fu_2872_p1;
wire   [2:0] zext_ln54_126_fu_2862_p1;
wire   [1:0] zext_ln22_144_fu_2006_p1;
wire   [1:0] zext_ln22_162_fu_2186_p1;
wire   [1:0] add_ln54_128_fu_2882_p2;
wire   [1:0] zext_ln22_172_fu_2286_p1;
wire   [1:0] zext_ln22_183_fu_2396_p1;
wire   [1:0] add_ln54_129_fu_2892_p2;
wire   [2:0] zext_ln54_130_fu_2898_p1;
wire   [2:0] zext_ln54_129_fu_2888_p1;
wire   [1:0] zext_ln22_95_fu_1516_p1;
wire   [1:0] zext_ln22_82_fu_1386_p1;
wire   [1:0] add_ln54_132_fu_2908_p2;
wire   [1:0] zext_ln22_65_fu_1216_p1;
wire   [1:0] zext_ln22_133_fu_1896_p1;
wire   [1:0] add_ln54_133_fu_2918_p2;
wire   [2:0] zext_ln54_134_fu_2924_p1;
wire   [2:0] zext_ln54_133_fu_2914_p1;
wire   [1:0] zext_ln22_89_fu_1456_p1;
wire   [1:0] zext_ln22_142_fu_1986_p1;
wire   [1:0] add_ln54_135_fu_2934_p2;
wire   [1:0] zext_ln22_182_fu_2386_p1;
wire   [1:0] zext_ln22_69_fu_1256_p1;
wire   [1:0] add_ln54_136_fu_2944_p2;
wire   [2:0] zext_ln54_137_fu_2950_p1;
wire   [2:0] zext_ln54_136_fu_2940_p1;
wire   [1:0] zext_ln22_181_fu_2376_p1;
wire   [1:0] zext_ln22_158_fu_2146_p1;
wire   [1:0] add_ln54_140_fu_2960_p2;
wire   [1:0] zext_ln22_123_fu_1796_p1;
wire   [1:0] zext_ln22_171_fu_2276_p1;
wire   [1:0] add_ln54_141_fu_2970_p2;
wire   [2:0] zext_ln54_142_fu_2976_p1;
wire   [2:0] zext_ln54_141_fu_2966_p1;
wire   [1:0] zext_ln22_155_fu_2116_p1;
wire   [1:0] zext_ln22_180_fu_2366_p1;
wire   [1:0] add_ln54_143_fu_2986_p2;
wire   [1:0] zext_ln22_122_fu_1786_p1;
wire   [1:0] zext_ln22_104_fu_1606_p1;
wire   [1:0] add_ln54_144_fu_2996_p2;
wire   [2:0] zext_ln54_145_fu_3002_p1;
wire   [2:0] zext_ln54_144_fu_2992_p1;
wire   [1:0] zext_ln22_127_fu_1836_p1;
wire   [1:0] zext_ln22_102_fu_1586_p1;
wire   [1:0] add_ln54_147_fu_3012_p2;
wire   [1:0] zext_ln22_80_fu_1366_p1;
wire   [1:0] zext_ln22_165_fu_2216_p1;
wire   [1:0] add_ln54_148_fu_3022_p2;
wire   [2:0] zext_ln54_149_fu_3028_p1;
wire   [2:0] zext_ln54_148_fu_3018_p1;
wire   [1:0] zext_ln22_179_fu_2356_p1;
wire   [1:0] zext_ln22_170_fu_2266_p1;
wire   [1:0] add_ln54_150_fu_3038_p2;
wire   [1:0] zext_ln22_109_fu_1656_p1;
wire   [1:0] zext_ln22_134_fu_1906_p1;
wire   [1:0] add_ln54_151_fu_3048_p2;
wire   [2:0] zext_ln54_152_fu_3054_p1;
wire   [2:0] zext_ln54_151_fu_3044_p1;
wire   [1:0] zext_ln22_88_fu_1446_p1;
wire   [1:0] zext_ln22_119_fu_1756_p1;
wire   [1:0] add_ln54_156_fu_3064_p2;
wire   [1:0] zext_ln22_178_fu_2346_p1;
wire   [1:0] zext_ln22_106_fu_1626_p1;
wire   [1:0] add_ln54_157_fu_3074_p2;
wire   [2:0] zext_ln54_158_fu_3080_p1;
wire   [2:0] zext_ln54_157_fu_3070_p1;
wire   [1:0] zext_ln22_68_fu_1246_p1;
wire   [1:0] zext_ln22_70_fu_1266_p1;
wire   [1:0] add_ln54_159_fu_3090_p2;
wire   [1:0] zext_ln22_129_fu_1856_p1;
wire   [1:0] zext_ln22_100_fu_1566_p1;
wire   [1:0] add_ln54_160_fu_3100_p2;
wire   [2:0] zext_ln54_161_fu_3106_p1;
wire   [2:0] zext_ln54_160_fu_3096_p1;
wire   [1:0] zext_ln22_67_fu_1236_p1;
wire   [1:0] zext_ln22_87_fu_1436_p1;
wire   [1:0] add_ln54_163_fu_3116_p2;
wire   [1:0] zext_ln22_177_fu_2336_p1;
wire   [1:0] zext_ln22_97_fu_1536_p1;
wire   [1:0] add_ln54_164_fu_3126_p2;
wire   [2:0] zext_ln54_165_fu_3132_p1;
wire   [2:0] zext_ln54_164_fu_3122_p1;
wire   [1:0] zext_ln22_147_fu_2036_p1;
wire   [1:0] zext_ln22_130_fu_1866_p1;
wire   [1:0] add_ln54_166_fu_3142_p2;
wire   [1:0] zext_ln22_64_fu_1206_p1;
wire   [1:0] zext_ln22_169_fu_2256_p1;
wire   [1:0] add_ln54_167_fu_3152_p2;
wire   [2:0] zext_ln54_168_fu_3158_p1;
wire   [2:0] zext_ln54_167_fu_3148_p1;
wire   [1:0] zext_ln22_154_fu_2106_p1;
wire   [1:0] zext_ln22_138_fu_1946_p1;
wire   [1:0] add_ln54_171_fu_3168_p2;
wire   [1:0] zext_ln22_143_fu_1996_p1;
wire   [1:0] zext_ln22_108_fu_1646_p1;
wire   [1:0] add_ln54_172_fu_3178_p2;
wire   [2:0] zext_ln54_173_fu_3184_p1;
wire   [2:0] zext_ln54_172_fu_3174_p1;
wire   [1:0] zext_ln22_86_fu_1426_p1;
wire   [1:0] zext_ln22_175_fu_2316_p1;
wire   [1:0] add_ln54_174_fu_3194_p2;
wire   [1:0] zext_ln22_76_fu_1326_p1;
wire   [1:0] zext_ln22_141_fu_1976_p1;
wire   [1:0] add_ln54_175_fu_3204_p2;
wire   [2:0] zext_ln54_176_fu_3210_p1;
wire   [2:0] zext_ln54_175_fu_3200_p1;
wire   [1:0] zext_ln22_78_fu_1346_p1;
wire   [1:0] zext_ln22_168_fu_2246_p1;
wire   [1:0] add_ln54_178_fu_3220_p2;
wire   [1:0] zext_ln22_131_fu_1876_p1;
wire   [1:0] zext_ln22_98_fu_1546_p1;
wire   [1:0] add_ln54_179_fu_3230_p2;
wire   [2:0] zext_ln54_180_fu_3236_p1;
wire   [2:0] zext_ln54_179_fu_3226_p1;
wire   [1:0] zext_ln22_111_fu_1676_p1;
wire   [1:0] zext_ln22_71_fu_1276_p1;
wire   [1:0] add_ln54_181_fu_3246_p2;
wire   [1:0] zext_ln22_103_fu_1596_p1;
wire   [1:0] zext_ln22_110_fu_1666_p1;
wire   [1:0] add_ln54_182_fu_3256_p2;
wire   [2:0] zext_ln54_183_fu_3262_p1;
wire   [2:0] zext_ln54_182_fu_3252_p1;
wire   [3:0] zext_ln54_68_fu_3280_p1;
wire   [3:0] zext_ln54_65_fu_3277_p1;
wire   [3:0] add_ln54_68_fu_3283_p2;
wire   [3:0] zext_ln54_75_fu_3296_p1;
wire   [3:0] zext_ln54_72_fu_3293_p1;
wire   [3:0] add_ln54_75_fu_3299_p2;
wire   [4:0] zext_ln54_76_fu_3305_p1;
wire   [4:0] zext_ln54_69_fu_3289_p1;
wire   [4:0] add_ln54_76_fu_3309_p2;
wire   [3:0] zext_ln54_83_fu_3322_p1;
wire   [3:0] zext_ln54_80_fu_3319_p1;
wire   [3:0] add_ln54_83_fu_3325_p2;
wire   [3:0] zext_ln54_90_fu_3338_p1;
wire   [3:0] zext_ln54_87_fu_3335_p1;
wire   [3:0] add_ln54_90_fu_3341_p2;
wire   [4:0] zext_ln54_91_fu_3347_p1;
wire   [4:0] zext_ln54_84_fu_3331_p1;
wire   [4:0] add_ln54_91_fu_3351_p2;
wire   [5:0] zext_ln54_92_fu_3357_p1;
wire   [5:0] zext_ln54_77_fu_3315_p1;
wire   [5:0] add_ln54_92_fu_3361_p2;
wire   [3:0] zext_ln54_99_fu_3374_p1;
wire   [3:0] zext_ln54_96_fu_3371_p1;
wire   [3:0] add_ln54_99_fu_3377_p2;
wire   [3:0] zext_ln54_106_fu_3390_p1;
wire   [3:0] zext_ln54_103_fu_3387_p1;
wire   [3:0] add_ln54_106_fu_3393_p2;
wire   [4:0] zext_ln54_107_fu_3399_p1;
wire   [4:0] zext_ln54_100_fu_3383_p1;
wire   [4:0] add_ln54_107_fu_3403_p2;
wire   [3:0] zext_ln54_114_fu_3416_p1;
wire   [3:0] zext_ln54_111_fu_3413_p1;
wire   [3:0] add_ln54_114_fu_3419_p2;
wire   [3:0] zext_ln54_121_fu_3432_p1;
wire   [3:0] zext_ln54_118_fu_3429_p1;
wire   [3:0] add_ln54_121_fu_3435_p2;
wire   [4:0] zext_ln54_122_fu_3441_p1;
wire   [4:0] zext_ln54_115_fu_3425_p1;
wire   [4:0] add_ln54_122_fu_3445_p2;
wire   [5:0] zext_ln54_123_fu_3451_p1;
wire   [5:0] zext_ln54_108_fu_3409_p1;
wire   [5:0] add_ln54_123_fu_3455_p2;
wire   [6:0] zext_ln54_124_fu_3461_p1;
wire   [6:0] zext_ln54_93_fu_3367_p1;
wire   [3:0] zext_ln54_131_fu_3474_p1;
wire   [3:0] zext_ln54_128_fu_3471_p1;
wire   [3:0] add_ln54_131_fu_3477_p2;
wire   [3:0] zext_ln54_138_fu_3490_p1;
wire   [3:0] zext_ln54_135_fu_3487_p1;
wire   [3:0] add_ln54_138_fu_3493_p2;
wire   [4:0] zext_ln54_139_fu_3499_p1;
wire   [4:0] zext_ln54_132_fu_3483_p1;
wire   [4:0] add_ln54_139_fu_3503_p2;
wire   [3:0] zext_ln54_146_fu_3516_p1;
wire   [3:0] zext_ln54_143_fu_3513_p1;
wire   [3:0] add_ln54_146_fu_3519_p2;
wire   [3:0] zext_ln54_153_fu_3532_p1;
wire   [3:0] zext_ln54_150_fu_3529_p1;
wire   [3:0] add_ln54_153_fu_3535_p2;
wire   [4:0] zext_ln54_154_fu_3541_p1;
wire   [4:0] zext_ln54_147_fu_3525_p1;
wire   [4:0] add_ln54_154_fu_3545_p2;
wire   [5:0] zext_ln54_155_fu_3551_p1;
wire   [5:0] zext_ln54_140_fu_3509_p1;
wire   [5:0] add_ln54_155_fu_3555_p2;
wire   [3:0] zext_ln54_162_fu_3568_p1;
wire   [3:0] zext_ln54_159_fu_3565_p1;
wire   [3:0] add_ln54_162_fu_3571_p2;
wire   [3:0] zext_ln54_169_fu_3584_p1;
wire   [3:0] zext_ln54_166_fu_3581_p1;
wire   [3:0] add_ln54_169_fu_3587_p2;
wire   [4:0] zext_ln54_170_fu_3593_p1;
wire   [4:0] zext_ln54_163_fu_3577_p1;
wire   [4:0] add_ln54_170_fu_3597_p2;
wire   [3:0] zext_ln54_177_fu_3610_p1;
wire   [3:0] zext_ln54_174_fu_3607_p1;
wire   [3:0] add_ln54_177_fu_3613_p2;
wire   [3:0] zext_ln54_184_fu_3626_p1;
wire   [3:0] zext_ln54_181_fu_3623_p1;
wire   [3:0] add_ln54_184_fu_3629_p2;
wire   [4:0] zext_ln54_185_fu_3635_p1;
wire   [4:0] zext_ln54_178_fu_3619_p1;
wire   [4:0] add_ln54_185_fu_3639_p2;
wire   [5:0] zext_ln54_186_fu_3645_p1;
wire   [5:0] zext_ln54_171_fu_3603_p1;
wire   [5:0] add_ln54_186_fu_3649_p2;
wire   [6:0] zext_ln54_187_fu_3655_p1;
wire   [6:0] zext_ln54_156_fu_3561_p1;
wire   [7:0] zext_ln54_188_fu_3675_p1;
wire   [7:0] zext_ln54_125_fu_3672_p1;
wire   [7:0] cnt_2_fu_3678_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 x_1_fu_302 = 7'd0;
#0 ap_done_reg = 1'b0;
end

feedforward_stream_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln49_fu_1134_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_1_fu_302 <= add_ln49_fu_1140_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_1_fu_302 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln54_102_reg_3762 <= add_ln54_102_fu_2720_p2;
        add_ln54_105_reg_3767 <= add_ln54_105_fu_2746_p2;
        add_ln54_110_reg_3772 <= add_ln54_110_fu_2772_p2;
        add_ln54_113_reg_3777 <= add_ln54_113_fu_2798_p2;
        add_ln54_117_reg_3782 <= add_ln54_117_fu_2824_p2;
        add_ln54_120_reg_3787 <= add_ln54_120_fu_2850_p2;
        add_ln54_124_reg_3872 <= add_ln54_124_fu_3465_p2;
        add_ln54_127_reg_3792 <= add_ln54_127_fu_2876_p2;
        add_ln54_130_reg_3797 <= add_ln54_130_fu_2902_p2;
        add_ln54_134_reg_3802 <= add_ln54_134_fu_2928_p2;
        add_ln54_137_reg_3807 <= add_ln54_137_fu_2954_p2;
        add_ln54_142_reg_3812 <= add_ln54_142_fu_2980_p2;
        add_ln54_145_reg_3817 <= add_ln54_145_fu_3006_p2;
        add_ln54_149_reg_3822 <= add_ln54_149_fu_3032_p2;
        add_ln54_152_reg_3827 <= add_ln54_152_fu_3058_p2;
        add_ln54_158_reg_3832 <= add_ln54_158_fu_3084_p2;
        add_ln54_161_reg_3837 <= add_ln54_161_fu_3110_p2;
        add_ln54_165_reg_3842 <= add_ln54_165_fu_3136_p2;
        add_ln54_168_reg_3847 <= add_ln54_168_fu_3162_p2;
        add_ln54_173_reg_3852 <= add_ln54_173_fu_3188_p2;
        add_ln54_176_reg_3857 <= add_ln54_176_fu_3214_p2;
        add_ln54_180_reg_3862 <= add_ln54_180_fu_3240_p2;
        add_ln54_183_reg_3867 <= add_ln54_183_fu_3266_p2;
        add_ln54_187_reg_3877 <= add_ln54_187_fu_3659_p2;
        add_ln54_64_reg_3712 <= add_ln54_64_fu_2460_p2;
        add_ln54_67_reg_3717 <= add_ln54_67_fu_2486_p2;
        add_ln54_71_reg_3722 <= add_ln54_71_fu_2512_p2;
        add_ln54_74_reg_3727 <= add_ln54_74_fu_2538_p2;
        add_ln54_79_reg_3732 <= add_ln54_79_fu_2564_p2;
        add_ln54_82_reg_3737 <= add_ln54_82_fu_2590_p2;
        add_ln54_86_reg_3742 <= add_ln54_86_fu_2616_p2;
        add_ln54_89_reg_3747 <= add_ln54_89_fu_2642_p2;
        add_ln54_95_reg_3752 <= add_ln54_95_fu_2668_p2;
        add_ln54_98_reg_3757 <= add_ln54_98_fu_2694_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        lshr_ln49_1_reg_3707 <= {{ap_sig_allocacmp_x[5:2]}};
        lshr_ln49_1_reg_3707_pp0_iter1_reg <= lshr_ln49_1_reg_3707;
        trunc_ln49_reg_3703 <= trunc_ln49_fu_1146_p1;
        trunc_ln49_reg_3703_pp0_iter1_reg <= trunc_ln49_reg_3703;
    end
end

always @ (*) begin
    if (((icmp_ln49_fu_1134_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x = 7'd0;
    end else begin
        ap_sig_allocacmp_x = x_1_fu_302;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_activations_1_ce0_local = 1'b1;
    end else begin
        layer2_activations_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln49_reg_3703_pp0_iter1_reg == 2'd1))) begin
        layer2_activations_1_we0_local = 1'b1;
    end else begin
        layer2_activations_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_activations_2_ce0_local = 1'b1;
    end else begin
        layer2_activations_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln49_reg_3703_pp0_iter1_reg == 2'd2))) begin
        layer2_activations_2_we0_local = 1'b1;
    end else begin
        layer2_activations_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_activations_3_ce0_local = 1'b1;
    end else begin
        layer2_activations_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln49_reg_3703_pp0_iter1_reg == 2'd3))) begin
        layer2_activations_3_we0_local = 1'b1;
    end else begin
        layer2_activations_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_activations_ce0_local = 1'b1;
    end else begin
        layer2_activations_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln49_reg_3703_pp0_iter1_reg == 2'd0))) begin
        layer2_activations_we0_local = 1'b1;
    end else begin
        layer2_activations_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln49_fu_1140_p2 = (ap_sig_allocacmp_x + 7'd1);

assign add_ln54_100_fu_2700_p2 = (zext_ln22_91_fu_1476_p1 + zext_ln22_fu_1176_p1);

assign add_ln54_101_fu_2710_p2 = (zext_ln22_186_fu_2426_p1 + zext_ln54_fu_2436_p1);

assign add_ln54_102_fu_2720_p2 = (zext_ln54_102_fu_2716_p1 + zext_ln54_101_fu_2706_p1);

assign add_ln54_103_fu_2726_p2 = (zext_ln22_73_fu_1296_p1 + zext_ln22_185_fu_2416_p1);

assign add_ln54_104_fu_2736_p2 = (zext_ln22_148_fu_2046_p1 + zext_ln22_184_fu_2406_p1);

assign add_ln54_105_fu_2746_p2 = (zext_ln54_105_fu_2742_p1 + zext_ln54_104_fu_2732_p1);

assign add_ln54_106_fu_3393_p2 = (zext_ln54_106_fu_3390_p1 + zext_ln54_103_fu_3387_p1);

assign add_ln54_107_fu_3403_p2 = (zext_ln54_107_fu_3399_p1 + zext_ln54_100_fu_3383_p1);

assign add_ln54_108_fu_2752_p2 = (zext_ln22_125_fu_1816_p1 + zext_ln22_90_fu_1466_p1);

assign add_ln54_109_fu_2762_p2 = (zext_ln22_124_fu_1806_p1 + zext_ln22_166_fu_2226_p1);

assign add_ln54_110_fu_2772_p2 = (zext_ln54_110_fu_2768_p1 + zext_ln54_109_fu_2758_p1);

assign add_ln54_111_fu_2778_p2 = (zext_ln22_126_fu_1826_p1 + zext_ln22_150_fu_2066_p1);

assign add_ln54_112_fu_2788_p2 = (zext_ln22_137_fu_1936_p1 + zext_ln22_121_fu_1776_p1);

assign add_ln54_113_fu_2798_p2 = (zext_ln54_113_fu_2794_p1 + zext_ln54_112_fu_2784_p1);

assign add_ln54_114_fu_3419_p2 = (zext_ln54_114_fu_3416_p1 + zext_ln54_111_fu_3413_p1);

assign add_ln54_115_fu_2804_p2 = (zext_ln22_96_fu_1526_p1 + zext_ln22_113_fu_1696_p1);

assign add_ln54_116_fu_2814_p2 = (zext_ln22_140_fu_1966_p1 + zext_ln22_128_fu_1846_p1);

assign add_ln54_117_fu_2824_p2 = (zext_ln54_117_fu_2820_p1 + zext_ln54_116_fu_2810_p1);

assign add_ln54_118_fu_2830_p2 = (zext_ln22_152_fu_2086_p1 + zext_ln22_161_fu_2176_p1);

assign add_ln54_119_fu_2840_p2 = (zext_ln22_84_fu_1406_p1 + zext_ln22_120_fu_1766_p1);

assign add_ln54_120_fu_2850_p2 = (zext_ln54_120_fu_2846_p1 + zext_ln54_119_fu_2836_p1);

assign add_ln54_121_fu_3435_p2 = (zext_ln54_121_fu_3432_p1 + zext_ln54_118_fu_3429_p1);

assign add_ln54_122_fu_3445_p2 = (zext_ln54_122_fu_3441_p1 + zext_ln54_115_fu_3425_p1);

assign add_ln54_123_fu_3455_p2 = (zext_ln54_123_fu_3451_p1 + zext_ln54_108_fu_3409_p1);

assign add_ln54_124_fu_3465_p2 = (zext_ln54_124_fu_3461_p1 + zext_ln54_93_fu_3367_p1);

assign add_ln54_125_fu_2856_p2 = (zext_ln22_146_fu_2026_p1 + zext_ln22_114_fu_1706_p1);

assign add_ln54_126_fu_2866_p2 = (zext_ln51_fu_1166_p1 + zext_ln22_99_fu_1556_p1);

assign add_ln54_127_fu_2876_p2 = (zext_ln54_127_fu_2872_p1 + zext_ln54_126_fu_2862_p1);

assign add_ln54_128_fu_2882_p2 = (zext_ln22_144_fu_2006_p1 + zext_ln22_162_fu_2186_p1);

assign add_ln54_129_fu_2892_p2 = (zext_ln22_172_fu_2286_p1 + zext_ln22_183_fu_2396_p1);

assign add_ln54_130_fu_2902_p2 = (zext_ln54_130_fu_2898_p1 + zext_ln54_129_fu_2888_p1);

assign add_ln54_131_fu_3477_p2 = (zext_ln54_131_fu_3474_p1 + zext_ln54_128_fu_3471_p1);

assign add_ln54_132_fu_2908_p2 = (zext_ln22_95_fu_1516_p1 + zext_ln22_82_fu_1386_p1);

assign add_ln54_133_fu_2918_p2 = (zext_ln22_65_fu_1216_p1 + zext_ln22_133_fu_1896_p1);

assign add_ln54_134_fu_2928_p2 = (zext_ln54_134_fu_2924_p1 + zext_ln54_133_fu_2914_p1);

assign add_ln54_135_fu_2934_p2 = (zext_ln22_89_fu_1456_p1 + zext_ln22_142_fu_1986_p1);

assign add_ln54_136_fu_2944_p2 = (zext_ln22_182_fu_2386_p1 + zext_ln22_69_fu_1256_p1);

assign add_ln54_137_fu_2954_p2 = (zext_ln54_137_fu_2950_p1 + zext_ln54_136_fu_2940_p1);

assign add_ln54_138_fu_3493_p2 = (zext_ln54_138_fu_3490_p1 + zext_ln54_135_fu_3487_p1);

assign add_ln54_139_fu_3503_p2 = (zext_ln54_139_fu_3499_p1 + zext_ln54_132_fu_3483_p1);

assign add_ln54_140_fu_2960_p2 = (zext_ln22_181_fu_2376_p1 + zext_ln22_158_fu_2146_p1);

assign add_ln54_141_fu_2970_p2 = (zext_ln22_123_fu_1796_p1 + zext_ln22_171_fu_2276_p1);

assign add_ln54_142_fu_2980_p2 = (zext_ln54_142_fu_2976_p1 + zext_ln54_141_fu_2966_p1);

assign add_ln54_143_fu_2986_p2 = (zext_ln22_155_fu_2116_p1 + zext_ln22_180_fu_2366_p1);

assign add_ln54_144_fu_2996_p2 = (zext_ln22_122_fu_1786_p1 + zext_ln22_104_fu_1606_p1);

assign add_ln54_145_fu_3006_p2 = (zext_ln54_145_fu_3002_p1 + zext_ln54_144_fu_2992_p1);

assign add_ln54_146_fu_3519_p2 = (zext_ln54_146_fu_3516_p1 + zext_ln54_143_fu_3513_p1);

assign add_ln54_147_fu_3012_p2 = (zext_ln22_127_fu_1836_p1 + zext_ln22_102_fu_1586_p1);

assign add_ln54_148_fu_3022_p2 = (zext_ln22_80_fu_1366_p1 + zext_ln22_165_fu_2216_p1);

assign add_ln54_149_fu_3032_p2 = (zext_ln54_149_fu_3028_p1 + zext_ln54_148_fu_3018_p1);

assign add_ln54_150_fu_3038_p2 = (zext_ln22_179_fu_2356_p1 + zext_ln22_170_fu_2266_p1);

assign add_ln54_151_fu_3048_p2 = (zext_ln22_109_fu_1656_p1 + zext_ln22_134_fu_1906_p1);

assign add_ln54_152_fu_3058_p2 = (zext_ln54_152_fu_3054_p1 + zext_ln54_151_fu_3044_p1);

assign add_ln54_153_fu_3535_p2 = (zext_ln54_153_fu_3532_p1 + zext_ln54_150_fu_3529_p1);

assign add_ln54_154_fu_3545_p2 = (zext_ln54_154_fu_3541_p1 + zext_ln54_147_fu_3525_p1);

assign add_ln54_155_fu_3555_p2 = (zext_ln54_155_fu_3551_p1 + zext_ln54_140_fu_3509_p1);

assign add_ln54_156_fu_3064_p2 = (zext_ln22_88_fu_1446_p1 + zext_ln22_119_fu_1756_p1);

assign add_ln54_157_fu_3074_p2 = (zext_ln22_178_fu_2346_p1 + zext_ln22_106_fu_1626_p1);

assign add_ln54_158_fu_3084_p2 = (zext_ln54_158_fu_3080_p1 + zext_ln54_157_fu_3070_p1);

assign add_ln54_159_fu_3090_p2 = (zext_ln22_68_fu_1246_p1 + zext_ln22_70_fu_1266_p1);

assign add_ln54_160_fu_3100_p2 = (zext_ln22_129_fu_1856_p1 + zext_ln22_100_fu_1566_p1);

assign add_ln54_161_fu_3110_p2 = (zext_ln54_161_fu_3106_p1 + zext_ln54_160_fu_3096_p1);

assign add_ln54_162_fu_3571_p2 = (zext_ln54_162_fu_3568_p1 + zext_ln54_159_fu_3565_p1);

assign add_ln54_163_fu_3116_p2 = (zext_ln22_67_fu_1236_p1 + zext_ln22_87_fu_1436_p1);

assign add_ln54_164_fu_3126_p2 = (zext_ln22_177_fu_2336_p1 + zext_ln22_97_fu_1536_p1);

assign add_ln54_165_fu_3136_p2 = (zext_ln54_165_fu_3132_p1 + zext_ln54_164_fu_3122_p1);

assign add_ln54_166_fu_3142_p2 = (zext_ln22_147_fu_2036_p1 + zext_ln22_130_fu_1866_p1);

assign add_ln54_167_fu_3152_p2 = (zext_ln22_64_fu_1206_p1 + zext_ln22_169_fu_2256_p1);

assign add_ln54_168_fu_3162_p2 = (zext_ln54_168_fu_3158_p1 + zext_ln54_167_fu_3148_p1);

assign add_ln54_169_fu_3587_p2 = (zext_ln54_169_fu_3584_p1 + zext_ln54_166_fu_3581_p1);

assign add_ln54_170_fu_3597_p2 = (zext_ln54_170_fu_3593_p1 + zext_ln54_163_fu_3577_p1);

assign add_ln54_171_fu_3168_p2 = (zext_ln22_154_fu_2106_p1 + zext_ln22_138_fu_1946_p1);

assign add_ln54_172_fu_3178_p2 = (zext_ln22_143_fu_1996_p1 + zext_ln22_108_fu_1646_p1);

assign add_ln54_173_fu_3188_p2 = (zext_ln54_173_fu_3184_p1 + zext_ln54_172_fu_3174_p1);

assign add_ln54_174_fu_3194_p2 = (zext_ln22_86_fu_1426_p1 + zext_ln22_175_fu_2316_p1);

assign add_ln54_175_fu_3204_p2 = (zext_ln22_76_fu_1326_p1 + zext_ln22_141_fu_1976_p1);

assign add_ln54_176_fu_3214_p2 = (zext_ln54_176_fu_3210_p1 + zext_ln54_175_fu_3200_p1);

assign add_ln54_177_fu_3613_p2 = (zext_ln54_177_fu_3610_p1 + zext_ln54_174_fu_3607_p1);

assign add_ln54_178_fu_3220_p2 = (zext_ln22_78_fu_1346_p1 + zext_ln22_168_fu_2246_p1);

assign add_ln54_179_fu_3230_p2 = (zext_ln22_131_fu_1876_p1 + zext_ln22_98_fu_1546_p1);

assign add_ln54_180_fu_3240_p2 = (zext_ln54_180_fu_3236_p1 + zext_ln54_179_fu_3226_p1);

assign add_ln54_181_fu_3246_p2 = (zext_ln22_111_fu_1676_p1 + zext_ln22_71_fu_1276_p1);

assign add_ln54_182_fu_3256_p2 = (zext_ln22_103_fu_1596_p1 + zext_ln22_110_fu_1666_p1);

assign add_ln54_183_fu_3266_p2 = (zext_ln54_183_fu_3262_p1 + zext_ln54_182_fu_3252_p1);

assign add_ln54_184_fu_3629_p2 = (zext_ln54_184_fu_3626_p1 + zext_ln54_181_fu_3623_p1);

assign add_ln54_185_fu_3639_p2 = (zext_ln54_185_fu_3635_p1 + zext_ln54_178_fu_3619_p1);

assign add_ln54_186_fu_3649_p2 = (zext_ln54_186_fu_3645_p1 + zext_ln54_171_fu_3603_p1);

assign add_ln54_187_fu_3659_p2 = (zext_ln54_187_fu_3655_p1 + zext_ln54_156_fu_3561_p1);

assign add_ln54_63_fu_2450_p2 = (zext_ln22_153_fu_2096_p1 + zext_ln22_167_fu_2236_p1);

assign add_ln54_64_fu_2460_p2 = (zext_ln54_64_fu_2456_p1 + zext_ln54_63_fu_2446_p1);

assign add_ln54_65_fu_2466_p2 = (zext_ln22_132_fu_1886_p1 + zext_ln22_63_fu_1196_p1);

assign add_ln54_66_fu_2476_p2 = (zext_ln22_173_fu_2296_p1 + zext_ln22_136_fu_1926_p1);

assign add_ln54_67_fu_2486_p2 = (zext_ln54_67_fu_2482_p1 + zext_ln54_66_fu_2472_p1);

assign add_ln54_68_fu_3283_p2 = (zext_ln54_68_fu_3280_p1 + zext_ln54_65_fu_3277_p1);

assign add_ln54_69_fu_2492_p2 = (zext_ln22_116_fu_1726_p1 + zext_ln22_151_fu_2076_p1);

assign add_ln54_70_fu_2502_p2 = (zext_ln22_74_fu_1306_p1 + zext_ln22_105_fu_1616_p1);

assign add_ln54_71_fu_2512_p2 = (zext_ln54_71_fu_2508_p1 + zext_ln54_70_fu_2498_p1);

assign add_ln54_72_fu_2518_p2 = (zext_ln22_163_fu_2196_p1 + zext_ln22_101_fu_1576_p1);

assign add_ln54_73_fu_2528_p2 = (zext_ln22_62_fu_1186_p1 + zext_ln22_79_fu_1356_p1);

assign add_ln54_74_fu_2538_p2 = (zext_ln54_74_fu_2534_p1 + zext_ln54_73_fu_2524_p1);

assign add_ln54_75_fu_3299_p2 = (zext_ln54_75_fu_3296_p1 + zext_ln54_72_fu_3293_p1);

assign add_ln54_76_fu_3309_p2 = (zext_ln54_76_fu_3305_p1 + zext_ln54_69_fu_3289_p1);

assign add_ln54_77_fu_2544_p2 = (zext_ln22_118_fu_1746_p1 + zext_ln22_72_fu_1286_p1);

assign add_ln54_78_fu_2554_p2 = (zext_ln22_112_fu_1686_p1 + zext_ln22_145_fu_2016_p1);

assign add_ln54_79_fu_2564_p2 = (zext_ln54_79_fu_2560_p1 + zext_ln54_78_fu_2550_p1);

assign add_ln54_80_fu_2570_p2 = (zext_ln22_176_fu_2326_p1 + zext_ln22_157_fu_2136_p1);

assign add_ln54_81_fu_2580_p2 = (zext_ln22_164_fu_2206_p1 + zext_ln22_66_fu_1226_p1);

assign add_ln54_82_fu_2590_p2 = (zext_ln54_82_fu_2586_p1 + zext_ln54_81_fu_2576_p1);

assign add_ln54_83_fu_3325_p2 = (zext_ln54_83_fu_3322_p1 + zext_ln54_80_fu_3319_p1);

assign add_ln54_84_fu_2596_p2 = (zext_ln22_77_fu_1336_p1 + zext_ln22_149_fu_2056_p1);

assign add_ln54_85_fu_2606_p2 = (zext_ln22_81_fu_1376_p1 + zext_ln22_160_fu_2166_p1);

assign add_ln54_86_fu_2616_p2 = (zext_ln54_86_fu_2612_p1 + zext_ln54_85_fu_2602_p1);

assign add_ln54_87_fu_2622_p2 = (zext_ln22_135_fu_1916_p1 + zext_ln22_117_fu_1736_p1);

assign add_ln54_88_fu_2632_p2 = (zext_ln22_75_fu_1316_p1 + zext_ln22_83_fu_1396_p1);

assign add_ln54_89_fu_2642_p2 = (zext_ln54_89_fu_2638_p1 + zext_ln54_88_fu_2628_p1);

assign add_ln54_90_fu_3341_p2 = (zext_ln54_90_fu_3338_p1 + zext_ln54_87_fu_3335_p1);

assign add_ln54_91_fu_3351_p2 = (zext_ln54_91_fu_3347_p1 + zext_ln54_84_fu_3331_p1);

assign add_ln54_92_fu_3361_p2 = (zext_ln54_92_fu_3357_p1 + zext_ln54_77_fu_3315_p1);

assign add_ln54_93_fu_2648_p2 = (zext_ln22_115_fu_1716_p1 + zext_ln22_174_fu_2306_p1);

assign add_ln54_94_fu_2658_p2 = (zext_ln22_156_fu_2126_p1 + zext_ln22_85_fu_1416_p1);

assign add_ln54_95_fu_2668_p2 = (zext_ln54_95_fu_2664_p1 + zext_ln54_94_fu_2654_p1);

assign add_ln54_96_fu_2674_p2 = (zext_ln22_93_fu_1496_p1 + zext_ln22_159_fu_2156_p1);

assign add_ln54_97_fu_2684_p2 = (zext_ln22_92_fu_1486_p1 + zext_ln22_107_fu_1636_p1);

assign add_ln54_98_fu_2694_p2 = (zext_ln54_98_fu_2690_p1 + zext_ln54_97_fu_2680_p1);

assign add_ln54_99_fu_3377_p2 = (zext_ln54_99_fu_3374_p1 + zext_ln54_96_fu_3371_p1);

assign add_ln54_fu_2440_p2 = (zext_ln22_139_fu_1956_p1 + zext_ln22_94_fu_1506_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign cnt_2_fu_3678_p2 = (zext_ln54_188_fu_3675_p1 + zext_ln54_125_fu_3672_p1);

assign cnt_fu_1160_p2 = ((layer1_quant_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_100_fu_1550_p2 = ((layer1_quant_39_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_101_fu_1560_p2 = ((layer1_quant_40_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_102_fu_1570_p2 = ((layer1_quant_41_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_103_fu_1580_p2 = ((layer1_quant_42_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_104_fu_1590_p2 = ((layer1_quant_43_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_105_fu_1600_p2 = ((layer1_quant_44_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_106_fu_1610_p2 = ((layer1_quant_45_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_107_fu_1620_p2 = ((layer1_quant_46_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_108_fu_1630_p2 = ((layer1_quant_47_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_109_fu_1640_p2 = ((layer1_quant_48_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_110_fu_1650_p2 = ((layer1_quant_49_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_111_fu_1660_p2 = ((layer1_quant_50_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_112_fu_1670_p2 = ((layer1_quant_51_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_113_fu_1680_p2 = ((layer1_quant_52_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_114_fu_1690_p2 = ((layer1_quant_53_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_115_fu_1700_p2 = ((layer1_quant_54_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_116_fu_1710_p2 = ((layer1_quant_55_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_117_fu_1720_p2 = ((layer1_quant_56_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_118_fu_1730_p2 = ((layer1_quant_57_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_119_fu_1740_p2 = ((layer1_quant_58_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_120_fu_1750_p2 = ((layer1_quant_59_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_121_fu_1760_p2 = ((layer1_quant_60_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_122_fu_1770_p2 = ((layer1_quant_61_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_123_fu_1780_p2 = ((layer1_quant_62_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_124_fu_1790_p2 = ((layer1_quant_63_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_125_fu_1800_p2 = ((layer1_quant_64_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_126_fu_1810_p2 = ((layer1_quant_65_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_127_fu_1820_p2 = ((layer1_quant_66_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_128_fu_1830_p2 = ((layer1_quant_67_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_129_fu_1840_p2 = ((layer1_quant_68_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_130_fu_1850_p2 = ((layer1_quant_69_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_131_fu_1860_p2 = ((layer1_quant_70_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_132_fu_1870_p2 = ((layer1_quant_71_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_133_fu_1880_p2 = ((layer1_quant_72_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_134_fu_1890_p2 = ((layer1_quant_73_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_135_fu_1900_p2 = ((layer1_quant_74_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_136_fu_1910_p2 = ((layer1_quant_75_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_137_fu_1920_p2 = ((layer1_quant_76_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_138_fu_1930_p2 = ((layer1_quant_77_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_139_fu_1940_p2 = ((layer1_quant_78_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_140_fu_1950_p2 = ((layer1_quant_79_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_141_fu_1960_p2 = ((layer1_quant_80_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_142_fu_1970_p2 = ((layer1_quant_81_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_143_fu_1980_p2 = ((layer1_quant_82_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_144_fu_1990_p2 = ((layer1_quant_83_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_145_fu_2000_p2 = ((layer1_quant_84_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_146_fu_2010_p2 = ((layer1_quant_85_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_147_fu_2020_p2 = ((layer1_quant_86_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_148_fu_2030_p2 = ((layer1_quant_87_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_149_fu_2040_p2 = ((layer1_quant_88_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_150_fu_2050_p2 = ((layer1_quant_89_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_151_fu_2060_p2 = ((layer1_quant_90_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_152_fu_2070_p2 = ((layer1_quant_91_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_153_fu_2080_p2 = ((layer1_quant_92_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_154_fu_2090_p2 = ((layer1_quant_93_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_155_fu_2100_p2 = ((layer1_quant_94_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_156_fu_2110_p2 = ((layer1_quant_95_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_157_fu_2120_p2 = ((layer1_quant_96_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_158_fu_2130_p2 = ((layer1_quant_97_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_159_fu_2140_p2 = ((layer1_quant_98_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_160_fu_2150_p2 = ((layer1_quant_99_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_161_fu_2160_p2 = ((layer1_quant_100_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_162_fu_2170_p2 = ((layer1_quant_101_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_163_fu_2180_p2 = ((layer1_quant_102_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_164_fu_2190_p2 = ((layer1_quant_103_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_165_fu_2200_p2 = ((layer1_quant_104_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_166_fu_2210_p2 = ((layer1_quant_105_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_167_fu_2220_p2 = ((layer1_quant_106_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_168_fu_2230_p2 = ((layer1_quant_107_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_169_fu_2240_p2 = ((layer1_quant_108_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_170_fu_2250_p2 = ((layer1_quant_109_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_171_fu_2260_p2 = ((layer1_quant_110_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_172_fu_2270_p2 = ((layer1_quant_111_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_173_fu_2280_p2 = ((layer1_quant_112_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_174_fu_2290_p2 = ((layer1_quant_113_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_175_fu_2300_p2 = ((layer1_quant_114_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_176_fu_2310_p2 = ((layer1_quant_115_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_177_fu_2320_p2 = ((layer1_quant_116_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_178_fu_2330_p2 = ((layer1_quant_117_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_179_fu_2340_p2 = ((layer1_quant_118_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_180_fu_2350_p2 = ((layer1_quant_119_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_181_fu_2360_p2 = ((layer1_quant_120_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_182_fu_2370_p2 = ((layer1_quant_121_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_183_fu_2380_p2 = ((layer1_quant_122_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_184_fu_2390_p2 = ((layer1_quant_123_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_185_fu_2400_p2 = ((layer1_quant_124_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_186_fu_2410_p2 = ((layer1_quant_125_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_187_fu_2420_p2 = ((layer1_quant_126_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_188_fu_2430_p2 = ((layer1_quant_127_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_63_fu_1180_p2 = ((layer1_quant_2_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_64_fu_1190_p2 = ((layer1_quant_3_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_65_fu_1200_p2 = ((layer1_quant_4_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_66_fu_1210_p2 = ((layer1_quant_5_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_67_fu_1220_p2 = ((layer1_quant_6_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_68_fu_1230_p2 = ((layer1_quant_7_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_69_fu_1240_p2 = ((layer1_quant_8_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_70_fu_1250_p2 = ((layer1_quant_9_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_71_fu_1260_p2 = ((layer1_quant_10_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_72_fu_1270_p2 = ((layer1_quant_11_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_73_fu_1280_p2 = ((layer1_quant_12_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_74_fu_1290_p2 = ((layer1_quant_13_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_75_fu_1300_p2 = ((layer1_quant_14_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_76_fu_1310_p2 = ((layer1_quant_15_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_77_fu_1320_p2 = ((layer1_quant_16_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_78_fu_1330_p2 = ((layer1_quant_17_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_79_fu_1340_p2 = ((layer1_quant_18_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_80_fu_1350_p2 = ((layer1_quant_19_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_81_fu_1360_p2 = ((layer1_quant_20_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_82_fu_1370_p2 = ((layer1_quant_21_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_83_fu_1380_p2 = ((layer1_quant_22_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_84_fu_1390_p2 = ((layer1_quant_23_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_85_fu_1400_p2 = ((layer1_quant_24_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_86_fu_1410_p2 = ((layer1_quant_25_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_87_fu_1420_p2 = ((layer1_quant_26_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_88_fu_1430_p2 = ((layer1_quant_27_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_89_fu_1440_p2 = ((layer1_quant_28_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_90_fu_1450_p2 = ((layer1_quant_29_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_91_fu_1460_p2 = ((layer1_quant_30_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_92_fu_1470_p2 = ((layer1_quant_31_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_93_fu_1480_p2 = ((layer1_quant_32_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_94_fu_1490_p2 = ((layer1_quant_33_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_95_fu_1500_p2 = ((layer1_quant_34_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_96_fu_1510_p2 = ((layer1_quant_35_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_97_fu_1520_p2 = ((layer1_quant_36_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_98_fu_1530_p2 = ((layer1_quant_37_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_99_fu_1540_p2 = ((layer1_quant_38_reload == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1170_p2 = ((layer1_quant_1_reload == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_1134_p2 = ((ap_sig_allocacmp_x == 7'd64) ? 1'b1 : 1'b0);

assign layer2_activations_1_address0 = zext_ln49_fu_3665_p1;

assign layer2_activations_1_ce0 = layer2_activations_1_ce0_local;

assign layer2_activations_1_d0 = zext_ln51_2_fu_3684_p1;

assign layer2_activations_1_we0 = layer2_activations_1_we0_local;

assign layer2_activations_2_address0 = zext_ln49_fu_3665_p1;

assign layer2_activations_2_ce0 = layer2_activations_2_ce0_local;

assign layer2_activations_2_d0 = zext_ln51_2_fu_3684_p1;

assign layer2_activations_2_we0 = layer2_activations_2_we0_local;

assign layer2_activations_3_address0 = zext_ln49_fu_3665_p1;

assign layer2_activations_3_ce0 = layer2_activations_3_ce0_local;

assign layer2_activations_3_d0 = zext_ln51_2_fu_3684_p1;

assign layer2_activations_3_we0 = layer2_activations_3_we0_local;

assign layer2_activations_address0 = zext_ln49_fu_3665_p1;

assign layer2_activations_ce0 = layer2_activations_ce0_local;

assign layer2_activations_d0 = zext_ln51_2_fu_3684_p1;

assign layer2_activations_we0 = layer2_activations_we0_local;

assign trunc_ln49_fu_1146_p1 = ap_sig_allocacmp_x[1:0];

assign zext_ln22_100_fu_1566_p1 = icmp_ln23_101_fu_1560_p2;

assign zext_ln22_101_fu_1576_p1 = icmp_ln23_102_fu_1570_p2;

assign zext_ln22_102_fu_1586_p1 = icmp_ln23_103_fu_1580_p2;

assign zext_ln22_103_fu_1596_p1 = icmp_ln23_104_fu_1590_p2;

assign zext_ln22_104_fu_1606_p1 = icmp_ln23_105_fu_1600_p2;

assign zext_ln22_105_fu_1616_p1 = icmp_ln23_106_fu_1610_p2;

assign zext_ln22_106_fu_1626_p1 = icmp_ln23_107_fu_1620_p2;

assign zext_ln22_107_fu_1636_p1 = icmp_ln23_108_fu_1630_p2;

assign zext_ln22_108_fu_1646_p1 = icmp_ln23_109_fu_1640_p2;

assign zext_ln22_109_fu_1656_p1 = icmp_ln23_110_fu_1650_p2;

assign zext_ln22_110_fu_1666_p1 = icmp_ln23_111_fu_1660_p2;

assign zext_ln22_111_fu_1676_p1 = icmp_ln23_112_fu_1670_p2;

assign zext_ln22_112_fu_1686_p1 = icmp_ln23_113_fu_1680_p2;

assign zext_ln22_113_fu_1696_p1 = icmp_ln23_114_fu_1690_p2;

assign zext_ln22_114_fu_1706_p1 = icmp_ln23_115_fu_1700_p2;

assign zext_ln22_115_fu_1716_p1 = icmp_ln23_116_fu_1710_p2;

assign zext_ln22_116_fu_1726_p1 = icmp_ln23_117_fu_1720_p2;

assign zext_ln22_117_fu_1736_p1 = icmp_ln23_118_fu_1730_p2;

assign zext_ln22_118_fu_1746_p1 = icmp_ln23_119_fu_1740_p2;

assign zext_ln22_119_fu_1756_p1 = icmp_ln23_120_fu_1750_p2;

assign zext_ln22_120_fu_1766_p1 = icmp_ln23_121_fu_1760_p2;

assign zext_ln22_121_fu_1776_p1 = icmp_ln23_122_fu_1770_p2;

assign zext_ln22_122_fu_1786_p1 = icmp_ln23_123_fu_1780_p2;

assign zext_ln22_123_fu_1796_p1 = icmp_ln23_124_fu_1790_p2;

assign zext_ln22_124_fu_1806_p1 = icmp_ln23_125_fu_1800_p2;

assign zext_ln22_125_fu_1816_p1 = icmp_ln23_126_fu_1810_p2;

assign zext_ln22_126_fu_1826_p1 = icmp_ln23_127_fu_1820_p2;

assign zext_ln22_127_fu_1836_p1 = icmp_ln23_128_fu_1830_p2;

assign zext_ln22_128_fu_1846_p1 = icmp_ln23_129_fu_1840_p2;

assign zext_ln22_129_fu_1856_p1 = icmp_ln23_130_fu_1850_p2;

assign zext_ln22_130_fu_1866_p1 = icmp_ln23_131_fu_1860_p2;

assign zext_ln22_131_fu_1876_p1 = icmp_ln23_132_fu_1870_p2;

assign zext_ln22_132_fu_1886_p1 = icmp_ln23_133_fu_1880_p2;

assign zext_ln22_133_fu_1896_p1 = icmp_ln23_134_fu_1890_p2;

assign zext_ln22_134_fu_1906_p1 = icmp_ln23_135_fu_1900_p2;

assign zext_ln22_135_fu_1916_p1 = icmp_ln23_136_fu_1910_p2;

assign zext_ln22_136_fu_1926_p1 = icmp_ln23_137_fu_1920_p2;

assign zext_ln22_137_fu_1936_p1 = icmp_ln23_138_fu_1930_p2;

assign zext_ln22_138_fu_1946_p1 = icmp_ln23_139_fu_1940_p2;

assign zext_ln22_139_fu_1956_p1 = icmp_ln23_140_fu_1950_p2;

assign zext_ln22_140_fu_1966_p1 = icmp_ln23_141_fu_1960_p2;

assign zext_ln22_141_fu_1976_p1 = icmp_ln23_142_fu_1970_p2;

assign zext_ln22_142_fu_1986_p1 = icmp_ln23_143_fu_1980_p2;

assign zext_ln22_143_fu_1996_p1 = icmp_ln23_144_fu_1990_p2;

assign zext_ln22_144_fu_2006_p1 = icmp_ln23_145_fu_2000_p2;

assign zext_ln22_145_fu_2016_p1 = icmp_ln23_146_fu_2010_p2;

assign zext_ln22_146_fu_2026_p1 = icmp_ln23_147_fu_2020_p2;

assign zext_ln22_147_fu_2036_p1 = icmp_ln23_148_fu_2030_p2;

assign zext_ln22_148_fu_2046_p1 = icmp_ln23_149_fu_2040_p2;

assign zext_ln22_149_fu_2056_p1 = icmp_ln23_150_fu_2050_p2;

assign zext_ln22_150_fu_2066_p1 = icmp_ln23_151_fu_2060_p2;

assign zext_ln22_151_fu_2076_p1 = icmp_ln23_152_fu_2070_p2;

assign zext_ln22_152_fu_2086_p1 = icmp_ln23_153_fu_2080_p2;

assign zext_ln22_153_fu_2096_p1 = icmp_ln23_154_fu_2090_p2;

assign zext_ln22_154_fu_2106_p1 = icmp_ln23_155_fu_2100_p2;

assign zext_ln22_155_fu_2116_p1 = icmp_ln23_156_fu_2110_p2;

assign zext_ln22_156_fu_2126_p1 = icmp_ln23_157_fu_2120_p2;

assign zext_ln22_157_fu_2136_p1 = icmp_ln23_158_fu_2130_p2;

assign zext_ln22_158_fu_2146_p1 = icmp_ln23_159_fu_2140_p2;

assign zext_ln22_159_fu_2156_p1 = icmp_ln23_160_fu_2150_p2;

assign zext_ln22_160_fu_2166_p1 = icmp_ln23_161_fu_2160_p2;

assign zext_ln22_161_fu_2176_p1 = icmp_ln23_162_fu_2170_p2;

assign zext_ln22_162_fu_2186_p1 = icmp_ln23_163_fu_2180_p2;

assign zext_ln22_163_fu_2196_p1 = icmp_ln23_164_fu_2190_p2;

assign zext_ln22_164_fu_2206_p1 = icmp_ln23_165_fu_2200_p2;

assign zext_ln22_165_fu_2216_p1 = icmp_ln23_166_fu_2210_p2;

assign zext_ln22_166_fu_2226_p1 = icmp_ln23_167_fu_2220_p2;

assign zext_ln22_167_fu_2236_p1 = icmp_ln23_168_fu_2230_p2;

assign zext_ln22_168_fu_2246_p1 = icmp_ln23_169_fu_2240_p2;

assign zext_ln22_169_fu_2256_p1 = icmp_ln23_170_fu_2250_p2;

assign zext_ln22_170_fu_2266_p1 = icmp_ln23_171_fu_2260_p2;

assign zext_ln22_171_fu_2276_p1 = icmp_ln23_172_fu_2270_p2;

assign zext_ln22_172_fu_2286_p1 = icmp_ln23_173_fu_2280_p2;

assign zext_ln22_173_fu_2296_p1 = icmp_ln23_174_fu_2290_p2;

assign zext_ln22_174_fu_2306_p1 = icmp_ln23_175_fu_2300_p2;

assign zext_ln22_175_fu_2316_p1 = icmp_ln23_176_fu_2310_p2;

assign zext_ln22_176_fu_2326_p1 = icmp_ln23_177_fu_2320_p2;

assign zext_ln22_177_fu_2336_p1 = icmp_ln23_178_fu_2330_p2;

assign zext_ln22_178_fu_2346_p1 = icmp_ln23_179_fu_2340_p2;

assign zext_ln22_179_fu_2356_p1 = icmp_ln23_180_fu_2350_p2;

assign zext_ln22_180_fu_2366_p1 = icmp_ln23_181_fu_2360_p2;

assign zext_ln22_181_fu_2376_p1 = icmp_ln23_182_fu_2370_p2;

assign zext_ln22_182_fu_2386_p1 = icmp_ln23_183_fu_2380_p2;

assign zext_ln22_183_fu_2396_p1 = icmp_ln23_184_fu_2390_p2;

assign zext_ln22_184_fu_2406_p1 = icmp_ln23_185_fu_2400_p2;

assign zext_ln22_185_fu_2416_p1 = icmp_ln23_186_fu_2410_p2;

assign zext_ln22_186_fu_2426_p1 = icmp_ln23_187_fu_2420_p2;

assign zext_ln22_62_fu_1186_p1 = icmp_ln23_63_fu_1180_p2;

assign zext_ln22_63_fu_1196_p1 = icmp_ln23_64_fu_1190_p2;

assign zext_ln22_64_fu_1206_p1 = icmp_ln23_65_fu_1200_p2;

assign zext_ln22_65_fu_1216_p1 = icmp_ln23_66_fu_1210_p2;

assign zext_ln22_66_fu_1226_p1 = icmp_ln23_67_fu_1220_p2;

assign zext_ln22_67_fu_1236_p1 = icmp_ln23_68_fu_1230_p2;

assign zext_ln22_68_fu_1246_p1 = icmp_ln23_69_fu_1240_p2;

assign zext_ln22_69_fu_1256_p1 = icmp_ln23_70_fu_1250_p2;

assign zext_ln22_70_fu_1266_p1 = icmp_ln23_71_fu_1260_p2;

assign zext_ln22_71_fu_1276_p1 = icmp_ln23_72_fu_1270_p2;

assign zext_ln22_72_fu_1286_p1 = icmp_ln23_73_fu_1280_p2;

assign zext_ln22_73_fu_1296_p1 = icmp_ln23_74_fu_1290_p2;

assign zext_ln22_74_fu_1306_p1 = icmp_ln23_75_fu_1300_p2;

assign zext_ln22_75_fu_1316_p1 = icmp_ln23_76_fu_1310_p2;

assign zext_ln22_76_fu_1326_p1 = icmp_ln23_77_fu_1320_p2;

assign zext_ln22_77_fu_1336_p1 = icmp_ln23_78_fu_1330_p2;

assign zext_ln22_78_fu_1346_p1 = icmp_ln23_79_fu_1340_p2;

assign zext_ln22_79_fu_1356_p1 = icmp_ln23_80_fu_1350_p2;

assign zext_ln22_80_fu_1366_p1 = icmp_ln23_81_fu_1360_p2;

assign zext_ln22_81_fu_1376_p1 = icmp_ln23_82_fu_1370_p2;

assign zext_ln22_82_fu_1386_p1 = icmp_ln23_83_fu_1380_p2;

assign zext_ln22_83_fu_1396_p1 = icmp_ln23_84_fu_1390_p2;

assign zext_ln22_84_fu_1406_p1 = icmp_ln23_85_fu_1400_p2;

assign zext_ln22_85_fu_1416_p1 = icmp_ln23_86_fu_1410_p2;

assign zext_ln22_86_fu_1426_p1 = icmp_ln23_87_fu_1420_p2;

assign zext_ln22_87_fu_1436_p1 = icmp_ln23_88_fu_1430_p2;

assign zext_ln22_88_fu_1446_p1 = icmp_ln23_89_fu_1440_p2;

assign zext_ln22_89_fu_1456_p1 = icmp_ln23_90_fu_1450_p2;

assign zext_ln22_90_fu_1466_p1 = icmp_ln23_91_fu_1460_p2;

assign zext_ln22_91_fu_1476_p1 = icmp_ln23_92_fu_1470_p2;

assign zext_ln22_92_fu_1486_p1 = icmp_ln23_93_fu_1480_p2;

assign zext_ln22_93_fu_1496_p1 = icmp_ln23_94_fu_1490_p2;

assign zext_ln22_94_fu_1506_p1 = icmp_ln23_95_fu_1500_p2;

assign zext_ln22_95_fu_1516_p1 = icmp_ln23_96_fu_1510_p2;

assign zext_ln22_96_fu_1526_p1 = icmp_ln23_97_fu_1520_p2;

assign zext_ln22_97_fu_1536_p1 = icmp_ln23_98_fu_1530_p2;

assign zext_ln22_98_fu_1546_p1 = icmp_ln23_99_fu_1540_p2;

assign zext_ln22_99_fu_1556_p1 = icmp_ln23_100_fu_1550_p2;

assign zext_ln22_fu_1176_p1 = icmp_ln23_fu_1170_p2;

assign zext_ln49_fu_3665_p1 = lshr_ln49_1_reg_3707_pp0_iter1_reg;

assign zext_ln51_2_fu_3684_p1 = cnt_2_fu_3678_p2;

assign zext_ln51_fu_1166_p1 = cnt_fu_1160_p2;

assign zext_ln54_100_fu_3383_p1 = add_ln54_99_fu_3377_p2;

assign zext_ln54_101_fu_2706_p1 = add_ln54_100_fu_2700_p2;

assign zext_ln54_102_fu_2716_p1 = add_ln54_101_fu_2710_p2;

assign zext_ln54_103_fu_3387_p1 = add_ln54_102_reg_3762;

assign zext_ln54_104_fu_2732_p1 = add_ln54_103_fu_2726_p2;

assign zext_ln54_105_fu_2742_p1 = add_ln54_104_fu_2736_p2;

assign zext_ln54_106_fu_3390_p1 = add_ln54_105_reg_3767;

assign zext_ln54_107_fu_3399_p1 = add_ln54_106_fu_3393_p2;

assign zext_ln54_108_fu_3409_p1 = add_ln54_107_fu_3403_p2;

assign zext_ln54_109_fu_2758_p1 = add_ln54_108_fu_2752_p2;

assign zext_ln54_110_fu_2768_p1 = add_ln54_109_fu_2762_p2;

assign zext_ln54_111_fu_3413_p1 = add_ln54_110_reg_3772;

assign zext_ln54_112_fu_2784_p1 = add_ln54_111_fu_2778_p2;

assign zext_ln54_113_fu_2794_p1 = add_ln54_112_fu_2788_p2;

assign zext_ln54_114_fu_3416_p1 = add_ln54_113_reg_3777;

assign zext_ln54_115_fu_3425_p1 = add_ln54_114_fu_3419_p2;

assign zext_ln54_116_fu_2810_p1 = add_ln54_115_fu_2804_p2;

assign zext_ln54_117_fu_2820_p1 = add_ln54_116_fu_2814_p2;

assign zext_ln54_118_fu_3429_p1 = add_ln54_117_reg_3782;

assign zext_ln54_119_fu_2836_p1 = add_ln54_118_fu_2830_p2;

assign zext_ln54_120_fu_2846_p1 = add_ln54_119_fu_2840_p2;

assign zext_ln54_121_fu_3432_p1 = add_ln54_120_reg_3787;

assign zext_ln54_122_fu_3441_p1 = add_ln54_121_fu_3435_p2;

assign zext_ln54_123_fu_3451_p1 = add_ln54_122_fu_3445_p2;

assign zext_ln54_124_fu_3461_p1 = add_ln54_123_fu_3455_p2;

assign zext_ln54_125_fu_3672_p1 = add_ln54_124_reg_3872;

assign zext_ln54_126_fu_2862_p1 = add_ln54_125_fu_2856_p2;

assign zext_ln54_127_fu_2872_p1 = add_ln54_126_fu_2866_p2;

assign zext_ln54_128_fu_3471_p1 = add_ln54_127_reg_3792;

assign zext_ln54_129_fu_2888_p1 = add_ln54_128_fu_2882_p2;

assign zext_ln54_130_fu_2898_p1 = add_ln54_129_fu_2892_p2;

assign zext_ln54_131_fu_3474_p1 = add_ln54_130_reg_3797;

assign zext_ln54_132_fu_3483_p1 = add_ln54_131_fu_3477_p2;

assign zext_ln54_133_fu_2914_p1 = add_ln54_132_fu_2908_p2;

assign zext_ln54_134_fu_2924_p1 = add_ln54_133_fu_2918_p2;

assign zext_ln54_135_fu_3487_p1 = add_ln54_134_reg_3802;

assign zext_ln54_136_fu_2940_p1 = add_ln54_135_fu_2934_p2;

assign zext_ln54_137_fu_2950_p1 = add_ln54_136_fu_2944_p2;

assign zext_ln54_138_fu_3490_p1 = add_ln54_137_reg_3807;

assign zext_ln54_139_fu_3499_p1 = add_ln54_138_fu_3493_p2;

assign zext_ln54_140_fu_3509_p1 = add_ln54_139_fu_3503_p2;

assign zext_ln54_141_fu_2966_p1 = add_ln54_140_fu_2960_p2;

assign zext_ln54_142_fu_2976_p1 = add_ln54_141_fu_2970_p2;

assign zext_ln54_143_fu_3513_p1 = add_ln54_142_reg_3812;

assign zext_ln54_144_fu_2992_p1 = add_ln54_143_fu_2986_p2;

assign zext_ln54_145_fu_3002_p1 = add_ln54_144_fu_2996_p2;

assign zext_ln54_146_fu_3516_p1 = add_ln54_145_reg_3817;

assign zext_ln54_147_fu_3525_p1 = add_ln54_146_fu_3519_p2;

assign zext_ln54_148_fu_3018_p1 = add_ln54_147_fu_3012_p2;

assign zext_ln54_149_fu_3028_p1 = add_ln54_148_fu_3022_p2;

assign zext_ln54_150_fu_3529_p1 = add_ln54_149_reg_3822;

assign zext_ln54_151_fu_3044_p1 = add_ln54_150_fu_3038_p2;

assign zext_ln54_152_fu_3054_p1 = add_ln54_151_fu_3048_p2;

assign zext_ln54_153_fu_3532_p1 = add_ln54_152_reg_3827;

assign zext_ln54_154_fu_3541_p1 = add_ln54_153_fu_3535_p2;

assign zext_ln54_155_fu_3551_p1 = add_ln54_154_fu_3545_p2;

assign zext_ln54_156_fu_3561_p1 = add_ln54_155_fu_3555_p2;

assign zext_ln54_157_fu_3070_p1 = add_ln54_156_fu_3064_p2;

assign zext_ln54_158_fu_3080_p1 = add_ln54_157_fu_3074_p2;

assign zext_ln54_159_fu_3565_p1 = add_ln54_158_reg_3832;

assign zext_ln54_160_fu_3096_p1 = add_ln54_159_fu_3090_p2;

assign zext_ln54_161_fu_3106_p1 = add_ln54_160_fu_3100_p2;

assign zext_ln54_162_fu_3568_p1 = add_ln54_161_reg_3837;

assign zext_ln54_163_fu_3577_p1 = add_ln54_162_fu_3571_p2;

assign zext_ln54_164_fu_3122_p1 = add_ln54_163_fu_3116_p2;

assign zext_ln54_165_fu_3132_p1 = add_ln54_164_fu_3126_p2;

assign zext_ln54_166_fu_3581_p1 = add_ln54_165_reg_3842;

assign zext_ln54_167_fu_3148_p1 = add_ln54_166_fu_3142_p2;

assign zext_ln54_168_fu_3158_p1 = add_ln54_167_fu_3152_p2;

assign zext_ln54_169_fu_3584_p1 = add_ln54_168_reg_3847;

assign zext_ln54_170_fu_3593_p1 = add_ln54_169_fu_3587_p2;

assign zext_ln54_171_fu_3603_p1 = add_ln54_170_fu_3597_p2;

assign zext_ln54_172_fu_3174_p1 = add_ln54_171_fu_3168_p2;

assign zext_ln54_173_fu_3184_p1 = add_ln54_172_fu_3178_p2;

assign zext_ln54_174_fu_3607_p1 = add_ln54_173_reg_3852;

assign zext_ln54_175_fu_3200_p1 = add_ln54_174_fu_3194_p2;

assign zext_ln54_176_fu_3210_p1 = add_ln54_175_fu_3204_p2;

assign zext_ln54_177_fu_3610_p1 = add_ln54_176_reg_3857;

assign zext_ln54_178_fu_3619_p1 = add_ln54_177_fu_3613_p2;

assign zext_ln54_179_fu_3226_p1 = add_ln54_178_fu_3220_p2;

assign zext_ln54_180_fu_3236_p1 = add_ln54_179_fu_3230_p2;

assign zext_ln54_181_fu_3623_p1 = add_ln54_180_reg_3862;

assign zext_ln54_182_fu_3252_p1 = add_ln54_181_fu_3246_p2;

assign zext_ln54_183_fu_3262_p1 = add_ln54_182_fu_3256_p2;

assign zext_ln54_184_fu_3626_p1 = add_ln54_183_reg_3867;

assign zext_ln54_185_fu_3635_p1 = add_ln54_184_fu_3629_p2;

assign zext_ln54_186_fu_3645_p1 = add_ln54_185_fu_3639_p2;

assign zext_ln54_187_fu_3655_p1 = add_ln54_186_fu_3649_p2;

assign zext_ln54_188_fu_3675_p1 = add_ln54_187_reg_3877;

assign zext_ln54_63_fu_2446_p1 = add_ln54_fu_2440_p2;

assign zext_ln54_64_fu_2456_p1 = add_ln54_63_fu_2450_p2;

assign zext_ln54_65_fu_3277_p1 = add_ln54_64_reg_3712;

assign zext_ln54_66_fu_2472_p1 = add_ln54_65_fu_2466_p2;

assign zext_ln54_67_fu_2482_p1 = add_ln54_66_fu_2476_p2;

assign zext_ln54_68_fu_3280_p1 = add_ln54_67_reg_3717;

assign zext_ln54_69_fu_3289_p1 = add_ln54_68_fu_3283_p2;

assign zext_ln54_70_fu_2498_p1 = add_ln54_69_fu_2492_p2;

assign zext_ln54_71_fu_2508_p1 = add_ln54_70_fu_2502_p2;

assign zext_ln54_72_fu_3293_p1 = add_ln54_71_reg_3722;

assign zext_ln54_73_fu_2524_p1 = add_ln54_72_fu_2518_p2;

assign zext_ln54_74_fu_2534_p1 = add_ln54_73_fu_2528_p2;

assign zext_ln54_75_fu_3296_p1 = add_ln54_74_reg_3727;

assign zext_ln54_76_fu_3305_p1 = add_ln54_75_fu_3299_p2;

assign zext_ln54_77_fu_3315_p1 = add_ln54_76_fu_3309_p2;

assign zext_ln54_78_fu_2550_p1 = add_ln54_77_fu_2544_p2;

assign zext_ln54_79_fu_2560_p1 = add_ln54_78_fu_2554_p2;

assign zext_ln54_80_fu_3319_p1 = add_ln54_79_reg_3732;

assign zext_ln54_81_fu_2576_p1 = add_ln54_80_fu_2570_p2;

assign zext_ln54_82_fu_2586_p1 = add_ln54_81_fu_2580_p2;

assign zext_ln54_83_fu_3322_p1 = add_ln54_82_reg_3737;

assign zext_ln54_84_fu_3331_p1 = add_ln54_83_fu_3325_p2;

assign zext_ln54_85_fu_2602_p1 = add_ln54_84_fu_2596_p2;

assign zext_ln54_86_fu_2612_p1 = add_ln54_85_fu_2606_p2;

assign zext_ln54_87_fu_3335_p1 = add_ln54_86_reg_3742;

assign zext_ln54_88_fu_2628_p1 = add_ln54_87_fu_2622_p2;

assign zext_ln54_89_fu_2638_p1 = add_ln54_88_fu_2632_p2;

assign zext_ln54_90_fu_3338_p1 = add_ln54_89_reg_3747;

assign zext_ln54_91_fu_3347_p1 = add_ln54_90_fu_3341_p2;

assign zext_ln54_92_fu_3357_p1 = add_ln54_91_fu_3351_p2;

assign zext_ln54_93_fu_3367_p1 = add_ln54_92_fu_3361_p2;

assign zext_ln54_94_fu_2654_p1 = add_ln54_93_fu_2648_p2;

assign zext_ln54_95_fu_2664_p1 = add_ln54_94_fu_2658_p2;

assign zext_ln54_96_fu_3371_p1 = add_ln54_95_reg_3752;

assign zext_ln54_97_fu_2680_p1 = add_ln54_96_fu_2674_p2;

assign zext_ln54_98_fu_2690_p1 = add_ln54_97_fu_2684_p2;

assign zext_ln54_99_fu_3374_p1 = add_ln54_98_reg_3757;

assign zext_ln54_fu_2436_p1 = icmp_ln23_188_fu_2430_p2;

endmodule //feedforward_stream_feedforward_stream_Pipeline_VITIS_LOOP_49_11
