arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar	34.84	vpr	975.36 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-11333-g6a44da44e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T20:37:10	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	998768	10	10	168	178	1	68	30	11	8	88	io	auto	952.5 MiB	0.50	358	812	97	660	55	975.4 MiB	0.07	0.00	6.44563	-69.2664	-6.44563	6.44563	3.31	0.000633306	0.000584828	0.014981	0.013961	26	784	31	0	0	125464.	1425.72	1.77	0.217747	0.184211	11500	28430	-1	625	17	282	1013	95514	35394	6.59221	6.59221	-74.0805	-6.59221	0	0	163463.	1857.53	0.03	0.07	0.09	-1	-1	0.03	0.0275927	0.0245705	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar	34.42	vpr	975.53 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-11333-g6a44da44e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T20:37:10	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	998944	10	10	168	178	1	68	30	11	8	88	io	auto	952.6 MiB	0.50	365	812	101	651	60	975.5 MiB	0.10	0.00	6.37156	-69.5088	-6.37156	6.37156	3.32	0.000634379	0.000586337	0.015972	0.0149437	24	851	26	0	0	114778.	1304.29	1.37	0.179349	0.152804	11416	27150	-1	691	14	354	1388	135595	52969	6.82221	6.82221	-75.6812	-6.82221	0	0	153433.	1743.56	0.03	0.07	0.09	-1	-1	0.03	0.024931	0.0223273	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra	35.84	vpr	975.38 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-11333-g6a44da44e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T20:37:10	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	998788	10	10	168	178	1	68	30	11	8	88	io	auto	952.4 MiB	0.50	367	812	86	668	58	975.4 MiB	0.15	0.00	6.39336	-69.4912	-6.39336	6.39336	4.34	0.000639177	0.000587378	0.017224	0.0162017	22	875	22	0	0	110609.	1256.92	1.66	0.199683	0.169442	11258	24748	-1	730	18	335	1182	109582	46429	6.92426	6.92426	-76.9247	-6.92426	0	0	134428.	1527.59	0.02	0.07	0.09	-1	-1	0.02	0.0283942	0.0252052	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	35.35	vpr	975.52 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-11333-g6a44da44e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T20:37:10	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	998932	10	10	168	178	1	68	30	11	8	88	io	auto	952.8 MiB	0.50	368	812	78	675	59	975.5 MiB	0.07	0.00	6.26392	-68.4373	-6.26392	6.26392	4.33	0.000637702	0.000588521	0.0149562	0.0139792	28	776	45	0	0	134428.	1527.59	1.48	0.227998	0.19302	11590	29630	-1	595	13	254	987	91515	32222	6.61176	6.61176	-72.652	-6.61176	0	0	173354.	1969.93	0.03	0.07	0.10	-1	-1	0.03	0.0241301	0.021664	
