{"Source Block": ["oh/common/hdl/oh_datagate.v@22:29@HdlStmAssign", "   always @ (posedge clk)\n     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};\n   \n   assign enable = {enable_pipe[PS-1:0],en};\n\n   assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];\n  \nendmodule // oh_datagate\n"], "Clone Blocks": [["oh/common/hdl/oh_datagate.v@14:24", "     input [DW-1:0]  din, // data input\n     output [DW-1:0] dout // data output    \n     );\n   \n \t  \t \n   reg [PS-1:0]    enable_pipe;   \n   wire \t   enable;\n   \n   always @ (posedge clk)\n     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};\n   \n"], ["oh/common/hdl/oh_datagate.v@20:29", "   wire \t   enable;\n   \n   always @ (posedge clk)\n     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};\n   \n   assign enable = {enable_pipe[PS-1:0],en};\n\n   assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];\n  \nendmodule // oh_datagate\n"], ["oh/common/hdl/oh_datagate.v@17:28", "   \n \t  \t \n   reg [PS-1:0]    enable_pipe;   \n   wire \t   enable;\n   \n   always @ (posedge clk)\n     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};\n   \n   assign enable = {enable_pipe[PS-1:0],en};\n\n   assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];\n  \n"], ["oh/common/hdl/oh_datagate.v@15:25", "     output [DW-1:0] dout // data output    \n     );\n   \n \t  \t \n   reg [PS-1:0]    enable_pipe;   \n   wire \t   enable;\n   \n   always @ (posedge clk)\n     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};\n   \n   assign enable = {enable_pipe[PS-1:0],en};\n"]], "Diff Content": {"Delete": [[27, "   assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];\n"]], "Add": [[27, "   assign dout[DW-1:0] = {(DW){enable}} & din[DW-1:0];\n"]]}}