INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Kawser_Analysis/SoCDesign/hw1_pong_game/hw1_pong_game.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Kawser_Analysis/SoCDesign/hw1_pong_game/hw1_pong_game.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Md Kawser Bepary/Downloads/hw_image_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hw_image_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Md Kawser Bepary/Downloads/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_controller'
