FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _MXS_DMA_H_
#define _MXS_DMA_H_

#include <linux/dmaengine.h>

#define MXS_DMA_CTRL_WAIT4END	BIT(31)
#define MXS_DMA_CTRL_WAIT4RDY	BIT(30)

/*
 * The mxs dmaengine can do PIO transfers. We pass a pointer to the PIO words
 * in the second argument to dmaengine_prep_slave_sg when the direction is
 * set to DMA_TRANS_NONE. To make this clear and to prevent users from doing
 * the error prone casting we have this wrapper function
 */
static inline struct dma_async_tx_descriptor *mxs_dmaengine_prep_pio(
        struct dma_chan *chan, u32 *pio, unsigned int npio,
        enum dma_transfer_direction dir, unsigned long flags)
{
/* bench 10829.3.0 aa617cfa00f9 */
/* bench 10829.3.1 6d3d0eab2a47 */
/* bench 10829.3.2 39b99a5f2dec */
/* bench 10829.3.3 9ef33c69f091 */
/* bench 10829.3.4 e3aa23dd3885 */
/* bench 10829.3.5 ebef7a4f3bb3 */
/* bench 10829.3.6 9cd0fe6e67a7 */
}

#endif /* _MXS_DMA_H_ */
