<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8"/>
    <title>Test Report</title>
    <link href="style.css" rel="stylesheet" type="text/css"/></head>
  <body onLoad="init()">
    <script>/* This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this file,
 * You can obtain one at http://mozilla.org/MPL/2.0/. */


function toArray(iter) {
    if (iter === null) {
        return null;
    }
    return Array.prototype.slice.call(iter);
}

function find(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return elem.querySelector(selector);
}

function find_all(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return toArray(elem.querySelectorAll(selector));
}

function sort_column(elem) {
    toggle_sort_states(elem);
    var colIndex = toArray(elem.parentNode.childNodes).indexOf(elem);
    var key;
    if (elem.classList.contains('numeric')) {
        key = key_num;
    } else if (elem.classList.contains('result')) {
        key = key_result;
    } else {
        key = key_alpha;
    }
    sort_table(elem, key(colIndex));
}

function show_all_extras() {
    find_all('.col-result').forEach(show_extras);
}

function hide_all_extras() {
    find_all('.col-result').forEach(hide_extras);
}

function show_all_extras1() {
    find_all('.col-yname').forEach(show_extras);
}

function hide_all_extras1() {
    find_all('.col-yname').forEach(hide_extras);
}

function show_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.remove("collapsed");
    expandcollapse.classList.remove("expander");
    expandcollapse.classList.add("collapser");
}

function hide_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.add("collapsed");
    expandcollapse.classList.remove("collapser");
    expandcollapse.classList.add("expander");
}

function add_collapse() {
    // Add links for show/hide all
    var resulttable = find('table#results-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-result').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

    var resulttable = find('table#yaml-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras1()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras1()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-yname').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

}

function get_query_parameter(name) {
    var match = RegExp('[?&]' + name + '=([^&]*)').exec(window.location.search);
    return match && decodeURIComponent(match[1].replace(/\+/g, ' '));
}

function init () {
    reset_sort_headers();

    add_collapse();

    toggle_sort_states(find('.initial-sort'));

    find_all('.sortable').forEach(function(elem) {
        elem.addEventListener("click",
                              function(event) {
                                  sort_column(elem);
                              }, false)
    });
    hide_all_extras1();

};

function sort_table(clicked, key_func) {
    var rows = find_all('.results-table-row');
    var reversed = !clicked.classList.contains('asc');
    var sorted_rows = sort(rows, key_func, reversed);
    /* Whole table is removed here because browsers acts much slower
     * when appending existing elements.
     */
    var thead = document.getElementById("results-table-head");
    document.getElementById('results-table').remove();
    var parent = document.createElement("table");
    parent.id = "results-table";
    parent.appendChild(thead);
    sorted_rows.forEach(function(elem) {
        parent.appendChild(elem);
    });
    document.getElementsByTagName("BODY")[0].appendChild(parent);
}

function sort(items, key_func, reversed) {
    var sort_array = items.map(function(item, i) {
        return [key_func(item), i];
    });
    var multiplier = reversed ? -1 : 1;

    sort_array.sort(function(a, b) {
        var key_a = a[0];
        var key_b = b[0];
        return multiplier * (key_a >= key_b ? 1 : -1);
    });

    return sort_array.map(function(item) {
        var index = item[1];
        return items[index];
    });
}

function key_alpha(col_index) {
    return function(elem) {
        return elem.childNodes[1].childNodes[col_index].firstChild.data.toLowerCase();
    };
}

function key_num(col_index) {
    return function(elem) {
        return parseFloat(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function key_result(col_index) {
    return function(elem) {
        var strings = ['Passed','Failed'];
        return strings.indexOf(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function reset_sort_headers() {
    find_all('.sort-icon').forEach(function(elem) {
        elem.parentNode.removeChild(elem);
    });
    find_all('.sortable').forEach(function(elem) {
        var icon = document.createElement("div");
        icon.className = "sort-icon";
        icon.textContent = "vvv";
        elem.insertBefore(icon, elem.firstChild);
        elem.classList.remove("desc", "active");
        elem.classList.add("asc", "inactive");
    });
}

function toggle_sort_states(elem) {
    //if active, toggle between asc and desc
    if (elem.classList.contains('active')) {
        elem.classList.toggle('asc');
        elem.classList.toggle('desc');
    }

    //if inactive, reset all other functions and add ascending active
    if (elem.classList.contains('inactive')) {
        reset_sort_headers();
        elem.classList.remove('inactive');
        elem.classList.add('active');
    }
}

function is_all_rows_hidden(value) {
  return value.hidden == false;
}

function filter_table(elem) {
    var outcome_att = "data-test-result";
    var outcome = elem.getAttribute(outcome_att);
    class_outcome = outcome + " results-table-row";
    var outcome_rows = document.getElementsByClassName(class_outcome);

    for(var i = 0; i < outcome_rows.length; i++){
        outcome_rows[i].hidden = !elem.checked;
    }

    var rows = find_all('.results-table-row').filter(is_all_rows_hidden);
    var all_rows_hidden = rows.length == 0 ? true : false;
    var not_found_message = document.getElementById("not-found-message");
    not_found_message.hidden = !all_rows_hidden;
}

</script>
    <h1></h1>
    <p>Report generated on 2024-08-30 10:57 GMT by <a href="https://pypi.python.org/pypi/riscof">riscof</a> v</p>
    <h2>Environment</h2>
    <table id="environment">
      <tr>
        <td>Riscof Version</td>
        <td>1.25.3</td></tr>
      <tr>
        <td>Riscv-arch-test Version/Commit Id</td>
        <td>3.9.1</td></tr>
      <tr>
        <td>DUT</td>
        <td>nucleusrv</td></tr>
      <tr>
        <td>Reference</td>
        <td>spike</td></tr>
      <tr>
        <td>ISA</td>
        <td>RV32IMCZicsr_Zifencei</td></tr>
      <tr>
        <td>User Spec Version</td>
        <td>2.3</td></tr>
      <tr>
        <td>Privilege Spec Version</td>
        <td>1.10</td></tr>
     </table>
     <h2>Yaml</h2>
      <table id="yaml-table">
      <thead id="yaml-table-head">
      <tr>
          <th col="yname">Name</th>
      </tr>
      </thead>
      <tbody>
          <tr>
            <td class="col-yname">/home/hassan/nucleusrv/riscof_work/nucleusrv_isa_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">hart_ids: [0]
hart0:
    ISA: RV32IMCZicsr_Zifencei
    physical_addr_sz: 32
    User_Spec_Version: '2.3'
    supported_xlen:
      - 32
    misa:
        reset-val: 0x40001104
        rv32:
            accessible: true
            mxl:
                implemented: true
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mxl[1:0] in [0x1]
                        wr_illegal:
                          - Unchanged
                description: Encodes the native base integer ISA width.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 30
            extensions:
                implemented: true
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - extensions[25:0] bitmask [0x0001104, 0x0000000]
                        wr_illegal:
                          - Unchanged

                description: Encodes the presence of the standard extensions, with
                    a single bit per letter of the alphabet.
                shadow:
                shadow_type: rw
                msb: 25
                lsb: 0
            fields:
              - extensions
              - mxl
              -
                  -
                      - 26
                      - 29
        description: misa is a read-write register reporting the ISA supported by
            the hart.
        address: 769
        priv_mode: M
        rv64:
            accessible: false
    Privilege_Spec_Version: '1.10'
    hw_data_misaligned_support: false
    pmp_granularity: 0
    custom_exceptions:
    custom_interrupts:
    pte_ad_hw_update: false
    mtval_update: 0b11111111
    mstatus:
        rv32:
            accessible: true
            fields:
              - uie
              - sie
              - mie
              - upie
              - spie
              - mpie
              - spp
              - mpp
              - fs
              - xs
              - mprv
              - sum
              - mxr
              - tvm
              - tw
              - tsr
              - sd
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 9
                      - 10
                  -
                      - 23
                      - 30
            uie:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            sie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            mie:
                implemented: true
                description: Stores the state of the machine mode interrupts.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0:1
            upie:
                implemented: false
                description: Stores the state of the user mode interrupts prior to
                    the trap.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            spie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            mpie:
                implemented: true
                description: Stores the state of the machine mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            spp:
                implemented: false
                description: Stores the previous priority mode for supervisor.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            mpp:
                implemented: true
                description: Stores the previous priority mode for machine.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 11
                type: {ro_constant: 0}
            fs:
                implemented: false
                description: Encodes the status of the floating-point unit, including
                    the CSR fcsr and floating-point data registers.
                shadow:
                shadow_type: rw
                msb: 14
                lsb: 13
            xs:
                implemented: false
                description: Encodes the status of additional user-mode extensions
                    and associated state.
                shadow:
                shadow_type: rw
                msb: 16
                lsb: 15
            mprv:
                implemented: false
                description: Modifies the privilege level at which loads and stores
                    execute in all privilege modes.
                shadow:
                shadow_type: rw
                msb: 17
                lsb: 17
            sum:
                implemented: false
                description: Modifies the privilege with which S-mode loads and stores
                    access virtual memory.
                shadow:
                shadow_type: rw
                msb: 18
                lsb: 18
            mxr:
                implemented: false
                description: Modifies the privilege with which loads access virtual
                    memory.
                shadow:
                shadow_type: rw
                msb: 19
                lsb: 19
            tvm:
                implemented: false
                description: Supports intercepting supervisor virtual-memory management
                    operations.
                shadow:
                shadow_type: rw
                msb: 20
                lsb: 20
            tw:
                implemented: false
                description: Supports intercepting the WFI instruction.
                shadow:
                shadow_type: rw
                msb: 21
                lsb: 21
            tsr:
                implemented: false
                description: Supports intercepting the supervisor exception return
                    instruction.
                shadow:
                shadow_type: rw
                msb: 22
                lsb: 22
            sd:
                implemented: false
                description: Read-only bit that summarizes whether either the FS field
                    or XS field signals the presence of some dirty state.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
        rv64:
            accessible: false
        description: The mstatus register keeps track of and controls the hart’s current
            operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mstatush:
        rv32:
            accessible: true
            fields:
              - sbe
              - mbe
              - gva
              - mpv
              -
                  -
                      - 0
                      - 3
                  -
                      - 8
                      - 31
            mpv:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
            gva:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mbe:
                implemented: false
                description: control the endianness of memory accesses other than
                    instruction fetches for machine mode
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            sbe:
                implemented: false
                description: control the endianness of memory accesses other than
                    instruction fetches for supervisor mode
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
        rv64:
            accessible: false
        description: The mstatush register keeps track of and controls the hart’s
            current operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mvendorid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: 32-bit read-only register providing the JEDEC manufacturer ID
            of the provider of the core.
        address: 3857
        priv_mode: M
        reset-val: 0
    marchid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register encoding the base microarchitecture
            of the hart.
        address: 3858
        priv_mode: M
        reset-val: 0
    mimpid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: Provides a unique encoding of the version of the processor implementation.
        address: 3859
        priv_mode: M
        reset-val: 0
    mhartid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register containing the integer ID of the
            hardware thread running the code.
        address: 3860
        priv_mode: M
        reset-val: 0
    mtvec:
        rv32:
            accessible: true
            fields:
              - mode
              - base
            base:
                implemented: true
                description: Vector base address.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 2
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - base[29:0] bitmask [0x3FFFFFFF, 0x00000000]
                        wr_illegal:
                          - Unchanged
            mode:
                implemented: true
                description: Vector mode.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 0
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mode[1:0] in [0x0,0x1]
                        wr_illegal:
                          - Unchanged
        rv64:
            accessible: false
        description: MXLEN-bit read/write register that holds trap vector configuration.
        address: 773
        priv_mode: M
        reset-val: 0
    mideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Interrupt delegation Register.
        address: 771
        priv_mode: M
        reset-val: 0
    medeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Exception delegation Register.
        address: 770
        priv_mode: M
        reset-val: 0
    mip:
        rv32:
            accessible: true
            fields:
              - usip
              - ssip
              - vssip
              - msip
              - utip
              - stip
              - vstip
              - mtip
              - ueip
              - seip
              - vseip
              - meip
              - sgeip
              -
                  -
                      - 13
                      - 31
            usip:
                implemented: false
                description: User Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssip:
                implemented: false
                description: Supervisor Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            vssip:
                implemented: false
                description: VS-level Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 2
                lsb: 2
            msip:
                implemented: true
                description: Machine Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    ro_variable: true
            utip:
                implemented: false
                description: User Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stip:
                implemented: false
                description: Supervisor Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            vstip:
                implemented: false
                description: VS-level Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mtip:
                implemented: true
                description: Machine Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    ro_variable: true
            ueip:
                implemented: false
                description: User External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seip:
                implemented: false
                description: Supervisor External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            vseip:
                implemented: false
                description: VS-level External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 10
            meip:
                implemented: true
                description: Machine External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    ro_variable: true
            sgeip:
                implemented: false
                description: HS-level External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 12
        rv64:
            accessible: false
        description: The mip register is an MXLEN-bit read/write register containing
            information on pending interrupts.
        address: 836
        priv_mode: M
        reset-val: 0
    hie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hie register is an HSXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x604
        priv_mode: H
        reset-val: 0
    mie:
        rv32:
            accessible: true
            fields:
              - usie
              - ssie
              - vssie
              - msie
              - utie
              - stie
              - vstie
              - mtie
              - ueie
              - seie
              - vseie
              - meie
              - sgeie
              -
                  -
                      - 13
                      - 31
            usie:
                implemented: false
                description: User Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssie:
                implemented: false
                description: Supervisor Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            vssie:
                implemented: false
                description: VS-level Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 2
                lsb: 2
            msie:
                implemented: true
                description: Machine Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0x0:0x1
            utie:
                implemented: false
                description: User Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stie:
                implemented: false
                description: Supervisor Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            vstie:
                implemented: false
                description: VS-level Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mtie:
                implemented: true
                description: Machine Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            ueie:
                implemented: false
                description: User External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seie:
                implemented: false
                description: Supervisor External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            vseie:
                implemented: false
                description: VS-level External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 10
            meie:
                implemented: true
                description: Machine External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    wlrl:
                      - 0:1
            sgeie:
                implemented: false
                description: HS-level External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 12
        rv64:
            accessible: false
        description: The mie register is an MXLEN-bit read/write register containing
            interrupt enable bits.
        address: 772
        priv_mode: M
        reset-val: 0
    mscratch:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mscratch[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 832
        priv_mode: M
        reset-val: 0
    mepc:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mepc[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x341
        priv_mode: M
        reset-val: 0
    mtval:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mtval[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mtval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 835
        priv_mode: M
        reset-val: 0
    mcause:
        rv32:
            accessible: true
            fields:
              - exception_code
              - interrupt
            interrupt:
                implemented: true
                description: Indicates whether the trap was due to an interrupt.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0x0:0x1
            exception_code:
                implemented: true
                description: Encodes the exception code.
                shadow:
                shadow_type: rw
                msb: 30
                lsb: 0
                type:
                    wlrl:
                      - 0:15
        rv64:
            accessible: false
        description: The mcause register stores the information regarding the trap.
        address: 834
        priv_mode: M
        reset-val: 0
    pmpcfg0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A0
        priv_mode: M
        reset-val: 0
    pmpcfg1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A2
        priv_mode: M
        reset-val: 0
    pmpcfg3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A3
        priv_mode: M
        reset-val: 0
    pmpcfg4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A4
        priv_mode: M
        reset-val: 0
    pmpcfg5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A5
        priv_mode: M
        reset-val: 0
    pmpcfg6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A6
        priv_mode: M
        reset-val: 0
    pmpcfg7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A7
        priv_mode: M
        reset-val: 0
    pmpcfg8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A8
        priv_mode: M
        reset-val: 0
    pmpcfg9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A9
        priv_mode: M
        reset-val: 0
    pmpcfg10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AA
        priv_mode: M
        reset-val: 0
    pmpcfg11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AB
        priv_mode: M
        reset-val: 0
    pmpcfg12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AC
        priv_mode: M
        reset-val: 0
    pmpcfg13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AD
        priv_mode: M
        reset-val: 0
    pmpcfg14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AE
        priv_mode: M
        reset-val: 0
    pmpcfg15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AF
        priv_mode: M
        reset-val: 0
    pmpaddr0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B0
        priv_mode: M
        reset-val: 0
    pmpaddr1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B1
        priv_mode: M
        reset-val: 0
    pmpaddr2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B2
        priv_mode: M
        reset-val: 0
    pmpaddr3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B3
        priv_mode: M
        reset-val: 0
    pmpaddr4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B4
        priv_mode: M
        reset-val: 0
    pmpaddr5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B5
        priv_mode: M
        reset-val: 0
    pmpaddr6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B6
        priv_mode: M
        reset-val: 0
    pmpaddr7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B7
        priv_mode: M
        reset-val: 0
    pmpaddr8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B8
        priv_mode: M
        reset-val: 0
    pmpaddr9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B9
        priv_mode: M
        reset-val: 0
    pmpaddr10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BA
        priv_mode: M
        reset-val: 0
    pmpaddr11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BB
        priv_mode: M
        reset-val: 0
    pmpaddr12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BC
        priv_mode: M
        reset-val: 0
    pmpaddr13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BD
        priv_mode: M
        reset-val: 0
    pmpaddr14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BE
        priv_mode: M
        reset-val: 0
    pmpaddr15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BF
        priv_mode: M
        reset-val: 0
    pmpaddr16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C0
        priv_mode: M
        reset-val: 0
    pmpaddr17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C1
        priv_mode: M
        reset-val: 0
    pmpaddr18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C2
        priv_mode: M
        reset-val: 0
    pmpaddr19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C3
        priv_mode: M
        reset-val: 0
    pmpaddr20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C4
        priv_mode: M
        reset-val: 0
    pmpaddr21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C5
        priv_mode: M
        reset-val: 0
    pmpaddr22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C6
        priv_mode: M
        reset-val: 0
    pmpaddr23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C7
        priv_mode: M
        reset-val: 0
    pmpaddr24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C8
        priv_mode: M
        reset-val: 0
    pmpaddr25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C9
        priv_mode: M
        reset-val: 0
    pmpaddr26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CA
        priv_mode: M
        reset-val: 0
    pmpaddr27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CB
        priv_mode: M
        reset-val: 0
    pmpaddr28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CC
        priv_mode: M
        reset-val: 0
    pmpaddr29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CD
        priv_mode: M
        reset-val: 0
    pmpaddr30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CE
        priv_mode: M
        reset-val: 0
    pmpaddr31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CF
        priv_mode: M
        reset-val: 0
    pmpaddr32:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D0
        priv_mode: M
        reset-val: 0
    pmpaddr33:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D1
        priv_mode: M
        reset-val: 0
    pmpaddr34:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D2
        priv_mode: M
        reset-val: 0
    pmpaddr35:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D3
        priv_mode: M
        reset-val: 0
    pmpaddr36:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D4
        priv_mode: M
        reset-val: 0
    pmpaddr37:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D5
        priv_mode: M
        reset-val: 0
    pmpaddr38:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D6
        priv_mode: M
        reset-val: 0
    pmpaddr39:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D7
        priv_mode: M
        reset-val: 0
    pmpaddr40:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D8
        priv_mode: M
        reset-val: 0
    pmpaddr41:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D9
        priv_mode: M
        reset-val: 0
    pmpaddr42:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DA
        priv_mode: M
        reset-val: 0
    pmpaddr43:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DB
        priv_mode: M
        reset-val: 0
    pmpaddr44:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DC
        priv_mode: M
        reset-val: 0
    pmpaddr45:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DD
        priv_mode: M
        reset-val: 0
    pmpaddr46:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DE
        priv_mode: M
        reset-val: 0
    pmpaddr47:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DF
        priv_mode: M
        reset-val: 0
    pmpaddr48:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E0
        priv_mode: M
        reset-val: 0
    pmpaddr49:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E1
        priv_mode: M
        reset-val: 0
    pmpaddr50:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E2
        priv_mode: M
        reset-val: 0
    pmpaddr51:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E3
        priv_mode: M
        reset-val: 0
    pmpaddr52:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E4
        priv_mode: M
        reset-val: 0
    pmpaddr53:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E5
        priv_mode: M
        reset-val: 0
    pmpaddr54:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E6
        priv_mode: M
        reset-val: 0
    pmpaddr55:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E7
        priv_mode: M
        reset-val: 0
    pmpaddr56:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E8
        priv_mode: M
        reset-val: 0
    pmpaddr57:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E9
        priv_mode: M
        reset-val: 0
    pmpaddr58:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EA
        priv_mode: M
        reset-val: 0
    pmpaddr59:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EB
        priv_mode: M
        reset-val: 0
    pmpaddr60:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EC
        priv_mode: M
        reset-val: 0
    pmpaddr61:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3ED
        priv_mode: M
        reset-val: 0
    pmpaddr62:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EE
        priv_mode: M
        reset-val: 0
    pmpaddr63:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EF
        priv_mode: M
        reset-val: 0
    mcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x306
        priv_mode: M
        reset-val: 0
    mcountinhibit:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: {ro_constant: 0}
        rv64:
            accessible: false
        description: The mcountinhibit is a 32-bit WARL register that controls which
            of the hardware performance-monitoring counters increment.
        address: 0x320
        priv_mode: M
        reset-val: 0
    mcycle:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycle[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of clock cycles executed from an arbitrary
            point in time.
        address: 0xB00
        priv_mode: M
        reset-val: 0
    mcycleh:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycleh[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: upper 32 bits of mcycle
        address: 0xB80
        priv_mode: M
        reset-val: 0
    minstret:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstret[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of instructions completed from an arbitrary
            point in time.
        address: 0xB02
        priv_mode: M
        reset-val: 0
    minstreth:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstreth[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Upper 32 bits of minstret.
        address: 0xB82
        priv_mode: M
        reset-val: 0
    mhpmevent3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id001
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmevent3 is a MXLEN-bit event register which controls mhpmcounter3.
        address: 0x323
        priv_mode: M
        reset-val: 0
    mhpmcounter3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB03
        priv_mode: M
        reset-val: 0
    mhpmcounter3h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id002
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmcounter3h returns the upper half word in RV32I systems.
        address: 0xB83
        priv_mode: M
        reset-val: 0
    mhpmevent4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent4 is a MXLEN-bit event register which controls mhpmcounter4.
        address: 0x324
        priv_mode: M
        reset-val: 0
    mhpmcounter4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter4 is a 64-bit counter. Returns lower 42 bits in
            RV42I mode.
        address: 0xB04
        priv_mode: M
        reset-val: 0
    mhpmcounter4h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter4h returns the upper half word in RV42I systems.
        address: 0xB84
        priv_mode: M
        reset-val: 0
    mhpmevent5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent5 is a MXLEN-bit event register which controls mhpmcounter5.
        address: 0x325
        priv_mode: M
        reset-val: 0
    mhpmcounter5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter5 is a 64-bit counter. Returns lower 52 bits in
            RV52I mode.
        address: 0xB05
        priv_mode: M
        reset-val: 0
    mhpmcounter5h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter5h returns the upper half word in RV52I systems.
        address: 0xB85
        priv_mode: M
        reset-val: 0
    mhpmevent6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent6 is a MXLEN-bit event register which controls mhpmcounter6.
        address: 0x326
        priv_mode: M
        reset-val: 0
    mhpmcounter6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter6 is a 64-bit counter. Returns lower 62 bits in
            RV62I mode.
        address: 0xB06
        priv_mode: M
        reset-val: 0
    mhpmcounter6h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter6h returns the upper half word in RV62I systems.
        address: 0xB86
        priv_mode: M
        reset-val: 0
    mhpmevent7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent7 is a MXLEN-bit event register which controls mhpmcounter7.
        address: 0x327
        priv_mode: M
        reset-val: 0
    mhpmcounter7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter7 is a 64-bit counter. Returns lower 72 bits in
            RV72I mode.
        address: 0xB07
        priv_mode: M
        reset-val: 0
    mhpmcounter7h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter7h returns the upper half word in RV72I systems.
        address: 0xB87
        priv_mode: M
        reset-val: 0
    mhpmevent8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent8 is a MXLEN-bit event register which controls mhpmcounter8.
        address: 0x328
        priv_mode: M
        reset-val: 0
    mhpmcounter8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter8 is a 64-bit counter. Returns lower 82 bits in
            RV82I mode.
        address: 0xB08
        priv_mode: M
        reset-val: 0
    mhpmcounter8h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter8h returns the upper half word in RV82I systems.
        address: 0xB88
        priv_mode: M
        reset-val: 0
    mhpmevent9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent9 is a MXLEN-bit event register which controls mhpmcounter9.
        address: 0x329
        priv_mode: M
        reset-val: 0
    mhpmcounter9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB09
        priv_mode: M
        reset-val: 0
    mhpmcounter9h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter9h returns the upper half word in RV32I systems.
        address: 0xB89
        priv_mode: M
        reset-val: 0
    mhpmevent10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent10 is a MXLEN-bit event register which controls
            mhpmcounter10.
        address: 0x32a
        priv_mode: M
        reset-val: 0
    mhpmcounter10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter10 is a 64-bit counter. Returns lower 102 bits
            in RV102I mode.
        address: 0xB0A
        priv_mode: M
        reset-val: 0
    mhpmcounter10h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter10h returns the upper half word in RV102I systems.
        address: 0xB8A
        priv_mode: M
        reset-val: 0
    mhpmevent11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent11 is a MXLEN-bit event register which controls
            mhpmcounter11.
        address: 0x32b
        priv_mode: M
        reset-val: 0
    mhpmcounter11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter11 is a 64-bit counter. Returns lower 112 bits
            in RV112I mode.
        address: 0xB0B
        priv_mode: M
        reset-val: 0
    mhpmcounter11h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter11h returns the upper half word in RV112I systems.
        address: 0xB8B
        priv_mode: M
        reset-val: 0
    mhpmevent12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent12 is a MXLEN-bit event register which controls
            mhpmcounter12.
        address: 0x32c
        priv_mode: M
        reset-val: 0
    mhpmcounter12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter12 is a 64-bit counter. Returns lower 122 bits
            in RV122I mode.
        address: 0xB0C
        priv_mode: M
        reset-val: 0
    mhpmcounter12h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter12h returns the upper half word in RV122I systems.
        address: 0xB8C
        priv_mode: M
        reset-val: 0
    mhpmevent13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent13 is a MXLEN-bit event register which controls
            mhpmcounter13.
        address: 0x32d
        priv_mode: M
        reset-val: 0
    mhpmcounter13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter13 is a 64-bit counter. Returns lower 132 bits
            in RV132I mode.
        address: 0xB0D
        priv_mode: M
        reset-val: 0
    mhpmcounter13h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter13h returns the upper half word in RV132I systems.
        address: 0xB8D
        priv_mode: M
        reset-val: 0
    mhpmevent14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent14 is a MXLEN-bit event register which controls
            mhpmcounter14.
        address: 0x32e
        priv_mode: M
        reset-val: 0
    mhpmcounter14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter14 is a 64-bit counter. Returns lower 142 bits
            in RV142I mode.
        address: 0xB0E
        priv_mode: M
        reset-val: 0
    mhpmcounter14h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter14h returns the upper half word in RV142I systems.
        address: 0xB8E
        priv_mode: M
        reset-val: 0
    mhpmevent15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent15 is a MXLEN-bit event register which controls
            mhpmcounter15.
        address: 0x32f
        priv_mode: M
        reset-val: 0
    mhpmcounter15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter15 is a 64-bit counter. Returns lower 152 bits
            in RV152I mode.
        address: 0xB0F
        priv_mode: M
        reset-val: 0
    mhpmcounter15h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter15h returns the upper half word in RV152I systems.
        address: 0xB8F
        priv_mode: M
        reset-val: 0
    mhpmevent16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent16 is a MXLEN-bit event register which controls
            mhpmcounter16.
        address: 0x330
        priv_mode: M
        reset-val: 0
    mhpmcounter16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter16 is a 64-bit counter. Returns lower 162 bits
            in RV162I mode.
        address: 0xB10
        priv_mode: M
        reset-val: 0
    mhpmcounter16h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter16h returns the upper half word in RV162I systems.
        address: 0xB90
        priv_mode: M
        reset-val: 0
    mhpmevent17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent17 is a MXLEN-bit event register which controls
            mhpmcounter17.
        address: 0x331
        priv_mode: M
        reset-val: 0
    mhpmcounter17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter17 is a 64-bit counter. Returns lower 172 bits
            in RV172I mode.
        address: 0xB11
        priv_mode: M
        reset-val: 0
    mhpmcounter17h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter17h returns the upper half word in RV172I systems.
        address: 0xB91
        priv_mode: M
        reset-val: 0
    mhpmevent18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent18 is a MXLEN-bit event register which controls
            mhpmcounter18.
        address: 0x332
        priv_mode: M
        reset-val: 0
    mhpmcounter18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter18 is a 64-bit counter. Returns lower 182 bits
            in RV182I mode.
        address: 0xB12
        priv_mode: M
        reset-val: 0
    mhpmcounter18h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter18h returns the upper half word in RV182I systems.
        address: 0xB92
        priv_mode: M
        reset-val: 0
    mhpmevent19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent19 is a MXLEN-bit event register which controls
            mhpmcounter19.
        address: 0x333
        priv_mode: M
        reset-val: 0
    mhpmcounter19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter19 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB13
        priv_mode: M
        reset-val: 0
    mhpmcounter19h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter19h returns the upper half word in RV32I systems.
        address: 0xB93
        priv_mode: M
        reset-val: 0
    mhpmevent20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent20 is a MXLEN-bit event register which controls
            mhpmcounter20.
        address: 0x334
        priv_mode: M
        reset-val: 0
    mhpmcounter20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter20 is a 64-bit counter. Returns lower 202 bits
            in RV202I mode.
        address: 0xB14
        priv_mode: M
        reset-val: 0
    mhpmcounter20h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter20h returns the upper half word in RV202I systems.
        address: 0xB94
        priv_mode: M
        reset-val: 0
    mhpmevent21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent21 is a MXLEN-bit event register which controls
            mhpmcounter21.
        address: 0x335
        priv_mode: M
        reset-val: 0
    mhpmcounter21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter21 is a 64-bit counter. Returns lower 212 bits
            in RV212I mode.
        address: 0xB15
        priv_mode: M
        reset-val: 0
    mhpmcounter21h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter21h returns the upper half word in RV212I systems.
        address: 0xB95
        priv_mode: M
        reset-val: 0
    mhpmevent22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent22 is a MXLEN-bit event register which controls
            mhpmcounter22.
        address: 0x336
        priv_mode: M
        reset-val: 0
    mhpmcounter22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter22 is a 64-bit counter. Returns lower 222 bits
            in RV222I mode.
        address: 0xB16
        priv_mode: M
        reset-val: 0
    mhpmcounter22h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter22h returns the upper half word in RV222I systems.
        address: 0xB96
        priv_mode: M
        reset-val: 0
    mhpmevent23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent23 is a MXLEN-bit event register which controls
            mhpmcounter23.
        address: 0x337
        priv_mode: M
        reset-val: 0
    mhpmcounter23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter23 is a 64-bit counter. Returns lower 232 bits
            in RV232I mode.
        address: 0xB17
        priv_mode: M
        reset-val: 0
    mhpmcounter23h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter23h returns the upper half word in RV232I systems.
        address: 0xB97
        priv_mode: M
        reset-val: 0
    mhpmevent24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent24 is a MXLEN-bit event register which controls
            mhpmcounter24.
        address: 0x338
        priv_mode: M
        reset-val: 0
    mhpmcounter24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter24 is a 64-bit counter. Returns lower 242 bits
            in RV242I mode.
        address: 0xB18
        priv_mode: M
        reset-val: 0
    mhpmcounter24h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter24h returns the upper half word in RV242I systems.
        address: 0xB98
        priv_mode: M
        reset-val: 0
    mhpmevent25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent25 is a MXLEN-bit event register which controls
            mhpmcounter25.
        address: 0x339
        priv_mode: M
        reset-val: 0
    mhpmcounter25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter25 is a 64-bit counter. Returns lower 252 bits
            in RV252I mode.
        address: 0xB19
        priv_mode: M
        reset-val: 0
    mhpmcounter25h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter25h returns the upper half word in RV252I systems.
        address: 0xB99
        priv_mode: M
        reset-val: 0
    mhpmevent26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent26 is a MXLEN-bit event register which controls
            mhpmcounter26.
        address: 0x33a
        priv_mode: M
        reset-val: 0
    mhpmcounter26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter26 is a 64-bit counter. Returns lower 262 bits
            in RV262I mode.
        address: 0xB1A
        priv_mode: M
        reset-val: 0
    mhpmcounter26h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter26h returns the upper half word in RV262I systems.
        address: 0xB9A
        priv_mode: M
        reset-val: 0
    mhpmevent27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent27 is a MXLEN-bit event register which controls
            mhpmcounter27.
        address: 0x33b
        priv_mode: M
        reset-val: 0
    mhpmcounter27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter27 is a 64-bit counter. Returns lower 272 bits
            in RV272I mode.
        address: 0xB1B
        priv_mode: M
        reset-val: 0
    mhpmcounter27h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter27h returns the upper half word in RV272I systems.
        address: 0xB9B
        priv_mode: M
        reset-val: 0
    mhpmevent28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent28 is a MXLEN-bit event register which controls
            mhpmcounter28.
        address: 0x33c
        priv_mode: M
        reset-val: 0
    mhpmcounter28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter28 is a 64-bit counter. Returns lower 282 bits
            in RV282I mode.
        address: 0xB1C
        priv_mode: M
        reset-val: 0
    mhpmcounter28h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter28h returns the upper half word in RV282I systems.
        address: 0xB9C
        priv_mode: M
        reset-val: 0
    mhpmevent29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent29 is a MXLEN-bit event register which controls
            mhpmcounter29.
        address: 0x33d
        priv_mode: M
        reset-val: 0
    mhpmcounter29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter29 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB1D
        priv_mode: M
        reset-val: 0
    mhpmcounter29h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter29h returns the upper half word in RV32I systems.
        address: 0xB9D
        priv_mode: M
        reset-val: 0
    mhpmevent30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent30 is a MXLEN-bit event register which controls
            mhpmcounter30.
        address: 0x33e
        priv_mode: M
        reset-val: 0
    mhpmcounter30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter30 is a 64-bit counter. Returns lower 302 bits
            in RV302I mode.
        address: 0xB1E
        priv_mode: M
        reset-val: 0
    mhpmcounter30h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter30h returns the upper half word in RV302I systems.
        address: 0xB9E
        priv_mode: M
        reset-val: 0
    mhpmevent31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent31 is a MXLEN-bit event register which controls
            mhpmcounter31.
        address: 0x33f
        priv_mode: M
        reset-val: 0
    mhpmcounter31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter31 is a 64-bit counter. Returns lower 312 bits
            in RV312I mode.
        address: 0xB1F
        priv_mode: M
        reset-val: 0
    mhpmcounter31h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter31h returns the upper half word in RV312I systems.
        address: 0xB9F
        priv_mode: M
        reset-val: 0
    sedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sedeleg
        address: 258
        priv_mode: S
        reset-val: 0
    sideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sideleg
        priv_mode: S
        address: 259
        reset-val: 0
    fflags:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold floating point accrued exceptions.
        address: 001
        priv_mode: U
        reset-val: 0
    frm:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Dynamic Rounding Mode.
        address: 002
        priv_mode: U
        reset-val: 0
    fcsr:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Control and Status Register.
        address: 003
        priv_mode: U
        reset-val: 0
    cycle:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of cycles executed from an arbitrary point
            in time.
        priv_mode: U
        address: 0xC00
        reset-val: 0
    cycleh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the mcycle counter; only for rv32.
        address: 0xC80
        priv_mode: U
        reset-val: 0
    time:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Timer for RDTIME instruction and RTC in the processor.
        priv_mode: U
        address: 0xC01
        reset-val: 0
    timeh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the Timer for RDTIME instruction and RTC in
            the processor; only for rv32.
        address: 0xC81
        priv_mode: U
        reset-val: 0
    instret:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of instructions executed from an arbitrary
            point in time.
        priv_mode: U
        address: 0xC02
        reset-val: 0
    instreth:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the minstret counter; only for rv32.
        address: 0xC82
        priv_mode: U
        reset-val: 0
    hpmcounter3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC03
    hpmcounter4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC04
    hpmcounter5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC05
    hpmcounter6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC06
    hpmcounter7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC07
    hpmcounter8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC08
    hpmcounter9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC09
    hpmcounter10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0A
    hpmcounter11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0B
    hpmcounter12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0C
    hpmcounter13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0D
    hpmcounter14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0E
    hpmcounter15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0F
    hpmcounter16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC10
    hpmcounter17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC11
    hpmcounter18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC12
    hpmcounter19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC13
    hpmcounter20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC14
    hpmcounter21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC15
    hpmcounter22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC16
    hpmcounter23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC17
    hpmcounter24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC18
    hpmcounter25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC19
    hpmcounter26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1A
    hpmcounter27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1B
    hpmcounter28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1C
    hpmcounter29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1D
    hpmcounter30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1E
    hpmcounter31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1F
    hpmcounter3h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3h returns the upper half word in RV32I systems.
        address: 0xC83
    hpmcounter4h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4h returns the upper half word in RV32I systems.
        address: 0xC84
    hpmcounter5h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5h returns the upper half word in RV32I systems.
        address: 0xC85
    hpmcounter6h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6h returns the upper half word in RV32I systems.
        address: 0xC86
    hpmcounter7h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7h returns the upper half word in RV32I systems.
        address: 0xC87
    hpmcounter8h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8h returns the upper half word in RV32I systems.
        address: 0xC88
    hpmcounter9h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9h returns the upper half word in RV32I systems.
        address: 0xC89
    hpmcounter10h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10h returns the upper half word in RV32I systems.
        address: 0xC8A
    hpmcounter11h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11h returns the upper half word in RV32I systems.
        address: 0xC8B
    hpmcounter12h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12h returns the upper half word in RV32I systems.
        address: 0xC8C
    hpmcounter13h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13h returns the upper half word in RV32I systems.
        address: 0xC8D
    hpmcounter14h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14h returns the upper half word in RV32I systems.
        address: 0xC8E
    hpmcounter15h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15h returns the upper half word in RV32I systems.
        address: 0xC8F
    hpmcounter16h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16h returns the upper half word in RV32I systems.
        address: 0xC90
    hpmcounter17h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17h returns the upper half word in RV32I systems.
        address: 0xC91
    hpmcounter18h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18h returns the upper half word in RV32I systems.
        address: 0xC92
    hpmcounter19h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19h returns the upper half word in RV32I systems.
        address: 0xC93
    hpmcounter20h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20h returns the upper half word in RV32I systems.
        address: 0xC94
    hpmcounter21h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21h returns the upper half word in RV32I systems.
        address: 0xC95
    hpmcounter22h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22h returns the upper half word in RV32I systems.
        address: 0xC96
    hpmcounter23h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23h returns the upper half word in RV32I systems.
        address: 0xC97
    hpmcounter24h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24h returns the upper half word in RV32I systems.
        address: 0xC98
    hpmcounter25h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25h returns the upper half word in RV32I systems.
        address: 0xC99
    hpmcounter26h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26h returns the upper half word in RV32I systems.
        address: 0xC9A
    hpmcounter27h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27h returns the upper half word in RV32I systems.
        address: 0xC9B
    hpmcounter28h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28h returns the upper half word in RV32I systems.
        address: 0xC9C
    hpmcounter29h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29h returns the upper half word in RV32I systems.
        address: 0xC9D
    hpmcounter30h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30h returns the upper half word in RV32I systems.
        address: 0xC9E
    hpmcounter31h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31h returns the upper half word in RV32I systems.
        address: 0xC9F
    sstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sstatus register keeps track of the processor’s current operating
            state.
        address: 0x100
        priv_mode: S
        reset-val: 0
    sie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sie register is an SXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x104
        priv_mode: S
        reset-val: 0
    sip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sip register is an SXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x144
        priv_mode: S
        reset-val: 0
    sscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x140
        priv_mode: S
        reset-val: 0
    sepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x141
        priv_mode: S
        reset-val: 0
    stval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The stval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x143
        priv_mode: S
        reset-val: 0
    scause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x142
        priv_mode: S
        reset-val: 0
    stvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x105
        priv_mode: S
        reset-val: 0
    satp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x180
        priv_mode: S
        reset-val: 0
    ustatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ustatus register keeps track of the processor’s current operating
            state.
        address: 0x000
        priv_mode: U
        reset-val: 0
    uie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uie register is an UXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x004
        priv_mode: U
        reset-val: 0
    uip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uip register is an UXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x044
        priv_mode: U
        reset-val: 0
    uscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uscratch register is an UXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x040
        priv_mode: U
        reset-val: 0
    uepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x041
        priv_mode: U
        reset-val: 0
    utval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The utval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x043
        priv_mode: U
        reset-val: 0
    ucause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ucause register stores the information regarding the trap.
        address: 0x042
        priv_mode: U
        reset-val: 0
    utvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: UXLEN-bit read/write register that holds trap vector configuration.
        address: 0x005
        priv_mode: U
        reset-val: 0
    scounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x106
        priv_mode: S
        reset-val: 0
    hstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hstatus register keeps track of and controls the hart’s current
            operating state.
        address: 1536
        priv_mode: H
        reset-val: 0
    hideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Hypervisor Interrupt delegation Register.
        address: 1539
        priv_mode: H
        reset-val: 0
    hedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Hypervisor Exception delegation Register.
        address: 1538
        priv_mode: H
        reset-val: 0
    hip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hip register is an HXLEN-bit read/write register containing
            information on pending interrupts.
        address: 1604
        priv_mode: H
        reset-val: 0
    hvip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hvip register is an HSXLEN-bit read/write register that a
            hypervisor can write to indicate virtual interrupts intended for VS-mode.
        address: 1605
        priv_mode: H
        reset-val: 0
    hgeip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hgeip register is an HSXLEN-bit read-only register that indicates
            pending guest external interrupts for this hart.
        address: 0xE12
        priv_mode: H
        reset-val: 0
    hgeie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hgeie register is an HSXLEN-bit read/write register that
            contains enable bits for the guest external interrupts at this hart.
        address: 0x607
        priv_mode: H
        reset-val: 0
    htval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x643
        priv_mode: H
        reset-val: 0
    htinst:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htinst is a warl register that need only be able to hold
            the values that the implementation may automatically write to it on a
            trap.
        address: 0x64A
        priv_mode: H
        reset-val: 0
    mtval2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: When a trap is taken into M-mode, mtval2 is written with additional
            exception-specific information to assist software in handling the trap.
        address: 0x34B
        priv_mode: M
        reset-val: 0
    mtinst:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mtinst is a warl register that need only be able to hold
            the values that the implementation may automatically write to it on a
            trap.
        address: 0x34A
        priv_mode: M
        reset-val: 0
    hgatp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: HSXLEN-bit register which controls G-stage address translation
            and protection
        address: 0x680
        priv_mode: H
        reset-val: 0
    hcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x606
        priv_mode: H
        reset-val: 0
    htimedelta:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htimedelta CSR is a read/write register that contains the
            delta between the value of the time CSR and the value returned in VS-mode
            or VU-mode.
        priv_mode: H
        address: 0x605
        reset-val: 0
    htimedeltah:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of htimedelta
        address: 0x615
        priv_mode: H
        reset-val: 0
    vsstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsstatus register keeps track of the processor’s current
            operating state.
        address: 0x200
        priv_mode: S
        reset-val: 0
    vsie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsie register is an VSXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x204
        priv_mode: S
        reset-val: 0
    vsip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsip register is an VSXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x244
        priv_mode: S
        reset-val: 0
    vsscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsscratch register is an VSXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x240
        priv_mode: S
        reset-val: 0
    vsepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x241
        priv_mode: S
        reset-val: 0
    vstval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vstval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x243
        priv_mode: S
        reset-val: 0
    vscause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x242
        priv_mode: S
        reset-val: 0
    vstvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x205
        priv_mode: S
        reset-val: 0
    vsatp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: VSXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x280
        priv_mode: S
        reset-val: 0
    vxsat:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vxsat register records the overflow saturation condition
            of P and V instructions.
        address: 9
        priv_mode: U
        reset-val: 0
    mnscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |-
            The mnscratch CSR holds an MXLEN-bit read-write register which enables the NMI trap 
            handler to save and restore the context that was interrupted.
        address: 0x740
        priv_mode: M
        reset-val: 0
    mnepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |-
            The mnepc CSR is an MXLEN-bit read-write register which on entry to the NMI trap handler holds
            the PC of the instruction that took the interrupt.

            The low bit of mnepc (mnepc[0]) is always zero. On implementations that support only
            IALIGN=32, the two low bits (mnepc[1:0]) are always zero.

            If an implementation allows IALIGN to be either 16 or 32 (by changing CSR misa, for example),
            then, whenever IALIGN=32, bit mnepc[1] is masked on reads so that it appears to be 0. This
            masking occurs also for the implicit read by the MRET instruction. Though masked, mnepc[1]
            remains writable when IALIGN=32.

            mnepc is a WARL register that must be able to hold all valid virtual addresses. It need not be
            capable of holding all possible invalid addresses. Prior to writing mnepc, implementations may
            convert an invalid address into some other invalid address that mnepc is capable of holding.
        address: 0x741
        priv_mode: M
        reset-val: 0
    mncause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |-
            The mncause CSR holds the reason for the NMI, with bit MXLEN-1 set to 1, 
            and the NMI cause encoded in the least-significant bits or zero if NMI causes are not supported.
        address: 0x742
        priv_mode: M
        reset-val: 2147483648
    mnstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |2-

            The mnstatus CSR holds a two-bit field, MNPP, which on entry to the trap handler holds the
            privilege mode of the interrupted context, encoded in the same manner as mstatus.MPP. It also

            holds a one-bit field, MNPV, which on entry to the trap handler holds the virtualization mode of
            the interrupted context, encoded in the same manner as mstatus.MPV.
            mnstatus also holds the NMIE bit. When NMIE=1, nonmaskable interrupts are enabled. When
            NMIE=0, all interrupts are disabled.
            When NMIE=0, the hart behaves as though mstatus.MPRV were clear, regardless of the current
            setting of mstatus.MPRV.

            Upon reset, NMIE contains the value 0.
        address: 0x744
        priv_mode: M
        reset-val: 0
</br></div></td>
          </tr>
          </tbody>
          <tbody>
          <tr>
            <td class="col-yname">/home/hassan/nucleusrv/riscof_work/nucleusrv_platform_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">mtime:
    implemented: true
    address: 0xbff8
mtimecmp:
    implemented: true
    address: 0x4000
nmi:
    label: nmi_vector
reset:
    label: reset_vector
mtval_condition_writes:
    implemented: false
scause_non_standard:
    implemented: false
stval_condition_writes:
    implemented: false
zicbo_cache_block_sz:
    implemented: false
</br></div></td>
          </tr>
          </tbody></table>
    <p>Please visit <a href="https://riscv-config.readthedocs.io/en/latest/yaml-specs.html">YAML specifications</a> for more information. </p>

    <h2>Summary</h2>
    <p class="filter" hidden="true">(Un)check the boxes to filter the results.</p><input checked="true" class="filter" data-test-result="passed" name="filter_checkbox" onChange="filter_table(this)" type="checkbox"/><span class="passed">0Passed</span>, <input checked="true" class="filter" data-test-result="failed" name="filter_checkbox" onChange="filter_table(this)" type="checkbox"/><span class="failed">92Failed</span>
    <h2>Results</h2>
    <table id="results-table">
      <thead id="results-table-head">
        <tr>
          <th class="sortable" col="name">Test</th>
          <th class="sortable result initial-sort" col="result">Result</th>
          <th col="path">Path</th>
          </tr>
        </thead>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cadd-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cadd-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cadd-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cadd-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/caddi-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/caddi-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/caddi-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 00000012
*          2 7d5bfddb c000001f
*          3 feedbead fffffff8
*          4 ffc00000 fffffbf8
*          5 01fddb7f fffffff0
*          6 00fab7ff 00000004
*          7 0000000f 00000101
*          8 00000000 8000001f
*          9 000007f7 00000000
*         10 00000000 7fffffe9
*         11 0001f56f 00000005
*         12 00003114 66666668
*         13 00000000 ffc00007
*         14 00020000 fffe000f
*         15 00080000 fffffffc
*         16 00200000 dffffffc
*         17 00800000 fffffff4
*         18 02000000 fffffff0
*         19 08000000 0000001d
*         20 20000000 00000004
*         21 20000000 00000023
*         22 20000000 00000039
*         23 20000000 0000007c
*         24 20000000 00000202
*         25 ffffffdf 00000410
*         26 ffffff7f 00000810
*         27 000005fe 00001015
*         28 000005fe 00001ffc
*         29 000005fe 00004000
*         30 fffc0000 00008006
*         31 fff80000 00010005
*         32 fff00000 0001fffc
*         33 ffe00000 0003fff9
*         34 ff800000 0007fff0
*         35 ff000000 000ffff7
*         36 fe000000 001fffea
*         37 fc000000 00400009
*         38 f8000000 007ffffc
*         39 f0000000 01000004
*         40 c0000000 02000004
*         41 55555555 03fffff0
*         42 55555555 08000000
*         43 55555555 10000004
*         44 55555555 20000000
*         45 55555555 3fffffff
*         46 55555555 00000003
*         47 55555555 ffffffdb
*         48 55555555 fffffff2
*         49 55555555 0000000e
*         50 55555555 ffffffde
*         51 55555555 ffffffa9
*         52 55555555 ffffff5f
*         53 55555555 fffffefb
*         54 55555555 fffffe03
*         55 55555555 fffff804
*         56 55555555 fffff00f
*         57 55555555 ffffe004
*         58 55555555 ffffbffe
*         59 55555555 ffff800e
*         60 55555555 fffefff6
*         61 55555555 fffbfffa
*         62 55555555 fff7ffef
*         63 aaaaaaaa ffeffffd
*         64 aaaaaaaa ffe00004
*         65 aaaaaaaa ff7ffffb
*         66 aaaaaaaa ff000004
*         67 aaaaaaaa fdfffff7
*         68 aaaaaaaa fc000003
*         69 aaaaaaaa f8000006
*         70 aaaaaaaa f0000003
*         71 aaaaaaaa c0000003
*         72 aaaaaaaa 55555559
*         73 aaaaaaaa aaaaaaa8
*         74 aaaaaaaa 00000006
*         75 aaaaaaaa 00000008
*         76 aaaaaaaa 0000000d
*         77 aaaaaaaa 00000009
*         78 aaaaaaaa 00000001
*         79 aaaaaaaa fffffffe
*         80 aaaaaaaa 00000005
*         81 aaaaaaaa 00000007
*         82 aaaaaaaa 0000000c
*         83 33333333 00000003
*         84 33333333 0000000e
*         85 33333333 0000000a
*         86 33333333 00000002
*         87 33333333 ffffffff
*         88 33333333 55555558
*         89 33333333 5555555a
*         90 66666666 5555555f
*         91 66666666 5555555b
*         92 66666666 55555553
*         93 66666666 55555550
*         94 66666666 55555557
*         95 66666666 5555555e
*         96 66666666 55555555
*         97 55555554 55555560
*         98 55555554 5555555c
          99 55555554 55555554
*        100 55555554 55555551
*        101 55555554 aaaaaaad
*        102 55555554 aaaaaaaf
*        103 55555554 aaaaaab4
*        104 33333332 aaaaaab0
*        105 33333332 aaaaaaa5
*        106 33333332 aaaaaaac
*        107 33333332 aaaaaaae
*        108 33333332 aaaaaab3
*        109 33333332 aaaaaaaa
*        110 33333332 aaaaaab5
*        111 66666665 aaaaaab1
*        112 66666665 aaaaaaa9
*        113 66666665 aaaaaaa6
*        114 66666665 00000008
*        115 66666665 0000000a
*        116 66666665 0000000f
*        117 6666ac8f 0000000b
*        118 55555556 00000003
*        119 55555556 00000000
*        120 55555556 00000007
*        121 55555556 00000009
*        122 55555556 0000000e
*        123 55555556 00000005
*        124 55555556 00000010
*        125 aaaaaaab 0000000c
*        126 aaaaaaab 00000004
*        127 aaaaaaab 00000001
*        128 aaaaaaab 33333336
*        129 aaaaaaab 33333338
*        130 aaaaaaab 3333333d
*        131 aaaae6eb 33333339
*        132 33333334 33333331
*        133 33333334 3333332e
*        134 33333334 33333335
*        135 33333334 33333337
*        136 33333334 3333333c
*        137 33333334 33333333
*        138 33333334 3333333e
*        139 66666667 3333333a
*        140 66666667 33333332
*        141 66666667 3333332f
*        142 66666667 66666669
*        143 66666667 6666666b
*        144 66666667 66666670
*        145 fffffe33 6666666c
*        146 00000000 66666664
*        147 00000000 66666661
*        148 7d5bfddb 6666666a
*        149 feedbead 6666666f
*        150 ffc00000 66666666
*        151 01fddb7f 66666671
*        152 00fab7ff 6666666d
*        153 0000000f 66666665
*        154 00000000 66666662
*        155 000007f7 ffff4aff
*        156 00000000 ffff4b01
*        157 0001f56f ffff4b06
*        158 00007114 ffff4b02
*        159 00000000 ffff4afa
*        160 00020000 ffff4af7
*        161 00080000 ffff4afe
*        162 00200000 ffff4b00
*        163 00800000 ffff4b05
*        164 02000000 ffff4afc
*        165 08000000 ffff4b07
*        166 20000000 ffff4b03
*        167 20000000 ffff4afb
*        168 20000000 ffff4af8
*        169 20000000 0000b507
*        170 20000000 0000b509
*        171 ffffffdf 0000b50e
*        172 ffffff7f 0000b50a
*        173 000005fe 0000b502
*        174 000005fe 0000b4ff
*        175 000005fe 0000b506
*        176 fffc0000 0000b508
*        177 fff80000 0000b50d
*        178 fff00000 0000b504
*        179 ffe00000 0000b50f
*        180 ff800000 0000b50b
*        181 ff000000 0000b503
*        182 fe000000 0000b500
*        183 fc000000 00000005
*        184 f8000000 00000007
*        185 f0000000 0000000c
*        186 c0000000 00000008
*        187 55555555 00000000
*        188 55555555 fffffffd
*        189 55555555 00000006
*        190 55555555 0000000b
*        191 55555555 00000002
*        192 55555555 0000000d
*        193 55555555 00000009
*        194 55555555 00000001
*        195 55555555 fffffffe
*        196 55555555 55555557
*        197 55555555 55555559
*        198 55555555 5555555e
*        199 55555555 5555555a
*        200 55555555 55555552
*        201 55555555 5555554f
*        202 55555555 55555556
*        203 55555555 55555558
*        204 55555555 5555555d
*        205 55555555 55555554
*        206 55555555 5555555f
*        207 55555555 5555555b
*        208 55555555 55555553
*        209 aaaaaaaa 55555550
*        210 aaaaaaaa 00000003
*        211 aaaaaaaa 00000005
*        212 aaaaaaaa 0000000a
*        213 aaaaaaaa 00000006
*        214 aaaaaaaa fffffffe
*        215 aaaaaaaa fffffffb
*        216 aaaaaaaa 00000002
*        217 aaaaaaaa 00000004
*        218 aaaaaaaa 00000009
*        219 aaaaaaaa 0000000b
*        220 aaaaaaaa 00000007
*        221 aaaaaaaa ffffffff
*        222 aaaaaaaa fffffffc
*        223 aaaaaaaa 00000007
*        224 aaaaaaaa 00000009
*        225 aaaaaaaa 0000000e
*        226 aaaaaaaa 0000000a
*        227 aaaaaaaa 00000002
*        228 aaaaaaaa ffffffff
*        229 33333333 00000006
*        230 33333333 00000008
*        231 33333333 0000000d
*        232 33333333 0000000f
*        233 33333333 0000000b
*        234 33333333 00000003
*        235 33333333 00000000
*        236 66666666 33333335
*        237 66666666 33333337
*        238 66666666 3333333c
*        239 66666666 33333338
*        240 66666666 33333330
*        241 66666666 3333332d
*        242 66666666 33333334
*        243 55555554 33333336
*        244 55555554 3333333b
*        245 55555554 33333332
*        246 55555554 3333333d
*        247 55555554 33333339
*        248 55555554 33333331
*        249 55555554 3333332e
*        250 33333332 66666668
*        251 33333332 6666666a
*        252 33333332 6666666f
*        253 33333332 6666666b
*        254 33333332 66666663
*        255 33333332 66666660
*        256 33333332 66666667
*        257 66666665 66666669
*        258 66666665 6666666e
         259 66666665 66666665
*        260 66666665 66666670
*        261 66666665 6666666c
*        262 66666665 66666664
*        263 6666ac8f 66666661
*        264 55555556 0000b506
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi16sp-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/caddi16sp-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/caddi16sp-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/caddi16sp-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000020 6f5ca309
*          1 00000020 00000040
*          2 80000000 ffffffa4
*          3 80000000 0000002b
*          4 80000000 dfffff9f
*          5 00200000 7ffffff0
*          6 00000080 000000f0
*          7 00000200 8000002f
*          8 00000800 00000091
*          9 00002000 fffffe08
*         10 00008000 002001f0
*         11 00020000 fffffff2
*         12 00080000 00000060
*         13 00400000 00000060
*         14 01000000 00000060
*         15 04000000 00000090
*         16 10000000 00000250
*         17 40000000 000003b0
*         18 aaaaaaaa 00000820
*         19 08000000 00001080
*         20 ffffffbf 00001ff0
*         21 fffffeff 00003ef0
*         22 fffffbff 00007ff0
*         23 fffff000 00010150
*         24 ffffe000 0001fe00
*         25 ffffc000 0003ffe0
*         26 ffff0000 00080100
*         27 fffe0000 000fff70
*         28 fffc0000 004001f0
*         29 fff80000 00800080
*         30 fff00000 00fffef0
*         31 00000020 01ffff70
*         32 00000020 04000020
*         33 80000000 080001f0
*         34 80000000 10000050
*         35 80000000 200000f0
*         36 00200000 40000090
*         37 00000080 000001ee
*         38 00000200 0000003d
*         39 00000800 00000057
*         40 00002000 ffdfff5f
*         41 00008000 ffc0006f
*         42 00020000 ff8001ef
*         43 00080000 ff00008f
*         44 00400000 fe0000ff
*         45 01000000 fbfffeff
*         46 04000000 f7fffdff
*         47 10000000 effffeff
*         48 40000000 c000008f
*         49 aaaaaaaa 555554b5
*         50 08000000 aaaaab1a
*         51 ffffffbf ffff800f
*         52 fffffeff 000000d0
*         53 fffffbff 07fffea0
*         54 fffff000 fffffedf
*         55 ffffe000 0000005f
*         56 ffffc000 ffffffff
*         57 ffff0000 ffffffbf
*         58 fffe0000 fffffdef
*         59 fffc0000 fffffeff
*         60 fff80000 fffffb6f
*         61 fff00000 fffff88f
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi4spn-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/caddi4spn-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/caddi4spn-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/caddi4spn-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 0000001c
*          2 00000000 000003fc
*          3 00000000 00000004
*          4 00000000 00000008
*          5 00000000 00000010
*          6 00000000 00000020
*          7 00000000 00000040
*          8 00000000 00000080
*          9 00000000 00000100
*         10 00000000 00000200
*         11 00000000 000003f8
*         12 00000000 000003f4
*         13 00000000 000003ec
*         14 00000000 000002fc
*         15 00000000 000001fc
*         16 00000000 00000154
*         17 00000000 000002a8
*         18 00000000 000003dc
*         19 00000000 000003bc
*         20 00000000 0000037c
*         21 00000000 6f5ca309
          22 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cand-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cand-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cand-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cand-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/candi-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/candi-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/candi-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/candi-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 fffffffa
*          2 00000000 0000000a
           3 00000000 00000000
*          4 00000000 00000100
           5 00000000 00000000
*          6 80000000 00000000
*          7 80000000 0000001f
*          8 80000000 00000000
*          9 80000000 00000000
*         10 fff00000 00000000
*         11 fff00000 00000000
*         12 00100000 00000001
*         13 66666665 00000000
*         14 66666665 00000008
*         15 66666665 00000010
*         16 66666665 00000002
*         17 66666665 00100000
*         18 00000020 66666663
*         19 00000080 66666665
*         20 fffffc00 00000003
*         21 00040000 00000000
*         22 00200000 00000000
*         23 00800000 00000000
*         24 02000000 00000000
*         25 08000000 00000000
*         26 40000000 00000020
*         27 ffffff7f 00000000
*         28 fffffdff 00000000
*         29 fffffdff 00000000
*         30 fffffdff 00000000
*         31 fffffdff 00000800
*         32 fffffdff 00000000
*         33 aaaaaaaa 00004000
*         34 55555555 00000000
*         35 55555555 00000000
*         36 55555555 00000000
*         37 55555555 00040000
*         38 55555555 00080000
*         39 55555555 00000000
*         40 aaaaaaaa 00400000
*         41 aaaaaaaa 00000000
*         42 aaaaaaaa 00000000
*         43 aaaaaaaa 00000000
*         44 aaaaaaaa 00000000
*         45 aaaaaaaa 00000000
*         46 aaaaaaaa 20000000
*         47 aaaaaaaa 00000000
*         48 aaaaaaaa 00000008
*         49 aaaaaaaa fffffffb
*         50 aaaaaaaa 00000010
*         51 aaaaaaaa ffffffee
*         52 aaaaaaaa 00000007
*         53 aaaaaaaa 00000004
*         54 aaaaaaaa 00000006
*         55 aaaaaaaa 00000010
*         56 aaaaaaaa 00000001
*         57 aaaaaaaa 00000002
*         58 aaaaaaaa 00000009
*         59 aaaaaaaa 00000007
*         60 33333333 ffffbff6
*         61 33333333 fffefffd
*         62 33333333 00000002
*         63 33333333 fffbffff
*         64 33333333 00000003
*         65 33333333 0000000b
*         66 33333333 00000004
*         67 66666666 ff7ffffd
*         68 66666666 feffffef
*         69 66666666 00000000
*         70 66666666 00000010
*         71 66666666 0000000f
*         72 66666666 00000006
*         73 66666666 00000005
*         74 66666666 bffffff8
*         75 66666666 00000004
*         76 66666666 aaaaaaa2
*         77 66666666 00000003
*         78 66666666 00000001
*         79 66666666 00000002
*         80 66666666 00000002
*         81 66666666 00000003
*         82 66666666 00000002
*         83 66666666 00000000
*         84 66666666 00000001
*         85 66666666 00000000
*         86 66666666 00000003
*         87 66666666 00000003
*         88 66666666 00000003
*         89 66666666 00000000
*         90 66666666 00000001
*         91 66666666 00000005
*         92 66666666 00000000
*         93 66666666 00000004
*         94 66666666 55555554
*         95 66666666 55555551
*         96 66666666 00000000
*         97 66666666 00000001
*         98 66666666 00000000
*         99 66666666 00000001
*        100 66666666 00000005
*        101 66666666 55555555
*        102 66666666 55555554
*        103 66666666 00000002
*        104 66666666 00000000
*        105 66666666 0000000a
*        106 66666666 00000002
*        107 66666666 aaaaaaaa
*        108 66666666 aaaaaaaa
*        109 66666666 00000002
*        110 66666666 00000000
*        111 66666666 00000008
*        112 66666666 00000000
*        113 66666666 0000000a
*        114 55555554 00000002
*        115 55555554 aaaaaaaa
*        116 55555554 aaaaaaa8
*        117 55555554 00000001
*        118 55555554 00000005
*        119 55555554 00000000
*        120 55555554 00000004
*        121 55555554 00000004
*        122 55555554 00000001
*        123 55555554 00000004
*        124 55555554 00000001
*        125 55555554 00000000
*        126 55555554 00000001
*        127 55555554 00000005
*        128 55555554 00000005
*        129 55555554 00000004
*        130 55555554 00000003
*        131 55555554 00000001
*        132 55555554 00000002
*        133 55555554 00000002
*        134 55555554 33333332
*        135 55555554 33333333
*        136 55555554 00000002
*        137 55555554 00000000
*        138 55555554 00000001
*        139 55555554 00000000
*        140 55555554 00000003
*        141 55555554 00000003
*        142 55555554 33333333
*        143 55555554 33333330
*        144 55555554 00000002
*        145 55555554 00000004
*        146 55555554 00000002
*        147 33333332 00000006
*        148 33333332 66666666
*        149 33333332 66666662
*        150 33333332 00000002
*        151 33333332 00000004
*        152 33333332 00000000
*        153 33333332 00000000
*        154 66666665 00000002
*        155 66666665 00000006
*        156 66666665 66666666
*        157 66666665 66666664
*        158 66666665 00000000
*        159 66666665 00000004
*        160 66666665 00000008
*        161 66666665 00000004
*        162 66666665 ffff4afc
*        163 66666665 ffff4af8
*        164 66666665 00000000
*        165 66666665 00000004
*        166 66666665 00000008
*        167 66666665 00000008
*        168 66666665 00000004
*        169 66666665 ffff4afc
*        170 66666665 ffff4afc
*        171 66666665 00000000
*        172 66666665 00000004
*        173 66666665 00000000
*        174 66666665 00000004
*        175 55555556 0000b504
*        176 55555556 0000b500
*        177 55555556 00000000
*        178 55555556 00000004
*        179 55555556 00000000
*        180 55555556 00000000
*        181 55555556 00000000
*        182 aaaaaaab 00000004
*        183 aaaaaaab 0000b504
*        184 aaaaaaab 0000b504
*        185 aaaaaaab 00000002
*        186 aaaaaaab 00000002
*        187 aaaaaaab 00000002
*        188 aaaaaaab 00000002
*        189 aaaaaaab 00000002
*        190 aaaaaaab 00000002
*        191 aaaaaaab 00000000
*        192 aaaaaaab 00000000
*        193 aaaaaaab 00000000
*        194 aaaaaaab 00000002
*        195 aaaaaaab 00000002
*        196 aaaaaaab 00000002
*        197 aaaaaaab 00000000
*        198 aaaaaaab 00000000
*        199 aaaaaaab 00000004
*        200 aaaaaaab 00000000
*        201 aaaaaaab 00000004
*        202 aaaaaaab 55555554
*        203 aaaaaaab 55555550
*        204 aaaaaaab 00000000
*        205 aaaaaaab 00000004
*        206 aaaaaaab 00000000
*        207 aaaaaaab 00000000
*        208 aaaaaaab 00000000
*        209 aaaaaaab 00000004
*        210 aaaaaaab 55555554
*        211 aaaaaaab 55555554
*        212 aaaaaaab 00000000
*        213 aaaaaaab 00000000
*        214 aaaaaaab 00000000
*        215 aaaaaaab 00000000
*        216 aaaaaaab 00000000
*        217 aaaaaaab 00000000
*        218 aaaaaaab 00000000
*        219 33333334 00000000
*        220 33333334 00000000
*        221 33333334 00000000
*        222 33333334 00000000
*        223 33333334 00000000
*        224 33333334 00000000
*        225 33333334 00000000
*        226 66666667 00000004
*        227 66666667 00000004
*        228 66666667 00000004
*        229 66666667 00000000
*        230 66666667 00000000
*        231 66666667 00000004
*        232 fffffe33 00000000
         233 00000000 00000000
*        235 00000000 00000004
*        236 00000000 00000004
*        237 00000000 00000004
*        238 00000000 00000002
*        239 80000000 00000000
*        240 80000000 00000002
*        241 80000000 00000002
*        242 80000000 33333332
*        243 fff00000 33333332
*        244 fff00000 00000002
*        245 00100000 00000000
*        246 66666665 00000000
*        247 66666665 00000000
*        248 66666665 00000002
*        249 66666665 00000002
*        250 66666665 33333332
*        251 00000020 33333330
*        252 00000080 00000001
*        253 fffffc00 00000005
*        254 00040000 00000000
*        255 00200000 00000004
*        256 00800000 66666664
*        257 02000000 66666661
*        258 08000000 00000000
*        259 40000000 00000004
*        260 ffffff7f 00000001
*        261 fffffdff 00000000
*        262 fffffdff 00000001
*        263 fffffdff 00000005
*        264 fffffdff 66666665
*        265 fffffdff 66666664
*        266 aaaaaaaa 00000003
*        267 55555555 00000001
*        268 55555555 00000002
*        269 55555555 00000002
*        270 55555555 0000b502
*        271 55555555 0000b503
*        272 55555555 00000002
*        273 aaaaaaaa 00000000
*        274 aaaaaaaa 00000001
*        275 aaaaaaaa 00000000
*        276 aaaaaaaa 00000003
*        277 aaaaaaaa 00000003
*        278 aaaaaaaa 0000b503
*        279 aaaaaaaa 0000b500
*        280 aaaaaaaa 00000002
*        281 aaaaaaaa 00000004
*        282 aaaaaaaa 00000002
*        283 aaaaaaaa 00000006
*        284 aaaaaaaa 55555556
*        285 aaaaaaaa 55555552
*        286 aaaaaaaa 00000002
*        287 aaaaaaaa 00000004
*        288 aaaaaaaa 00000000
*        289 aaaaaaaa 00000000
*        290 aaaaaaaa 00000002
*        291 aaaaaaaa 00000006
*        292 aaaaaaaa 55555556
*        293 33333333 55555554
*        294 33333333 00000003
*        295 33333333 00000001
*        296 33333333 0000000a
*        297 33333333 00000002
*        298 33333333 aaaaaaaa
*        299 33333333 aaaaaaab
*        300 66666666 00000002
*        301 66666666 00000000
*        302 66666666 00000009
*        303 66666666 00000000
*        304 66666666 0000000b
*        305 66666666 00000003
*        306 66666666 aaaaaaab
*        307 66666666 aaaaaaa8
*        308 66666666 00000002
*        309 66666666 00000004
*        310 66666666 00000002
*        311 66666666 00000006
*        312 66666666 00000006
*        313 66666666 00000002
*        314 66666666 ffff4afd
*        315 66666666 ffff4afc
*        316 66666666 00000001
*        317 66666666 00000005
*        318 66666666 00000000
*        319 66666666 00000004
*        320 66666666 0000b504
*        321 66666666 0000b501
*        322 66666666 00000000
*        323 66666666 00000004
*        324 66666666 00000001
*        325 66666666 00000000
*        326 66666666 00000001
*        327 66666666 00000005
*        328 66666666 0000b505
*        329 66666666 0000b504
*        330 66666666 00000002
*        331 66666666 00000004
*        332 66666666 00000000
*        333 66666666 00000000
*        334 66666666 00000002
*        335 66666666 00000006
*        336 66666666 00000006
*        337 66666666 00000004
*        338 66666666 00000000
*        339 66666666 00000004
*        340 66666666 00000000
*        341 66666666 00000004
*        342 66666666 33333334
*        343 66666666 33333330
*        344 66666666 00000000
*        345 66666666 00000004
*        346 66666666 00000000
*        347 55555554 00000000
*        348 55555554 00000000
*        349 55555554 00000004
*        350 55555554 33333334
*        351 55555554 33333334
*        352 55555554 00000003
*        353 55555554 00000005
*        354 55555554 00000002
*        355 55555554 00000006
*        356 55555554 66666666
*        357 55555554 00000002
*        358 55555554 00000004
*        359 55555554 00000001
*        360 55555554 00000000
*        361 55555554 00000003
*        362 55555554 00000007
*        363 55555554 66666667
*        364 55555554 66666664
*        365 55555554 00000001
*        366 55555554 00000005
*        367 55555554 00000008
*        368 55555554 00000004
*        369 55555554 ffff4afc
*        370 55555554 ffff4af9
*        371 55555554 00000000
*        372 55555554 00000004
*        373 55555554 00000009
*        374 55555554 00000000
*        375 55555554 00000009
*        376 55555554 00000005
*        377 55555554 6f5ca309
*        378 55555554 00000000
*        379 55555554 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbeqz-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cbeqz-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cbeqz-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cbeqz-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 01fddb80 6f5ca309
*          1 01fddb80 01fddb81
           2 01fddb82 01fddb82
*          3 01fddb82 01fddb84
*          4 01fddb83 01fddb86
*          5 01fddb85 01fddb88
*          6 01fddb88 01fddb8b
*          7 01fddb88 01fddb8d
*          8 01fddb88 01fddb8f
*          9 01fddb8b 01fddb91
*         10 01fddb8c 01fddb93
*         11 01fddb92 01fddb95
*         12 01fddb95 01fddb97
          13 01fddb99 01fddb99
*         14 01fddb9a 01fddb9b
*         15 01fddb9b 01fddb9d
*         16 01fddb9c 01fddb9f
          17 01fddba1 01fddba1
*         18 01fddba2 01fddba3
*         19 01fddba3 01fddba5
*         20 01fddba4 01fddba7
*         21 01fddba5 01fddba9
*         22 01fddba6 01fddbab
*         23 01fddbaa 01fddbad
*         24 01fddbad 01fddbaf
*         25 01fddbaf 01fddbb1
*         26 01fddbb7 01fddbb3
*         27 01fddbb8 01fddbb5
*         28 01fddbba 01fddbb7
*         29 01fddbbb 01fddbb9
*         30 01fddbbc 01fddbbb
          31 01fddbbd 01fddbbd
*         33 01fddbc3 01fddbc1
*         34 01fddbc5 01fddbc3
*         35 01fddbc7 01fddbc5
*         36 01fddbca 01fddbc7
*         37 01fddbcd 01fddbc9
*         38 01fddbcf 01fddbcb
*         39 01fddbd0 01fddbcd
*         40 01fddbd2 01fddbcf
*         41 01fddbd6 01fddbd1
*         42 01fddbd6 01fddbd3
*         43 01fddbd6 01fddbd5
*         44 01fddbe2 01fddbd7
*         45 01fddbe3 01fddbd9
*         46 01fddbe4 01fddbdb
*         47 01fddbea 01fddbdd
*         48 01fddb80 01fddbdf
*         49 01fddb80 01fddbe1
*         50 01fddb82 01fddbe3
*         51 01fddb82 01fddbe5
*         52 01fddb83 01fddbe7
*         53 01fddb85 01fddbe9
*         54 01fddb88 01fddbeb
*         55 01fddb88 01fddbed
*         56 01fddb88 01fddbef
*         57 01fddb8b 01fddbf1
*         58 01fddb8c 01fddbf3
*         59 01fddb92 01fddbf5
*         60 01fddb95 01fddbf7
*         61 01fddb99 01fddbf9
*         62 01fddb9a 01fddbfb
*         63 01fddb9b 01fddbfd
*         64 01fddb9c 01fddbff
*         65 01fddba1 01fddc01
*         66 01fddba2 01fddc03
*         67 01fddba3 01fddc05
*         68 01fddba4 01fddc07
*         69 01fddba5 01fddc09
*         70 01fddba6 01fddc0b
*         71 01fddbaa 01fddc0d
*         72 01fddbad 01fddc0f
*         73 01fddbaf 01fddc11
*         74 01fddbb7 01fddc13
*         75 01fddbb8 01fddc15
*         76 01fddbba 01fddc17
*         77 01fddbbb 01fddc19
*         78 01fddbbc 01fddc1b
*         79 01fddbbd 01fddc1d
*         80 01fddbbf 01fddc1f
*         81 01fddbc3 01fddc21
*         82 01fddbc5 01fddc23
*         83 01fddbc7 01fddc25
*         84 01fddbca 01fddc27
*         85 01fddbcd 01fddc29
*         86 01fddbcf 6f5ca309
*         87 01fddbd0 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbnez-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cbnez-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cbnez-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cbnez-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 01fddb80 6f5ca309
*          1 01fddb84 01fddb82
*          2 01fddb8b 01fddb84
*          3 01fddb8b 01fddb87
*          4 01fddb8b 01fddb8a
           5 01fddb8c 01fddb8c
*          6 01fddb98 01fddb8d
*          7 01fddb9c 01fddb8e
*          8 01fddb9f 01fddb91
*          9 01fddba0 01fddb94
*         10 01fddba1 01fddb95
*         11 01fddba2 01fddb96
*         12 01fddba9 01fddb99
*         13 01fddbaf 01fddb9c
*         14 01fddbb3 01fddb9d
*         15 01fddbb4 01fddb9e
*         16 01fddbb5 01fddb9f
*         17 01fddbb6 01fddba2
*         18 01fddbb7 01fddba5
*         19 01fddbbb 01fddba6
*         20 01fddbbc 01fddba9
*         21 01fddbbd 01fddbac
*         22 01fddbc0 01fddbad
*         23 01fddbc2 01fddbae
*         24 01fddbc5 01fddbaf
*         25 01fddbc8 01fddbb0
*         26 01fddbd2 01fddbb1
*         27 01fddbd5 01fddbb2
*         28 01fddbd6 01fddbb3
*         29 01fddbd9 01fddbb6
*         30 01fddbd9 01fddbb7
*         31 01fddbdb 01fddbba
*         32 01fddbdc 01fddbbb
*         33 01fddbdc 01fddbbc
*         34 01fddbe1 01fddbbd
*         35 01fddbe1 01fddbc0
*         36 01fddbe2 01fddbc1
*         37 01fddbe4 01fddbc4
*         38 01fddbe6 01fddbc5
*         39 01fddbe6 01fddbc8
*         40 01fddb80 01fddbc9
*         41 01fddb84 01fddbcc
*         42 01fddb8b 01fddbcd
*         43 01fddb8b 01fddbce
*         44 01fddb8b 01fddbcf
*         45 01fddb8c 01fddbd0
*         46 01fddb98 01fddbd1
*         47 01fddb9c 01fddbd4
*         48 01fddb9f 01fddbd7
*         49 01fddba0 01fddbd8
*         50 01fddba1 01fddbd9
*         51 01fddba2 01fddbda
*         52 01fddba9 01fddbdd
*         53 01fddbaf 01fddbde
*         54 01fddbb3 01fddbdf
*         55 01fddbb4 01fddbe2
*         56 01fddbb5 01fddbe5
*         57 01fddbb6 01fddbe6
*         58 01fddbb7 01fddbe9
*         59 01fddbbb 01fddbea
*         60 01fddbbc 01fddbed
*         61 01fddbbd 01fddbf0
*         62 01fddbc0 01fddbf1
*         63 01fddbc2 01fddbf2
*         64 01fddbc5 01fddbf3
*         65 01fddbc8 01fddbf4
*         66 01fddbd2 01fddbf7
*         67 01fddbd5 01fddbf8
*         68 01fddbd6 01fddbf9
*         69 01fddbd9 01fddbfc
*         70 01fddbd9 01fddbff
*         71 01fddbdb 01fddc00
*         72 01fddbdc 01fddc01
*         73 01fddbdc 01fddc04
*         74 01fddbe1 01fddc07
*         75 01fddbe1 01fddc08
*         76 01fddbe2 01fddc0b
*         77 01fddbe4 01fddc0c
*         78 01fddbe6 01fddc0f
*         79 01fddbe6 01fddc10
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cebreak-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cebreak-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:136ab593b08af9ea3081f822767e44d4133d301d
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cebreak-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cebreak-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
           1 00000000 00000000
*          2 00000001 11111111
*          3 00f1e05f 000008d3
*          4 00006000 00000003
*          5 00000000 0000003c
*          6 00000001 0000003c
*          7 00f1e05f 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cj-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cj-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cj-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cj-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 01fddb83 6f5ca309
*          1 01fddb85 01fddb82
*          2 01fddb87 01fddb83
*          3 01fddb87 01fddb86
           4 01fddb89 01fddb89
*          5 01fddb8b 01fddb8c
*          6 01fddb8b 01fddb8f
*          7 01fddb8d 01fddb92
*          8 fffffe33 01fddb95
*          9 01fddb83 01fddb96
*         10 01fddb85 01fddb97
*         11 01fddb87 01fddb98
*         12 01fddb87 01fddb99
*         13 01fddb89 01fddb9a
*         14 01fddb8b 01fddb9d
*         15 01fddb8b 01fddb9e
*         16 01fddb8d 01fddb9f
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjal-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cjal-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cjal-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cjal-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjalr-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cjalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cjalr-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cjalr-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 fffff6c0 6f5ca309
*          1 00000b5b 00000021
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjr-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cjr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cjr-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cjr-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000043 6f5ca309
           1 0000002b 0000002b
*          2 00003180 00000043
*          3 0000003f 00000043
*          4 0000003f 00000043
*          5 0000003f 00000043
           6 00000043 00000043
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cli-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cli-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cli-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 0001f56f 6f5ca309
*          1 00000000 ffffffe0
*          2 01fddb7f 00000000
*          3 00000000 0000001f
*          4 00000000 00000001
*          5 00000000 00000002
*          6 00000000 00000004
*          7 feedbead 00000008
*          8 00fab7ff 00000010
*          9 0000000f ffffffea
*         10 00000000 fffffffe
*         11 00000000 fffffffd
*         12 00000000 fffffffb
*         13 00000000 fffffff7
*         14 00003114 ffffffef
*         15 fffffe33 00000015
*         16 0001f56f 00000000
          17 00000000 00000000
*         18 01fddb7f 00000000
          19 00000000 00000000
*         23 feedbead 00000000
*         24 00fab7ff 00000000
*         25 0000000f 00000000
          26 00000000 00000000
*         30 00007114 00000000
*         31 fffffe33 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clui-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/clui-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/clui-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/clui-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 fffea000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clw-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/clw-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/clw-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/clw-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00001e23 6f5ca309
*          1 00005e23 babecafe
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clwsp-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/clwsp-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/clwsp-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/clwsp-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 feedbead 6f5ca309
*          1 feedbead babecafe
*          2 00000008 babecafe
*          3 00000008 babecafe
*          4 fffffe33 babecafe
*          5 feedbead babecafe
*          6 feedbead babecafe
*          7 00000008 babecafe
*          8 00000008 babecafe
*          9 fffffe33 babecafe
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmv-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cmv-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cmv-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cmv-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 0003fbb6 6f5ca309
*          1 01fddb7f 80000000
*          2 00000007 00000000
*          3 00000000 7fffffff
*          4 00000000 00000001
*          5 0003fe33 00000002
*          6 0003fbb6 00000004
*          7 01fddb7f 00000008
*          8 00000007 00000010
*          9 00000000 00000020
*         10 00000000 00000040
*         11 0003fe33 00000080
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnop-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cnop-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cnop-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cnop-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cor-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cor-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cor-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cor-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cslli-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cslli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cslli-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cslli-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 ffd80000
*          2 00000000 00800000
*          3 00000000 00000040
*          4 00000040 00000000
*          5 00000100 00000000
*          6 fffffc00 e0000000
*          7 00040000 00002000
*          8 00100000 00000100
*          9 00400000 00000000
*         10 01000000 00008000
*         11 04000000 00000000
*         12 10000000 02000000
*         13 40000000 00001000
*         14 ffffffbf 00200000
*         15 fffffeff 00200000
*         16 000003fe 00080000
*         17 000003fe 00040000
*         18 000003fe 04000000
*         19 000003fe 00200000
*         20 aaaaaaaa 08000000
*         21 66666666 00040000
*         22 66666666 00000000
*         23 55555051 00200000
*         24 66666b68 20000000
*         25 aaaaaaab 02000000
*         26 fffffe33 00000000
          27 00000000 00000000
*         28 00000000 80000000
*         29 00000000 20000000
          30 00000000 00000000
*         31 00000040 00000000
*         32 00000100 00000000
*         33 fffffc00 00000000
*         34 00040000 00000000
*         35 00100000 00000000
*         36 00400000 ffff0000
*         37 01000000 fffffe80
*         38 04000000 fff60000
*         39 10000000 ffffb800
*         40 40000000 fff78000
*         41 ffffffbf 80000000
*         42 fffffeff ffbf0000
*         43 000003fe fff7f000
*         44 000003fe fbfc0000
*         45 000003fe ffffdff0
*         46 000003fe ff800000
*         47 aaaaaaaa feffe000
*         48 66666666 fefff000
*         49 66666666 ffffbffe
*         50 55555051 f7ffe000
*         51 66666b68 bfff8000
*         52 aaaaaaab ff7fff80
*         53 fffffe33 fff7fffc
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrai-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csrai-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csrai-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csrai-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 ffffffff
           2 00000000 00000000
*          4 00000040 fff80000
*          5 00000100 00000000
*          6 fffffc00 0000ffff
*          7 00040000 00000000
*          8 00100000 00000000
*          9 00400000 00000000
*         10 01000000 00000000
*         11 04000000 00000000
*         12 10000000 00000020
*         13 40000000 00000001
*         14 ffffffbf 00000000
*         15 fffffeff 00000010
*         16 000003fe 00000000
*         17 000003fe 00000000
*         18 000003fe 00000040
*         19 000003fe 00000040
*         20 aaaaaaaa 00000040
*         21 66666666 00000000
*         22 66666666 00000002
*         23 55555051 00000000
*         24 66666b68 00000000
*         25 aaaaaaab 00000000
*         26 fffffe33 00000004
*         27 00000000 00100000
*         28 00000000 00000040
*         29 00000000 00040000
*         30 00000000 00000040
*         31 00000040 00000000
          32 00000100 00000100
*         33 fffffc00 00008000
*         34 00040000 00000002
*         35 00100000 00008000
*         36 00400000 20000000
*         37 01000000 ffffffff
*         38 04000000 ffffffff
*         39 10000000 ffffffff
*         40 40000000 ffffffff
*         41 ffffffbf ffffffff
*         42 fffffeff ffffffef
*         43 000003fe ffffffff
*         44 000003fe ffffffdf
*         45 000003fe ffffffff
*         46 000003fe ffffffff
*         47 aaaaaaaa ffffffff
*         48 66666666 ffffffff
*         49 66666666 fffffffe
*         50 55555051 ffffffff
*         51 66666b68 ffffffff
*         52 aaaaaaab fffffffe
*         53 fffffe33 ffffffff
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrli-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csrli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csrli-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csrli-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 fff80000 6f5ca309
*          1 00000000 00000001
           2 00000000 00000000
*          4 00000040 00000010
*          5 00000100 00000000
*          6 fffffc00 000fffff
*          7 00040000 00000000
*          8 00100000 00000000
*          9 00400000 00000004
*         10 01000000 00000000
*         11 04000000 00000000
*         12 10000000 00000000
*         13 40000000 00000040
*         14 ffffffbf 00000000
*         15 fffffeff 00000002
*         16 000003fe 00000000
*         17 000003fe 00000000
*         18 000003fe 00000000
*         19 000003fe 00000001
*         20 aaaaaaaa 00000000
*         21 66666162 00000400
*         22 66666162 00008000
*         23 55555a59 00000040
*         24 66666b68 00000000
*         25 aaaaaaab 00000200
*         26 fffffe33 00000800
*         27 fff80000 00000080
*         28 00000000 00001000
*         29 00000000 00010000
*         30 00000000 00100000
*         31 00000040 01000000
*         32 00000100 00000000
*         33 fffffc00 00000200
*         34 00040000 00000400
          35 00100000 00100000
*         36 00400000 003fffff
*         37 01000000 00000001
*         38 04000000 00ffffff
*         39 10000000 00003fff
*         40 40000000 000fffff
*         41 ffffffbf 001fffff
*         42 fffffeff 01ffffff
*         43 000003fe 000007ff
*         44 000003fe 00000007
*         45 000003fe 0000ffff
*         46 000003fe 1fffff7f
*         47 aaaaaaaa 00001fff
*         48 66666162 7ffff7ff
*         49 66666162 01ffffbf
*         50 55555a59 03fffeff
*         51 66666b68 1fffefff
*         52 aaaaaaab 01fffdff
*         53 fffffe33 01fffbff
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csub-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csub-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csub-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csub-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csw-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csw-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csw-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/csw-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002f2b 6f5ca309
*          1 00006f2b 80000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cswsp-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cswsp-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cswsp-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cswsp-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cxor-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cxor-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cxor-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/cxor-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/misalign1-cjalr-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/misalign1-cjalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:0bf9236d18b17643c2d367e3be92d676c0c3a36f
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/misalign1-cjalr-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/misalign1-cjalr-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 fffffe33 6f5ca309
*          1 fffffe33 00000021
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/misalign1-cjr-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/misalign1-cjr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:0bf9236d18b17643c2d367e3be92d676c0c3a36f
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/misalign1-cjr-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/C/src/misalign1-cjr-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 fffffe33 6f5ca309
*          1 fffffe33 0000002a
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/add-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/add-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/add-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/addi-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/addi-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/addi-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/and-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/and-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/and-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/andi-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/andi-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/andi-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/auipc-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/auipc-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/auipc-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 0000e000 00000000
*          2 fffff000 0000e000
*          3 00003000 fffff000
*          4 55555000 00003000
*          5 aaaaa000 55555000
*          6 00005000 aaaaa000
*          7 33333000 00005000
*          8 66666000 33333000
*          9 002d4000 66666000
*         10 003ff000 002d4000
*         11 00002000 003ff000
*         12 55554000 00002000
*         13 aaaa9000 55554000
*         14 00004000 aaaa9000
*         15 33332000 00004000
*         16 66665000 33332000
*         17 002d3000 66665000
*         18 003fe000 002d3000
*         19 55556000 003fe000
*         20 aaaab000 55556000
*         21 00000000 aaaab000
*         22 33334000 00000000
*         23 66667000 33334000
*         24 002d5000 66667000
*         25 00001000 002d5000
*         26 00400000 00001000
*         27 00008000 00400000
*         28 00010000 00008000
*         29 00020000 00010000
*         30 00040000 00020000
*         31 00080000 00040000
*         32 effff000 00080000
*         33 dffff000 effff000
*         34 bffff000 dffff000
*         35 7ffff000 bffff000
*         36 00100000 7ffff000
*         37 00200000 00100000
*         38 00800000 00200000
*         39 01000000 00800000
*         40 02000000 01000000
*         41 04000000 02000000
*         42 08000000 04000000
*         43 10000000 08000000
*         44 20000000 10000000
*         45 40000000 20000000
*         46 80000000 40000000
*         47 ffffe000 80000000
*         48 ffffd000 ffffe000
*         49 ffffb000 ffffd000
*         50 ffff7000 ffffb000
*         51 fffef000 ffff7000
*         52 fffdf000 fffef000
*         53 fffbf000 fffdf000
*         54 fff7f000 fffbf000
*         55 ffeff000 fff7f000
*         56 ffdff000 ffeff000
*         57 ffbff000 ffdff000
*         58 ff7ff000 ffbff000
*         59 fefff000 ff7ff000
*         60 fdfff000 fefff000
*         61 fbfff000 fdfff000
*         62 f7fff000 fbfff000
*         63 00006000 f7fff000
*         64 00000001 00006000
*         65 00000001 6f5ca309
*         66 00000001 00000000
*         67 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/beq-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/beq-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/beq-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bge-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bge-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bge-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bgeu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bgeu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bgeu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/blt-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/blt-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/blt-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bltu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bltu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bltu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bne-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bne-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/bne-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/fence-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:81c7a2b769baa2f33f40bc5455299b1362b5d125
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/fence-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/fence-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 ffffffff 6f5ca309
           1 ffffffff ffffffff
*          2 00000001 6f5ca309
*          3 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/jal-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/jal-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/jal-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/jalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/jalr-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/jalr-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000047 6f5ca309
*          1 0000003b 00000047
           2 0000003b 0000003b
*          7 00000000 0000003b
*          8 0000003b 00000000
           9 0000003b 0000003b
*         20 00000047 0000003b
*         21 0000003b 00000047
          22 0000003b 0000003b
*         33 00000001 0000003b
*         34 00000001 6f5ca309
*         35 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lb-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lb-align-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lb-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000037 6f5ca309
*          1 00000037 fffffffe
*          2 00000037 fffffffe
*          3 00000037 fffffffe
*          4 0000005c fffffffe
*          5 0000005c ffffffbe
*          6 0000005c ffffffbe
*          7 0000005c ffffffbe
*          8 00000000 ffffffbe
*          9 00000008 00000000
*         10 00000037 ffffffca
*         11 00000008 fffffffe
*         12 00000008 ffffffca
*         13 0000007d ffffffca
*         14 0000007d ffffffba
*         15 0000007d ffffffba
*         16 0000007d ffffffba
*         17 00000037 ffffffba
*         18 00000037 fffffffe
*         19 00000037 fffffffe
*         20 00000037 fffffffe
*         21 00000037 fffffffe
*         22 00000037 fffffffe
*         23 00000037 fffffffe
*         24 00000037 fffffffe
*         25 00000037 fffffffe
*         26 00000037 fffffffe
*         27 00000037 fffffffe
*         28 00000037 fffffffe
*         29 00000037 fffffffe
*         30 00000037 fffffffe
*         31 00000037 fffffffe
*         32 00000008 fffffffe
*         33 00000001 ffffffca
*         34 00000001 6f5ca309
*         35 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lbu-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lbu-align-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lbu-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000037 6f5ca309
*          1 00000037 000000fe
*          2 00000037 000000fe
*          3 00000037 000000fe
*          4 0000005c 000000fe
*          5 0000005c 000000be
*          6 0000005c 000000be
*          7 0000005c 000000be
*          8 00000008 000000be
*          9 00000008 000000ca
*         10 00000037 000000ca
*         11 00000008 000000fe
*         12 00000008 000000ca
*         13 0000007d 000000ca
*         14 0000007d 000000ba
*         15 0000007d 000000ba
*         16 0000007d 000000ba
*         17 00000037 000000ba
*         18 00000037 000000fe
*         19 00000037 000000fe
*         20 00000037 000000fe
*         21 00000037 000000fe
*         22 00000037 000000fe
*         23 00000037 000000fe
*         24 00000037 000000fe
*         25 00000037 000000fe
*         26 00000037 000000fe
*         27 00000037 000000fe
*         28 00000037 000000fe
*         29 00000000 000000fe
*         30 00000037 00000000
*         31 00000037 000000fe
*         32 00000001 000000fe
*         33 00000001 6f5ca309
*         34 00000001 00000000
*         35 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lh-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lh-align-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lh-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000837 6f5ca309
*          1 00000837 ffffcafe
*          2 00000837 ffffcafe
*          3 00000837 ffffcafe
*          4 00007d5c ffffcafe
*          5 00000837 ffffbabe
*          6 00007d5c ffffcafe
*          7 00007d5c ffffbabe
*          8 00007d5c ffffbabe
*          9 00000837 ffffbabe
*         10 00000837 ffffcafe
*         11 00000837 ffffcafe
*         12 00000837 ffffcafe
*         13 00000837 ffffcafe
*         14 00000837 ffffcafe
*         15 00000837 ffffcafe
*         16 00000837 ffffcafe
*         17 00000837 ffffcafe
*         18 00000837 ffffcafe
*         19 00000837 ffffcafe
*         20 00000837 ffffcafe
*         21 00000837 ffffcafe
*         22 00000837 ffffcafe
*         23 00000837 ffffcafe
*         24 00000837 ffffcafe
*         25 00000837 ffffcafe
*         26 00000837 ffffcafe
*         27 00000837 ffffcafe
*         28 00000837 ffffcafe
*         29 00000837 ffffcafe
*         30 00000837 ffffcafe
*         31 00000000 ffffcafe
*         32 00000001 00000000
*         33 00000001 6f5ca309
*         34 00000001 00000000
*         35 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lhu-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lhu-align-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lhu-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000837 00000000
*          2 00000837 0000cafe
*          3 00000837 0000cafe
*          4 00007d5c 0000cafe
*          5 00000837 0000babe
*          6 00007d5c 0000cafe
*          7 00007d5c 0000babe
*          8 00007d5c 0000babe
*          9 00000837 0000babe
*         10 00000837 0000cafe
*         11 00000837 0000cafe
*         12 00000837 0000cafe
*         13 00000837 0000cafe
*         14 00000837 0000cafe
*         15 00000837 0000cafe
*         16 00000837 0000cafe
*         17 00000837 0000cafe
*         18 00000837 0000cafe
*         19 00000837 0000cafe
*         20 00000837 0000cafe
*         21 00000837 0000cafe
*         22 00000837 0000cafe
*         23 00000837 0000cafe
*         24 00000837 0000cafe
*         25 00000837 0000cafe
*         26 00000837 0000cafe
*         27 00000837 0000cafe
*         28 00000837 0000cafe
*         29 00000837 0000cafe
*         30 00000837 0000cafe
*         31 00000837 0000cafe
*         32 00000001 0000cafe
*         33 00000001 6f5ca309
*         34 00000001 00000000
*         35 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lui-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lui-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lui-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00005000 00000000
*          2 fffff000 00005000
*          3 00003000 fffff000
*          4 00000000 00003000
*          5 aaaaa000 00000000
*          6 33333000 aaaaa000
*          7 66666000 33333000
*          8 002d4000 66666000
*          9 003ff000 002d4000
*         10 00002000 003ff000
*         11 55554000 00002000
*         12 aaaa9000 55554000
*         13 00004000 aaaa9000
*         14 33332000 00004000
*         15 66665000 33332000
*         16 002d3000 66665000
*         17 003fe000 002d3000
*         18 55556000 003fe000
*         19 aaaab000 55556000
*         20 00006000 aaaab000
*         21 33334000 00006000
*         22 66667000 33334000
*         23 002d5000 66667000
*         24 00001000 002d5000
*         25 00400000 00001000
*         26 00008000 00400000
*         27 00010000 00008000
*         28 00020000 00010000
*         29 00040000 00020000
*         30 00080000 00040000
*         31 effff000 00080000
*         32 dffff000 effff000
*         33 bffff000 dffff000
*         34 7ffff000 bffff000
*         35 00100000 7ffff000
*         36 00200000 00100000
*         37 00800000 00200000
*         38 01000000 00800000
*         39 02000000 01000000
*         40 04000000 02000000
*         41 08000000 04000000
*         42 10000000 08000000
*         43 20000000 10000000
*         44 40000000 20000000
*         45 80000000 40000000
*         46 ffffe000 80000000
*         47 ffffd000 ffffe000
*         48 ffffb000 ffffd000
*         49 ffff7000 ffffb000
*         50 fffef000 ffff7000
*         51 fffdf000 fffef000
*         52 fffbf000 fffdf000
*         53 fff7f000 fffbf000
*         54 ffeff000 fff7f000
*         55 ffdff000 ffeff000
*         56 ffbff000 ffdff000
*         57 ff7ff000 ffbff000
*         58 fefff000 ff7ff000
*         59 fdfff000 fefff000
*         60 fbfff000 fdfff000
*         61 f7fff000 fbfff000
*         62 55555000 f7fff000
*         63 00000001 55555000
*         64 00000001 6f5ca309
*         65 00000001 00000000
*         66 00000001 00000000
*         67 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lw-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lw-align-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/lw-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 7d5c0837 6f5ca309
*          1 7d5c0837 babecafe
*          2 7d5c0837 babecafe
*          3 7d5c0837 babecafe
*          4 7d5c0837 babecafe
*          5 7d5c0837 babecafe
*          6 7d5c0837 babecafe
*          7 7d5c0837 babecafe
*          8 7d5c0837 babecafe
*          9 7d5c0837 babecafe
*         10 7d5c0837 babecafe
*         11 7d5c0837 babecafe
*         12 00000000 babecafe
*         13 7d5c0837 00000000
*         14 7d5c0837 babecafe
*         15 7d5c0837 babecafe
*         16 7d5c0837 babecafe
*         17 7d5c0837 babecafe
*         18 7d5c0837 babecafe
*         19 7d5c0837 babecafe
*         20 7d5c0837 babecafe
*         21 7d5c0837 babecafe
*         22 7d5c0837 babecafe
*         23 7d5c0837 babecafe
*         24 7d5c0837 babecafe
*         25 7d5c0837 babecafe
*         26 7d5c0837 babecafe
*         27 7d5c0837 babecafe
*         28 7d5c0837 babecafe
*         29 7d5c0837 babecafe
*         30 7d5c0837 babecafe
*         31 7d5c0837 babecafe
*         32 00000001 babecafe
*         33 00000001 6f5ca309
*         34 00000001 00000000
*         35 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/misalign1-jalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:0c4cdffe19b1a48d9fec8590c8817af2ff924a37
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/misalign1-jalr-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/misalign1-jalr-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000047 6f5ca309
*          1 00000001 00000047
*          2 00000001 6f5ca309
*          3 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/or-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/or-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/or-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/ori-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/ori-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/ori-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sb-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sb-align-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sb-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 80000000 6f5ca309
*          1 00000000 deadbe00
*          2 7fffffff deadbe00
*          3 00000001 deadbeff
*          4 fffbffff deadbe01
*          5 00400000 deadbeff
*          6 ff7fffff de00beef
*          7 00000004 deffbeef
*          8 aaaaaaaa de04beef
*          9 fffffff9 deaabeef
*         10 00000000 deadf9ef
*         11 fdffffff dead00ef
*         12 fffeffff deadffef
*         13 00800000 deadffef
*         14 feffffff 00adbeef
*         15 fdffffff ffadbeef
*         16 20000000 ffadbeef
*         17 ffff7fff 00adbeef
*         18 00000002 deadbeff
*         19 00000008 deadbe02
*         20 00000010 deadbe08
*         21 00000020 deadbe10
*         22 00000040 deadbe20
*         23 00000080 deadbe40
*         24 00000100 deadbe80
*         25 00000200 deadbe00
*         26 00000400 deadbe00
*         27 00000800 deadbe00
*         28 00001000 deadbe00
*         29 00002000 deadbe00
*         30 00004000 deadbe00
*         31 00008000 deadbe00
*         32 00010000 deadbe00
*         33 00020000 deadbe00
*         34 00040000 deadbe00
*         35 00080000 deadbe00
*         36 00100000 deadbe00
*         37 00200000 deadbe00
*         38 fffffbff deadbe00
*         39 fffff7ff deadbeff
*         40 ffffefff deadbeff
*         41 ffffdfff deadbeff
*         42 ffffbfff deadbeff
*         43 fffdffff deadbeff
*         44 fff7ffff deadbeff
*         45 ffefffff deadbeff
*         46 ffdfffff deadbeff
*         47 ffbfffff deadbeff
*         48 fbffffff deadbeff
*         49 f7ffffff deadbeff
*         50 efffffff deadbeff
*         51 dfffffff deadbeff
*         52 bfffffff deadbeff
*         53 55555555 deadbeff
*         54 01000000 deadbe55
*         55 02000000 deadbe00
*         56 04000000 deadbe00
*         57 08000000 deadbe00
*         58 10000000 deadbe00
*         59 40000000 deadbe00
*         60 fffffffe deadbe00
*         61 fffffffd deadbefe
*         62 fffffffb deadbefd
*         63 fffffff7 deadbefb
*         64 ffffffef deadbef7
*         65 ffffffbf deadbeef
*         66 ffffff7f deadbebf
*         67 fffffeff deadbe7f
*         68 fffffdff deadbeff
*         69 ffffffdf deadbeff
*         70 00000001 deaddfef
*         71 00000001 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sh-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sh-align-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sh-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 80000000 6f5ca309
*          1 00000000 dead0000
*          2 7fffffff dead0000
*          3 00000001 deadffff
*          4 c0000000 dead0001
*          5 fffbffff dead0000
*          6 fffffff7 deadffff
*          7 00000400 fff7beef
*          8 fffbffff 0400beef
*          9 00000200 ffffbeef
*         10 c0000000 0200beef
*         11 00000002 dead0000
*         12 00000004 dead0002
*         13 00000008 dead0004
*         14 00000010 dead0008
*         15 00000020 dead0010
*         16 00000040 dead0020
*         17 00000080 dead0040
*         18 00000100 dead0080
*         19 00000800 dead0100
*         20 00001000 dead0800
*         21 00002000 dead1000
*         22 00004000 dead2000
*         23 00000000 dead4000
*         24 00010000 dead0000
*         25 00020000 dead0000
*         26 00040000 dead0000
*         27 00080000 dead0000
*         28 00100000 dead0000
*         29 00200000 dead0000
*         30 00400000 dead0000
*         31 00800000 dead0000
*         32 01000000 dead0000
*         33 02000000 dead0000
*         34 04000000 dead0000
*         35 08000000 dead0000
*         36 10000000 dead0000
*         37 20000000 dead0000
*         38 40000000 dead0000
*         39 fff7ffff dead0000
*         40 ffefffff deadffff
*         41 ffdfffff deadffff
*         42 ffbfffff deadffff
*         43 ff7fffff deadffff
*         44 feffffff deadffff
*         45 fdffffff deadffff
*         46 fbffffff deadffff
*         47 f7ffffff deadffff
*         48 efffffff deadffff
*         49 dfffffff deadffff
*         50 bfffffff deadffff
*         51 55555555 deadffff
*         52 aaaaaaaa dead5555
*         53 fffffffe deadaaaa
*         54 fffffffd deadfffe
*         55 fffffffb deadfffd
*         56 ffffffef deadfffb
*         57 ffffffdf deadffef
*         58 ffffffbf deadffdf
*         59 ffffff7f deadffbf
*         60 fffffeff deadff7f
*         61 fffffdff deadfeff
*         62 fffffbff deadfdff
*         63 fffff7ff deadfbff
*         64 ffffefff deadf7ff
*         65 ffffdfff deadefff
*         66 ffffbfff deaddfff
*         67 ffff7fff deadbfff
*         68 fffeffff dead7fff
*         69 fffdffff deadffff
*         70 00008000 deadffff
*         71 00000001 dead8000
*         72 00000001 6f5ca309
*         73 00000001 00000000
*         74 00000001 00000000
*         75 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sll-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sll-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sll-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 fffdfc00 6f5ca309
*          1 00000000 fffdfc00
*          2 80000000 00000000
*          3 00000007 80000000
*          4 00000180 00000007
*          5 80000000 00000180
*          6 00000000 80000000
*          7 ffe00000 00000000
*          8 00000010 ffe00000
*          9 00000000 00000010
*         10 00000010 00000000
*         11 00000000 00000010
          12 00000000 00000000
*         13 10000000 00000000
*         14 00800000 10000000
*         15 00000000 00800000
          16 00000000 00000000
*         17 00000200 00000000
*         18 00000000 00000200
*         19 00020000 00000000
*         20 10000000 00020000
*         21 04000000 10000000
*         22 00000000 04000000
          23 00000000 00000000
*         28 80000000 00000000
*         29 00000000 80000000
*         30 80000000 00000000
*         31 08000000 80000000
*         32 04000000 08000000
*         33 20000000 04000000
*         34 00000000 20000000
          35 00000000 00000000
*         39 c0000000 00000000
*         40 40000000 c0000000
*         41 ff600000 40000000
*         42 ffb80000 ff600000
*         43 ffffbc00 ffb80000
*         44 ffffdf00 ffffbc00
*         45 ffffefc0 ffffdf00
*         46 fffff7f8 ffffefc0
*         47 fffdff00 fffff7f8
*         48 fffff7fe fffdff00
*         49 c0000000 fffff7fe
*         50 ffbffc00 c0000000
*         51 efff8000 ffbffc00
*         52 ffe00000 efff8000
*         53 ffeffff0 ffe00000
*         54 fffe0000 ffeffff0
*         55 fffbffff fffe0000
*         56 fbfffff8 fffbffff
*         57 feffffff fbfffff8
*         58 fbfffffe feffffff
*         59 fff80000 fbfffffe
*         60 c0000000 fff80000
*         61 fff80000 c0000000
*         62 fffc0000 fff80000
*         63 ffffffe0 fffc0000
*         64 55555000 ffffffe0
*         65 aaaaaaa0 55555000
*         66 18000000 aaaaaaa0
*         67 33333333 18000000
*         68 33333000 33333333
*         69 ffe95f80 33333000
*         70 28000000 ffe95f80
*         71 e8000000 28000000
*         72 b5040000 e8000000
*         73 aaaaaaa8 b5040000
*         74 ff7ffff8 aaaaaaa8
*         75 e0000000 ff7ffff8
*         76 ccccccc8 e0000000
*         77 99999994 ccccccc8
*         78 05a81800 99999994
*         79 aaaaaaac 05a81800
*         80 55555800 aaaaaaac
*         81 fffe0000 55555800
*         82 33333340 fffe0000
*         83 fefffff8 33333340
*         84 ffe00000 fefffff8
*         85 0000a000 ffe00000
*         86 ffff7fff 0000a000
*         87 00000000 ffff7fff
*         88 00800000 00000000
*         89 00000001 00800000
*         90 00000001 6f5ca309
*         91 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/slli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/slli-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/slli-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 e0000000 6f5ca309
*          1 33330000 e0000000
*          2 fffeffff 33330000
*          3 00000004 fffeffff
*          4 80000000 00000004
*          5 00000000 80000000
*          6 00000800 00000000
*          7 00000000 00000800
           8 00000000 00000000
*          9 ffffff00 00000000
*         10 00000002 ffffff00
*         11 00000080 00000002
*         12 00040000 00000080
*         13 00000100 00040000
*         14 08000000 00000100
*         15 10000000 08000000
*         16 00000200 10000000
*         17 00000000 00000200
*         18 00001000 00000000
*         19 40000000 00001000
*         20 00080000 40000000
*         21 20000000 00080000
*         22 02000000 20000000
*         23 00000000 02000000
          24 00000000 00000000
*         29 10000000 00000000
*         30 00000000 10000000
*         31 02000000 00000000
*         32 40000000 02000000
          33 40000000 40000000
*         34 00000000 40000000
*         35 08000000 00000000
*         36 80000000 08000000
*         37 00000000 80000000
          38 00000000 00000000
*         39 ffff8000 00000000
*         40 fffffffa ffff8000
*         41 fffffd80 fffffffa
*         42 ffffdc00 fffffd80
*         43 ffde0000 ffffdc00
*         44 fff7c000 ffde0000
*         45 fdf80000 fff7c000
*         46 ff7f0000 fdf80000
*         47 fff7f800 ff7f0000
*         48 fbfe0000 fff7f800
*         49 fffdff80 fbfe0000
*         50 fbff8000 fffdff80
*         51 ffbffc00 fbff8000
*         52 fff7ffc0 ffbffc00
*         53 fffefffc fff7ffc0
*         54 fffbfff8 fffefffc
*         55 e0000000 fffbfff8
          56 e0000000 e0000000
*         57 7ffff000 e0000000
*         58 f7ffffc0 7ffff000
*         59 fff80000 f7ffffc0
*         60 fffe0000 fff80000
*         61 ffff8000 fffe0000
*         62 ffffe000 ffff8000
*         63 ffffc000 ffffe000
*         64 ffffff80 ffffc000
*         65 fffff800 ffffff80
*         66 aaaa0000 fffff800
*         67 55000000 aaaa0000
*         68 00180000 55000000
*         69 0000000a 00180000
*         70 99999998 0000000a
*         71 ffd2bf00 99999998
*         72 33800000 ffd2bf00
*         73 ffd2bf40 33800000
*         74 80000000 ffd2bf40
*         75 33333320 80000000
*         76 80000000 33333320
*         77 005a8200 80000000
*         78 efffff00 005a8200
*         79 aaaaaaa0 efffff00
*         80 66650000 aaaaaaa0
*         81 b5030000 66650000
*         82 ab000000 b5030000
*         83 aaaac000 ab000000
*         84 80000000 aaaac000
          85 80000000 80000000
*         86 00000200 80000000
*         87 00020000 00000200
*         88 00000001 00020000
*         89 00000001 6f5ca309
*         90 00000001 00000000
*         91 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/slt-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/slt-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/slt-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/slti-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/slti-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/slti-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sltiu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sltiu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sltiu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sltu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sltu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sltu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sra-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sra-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sra-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 ff800000 6f5ca309
*          1 02000000 ff800000
*          2 ffffffff 02000000
*          3 33333333 ffffffff
*          4 00000000 33333333
           5 00000000 00000000
*          6 00001fff 00000000
*          7 00000000 00001fff
           8 00000000 00000000
*          9 00000004 00000000
*         10 00000000 00000004
*         11 00000010 00000000
*         12 00000004 00000010
*         13 00000000 00000004
          14 00000000 00000000
*         15 00000010 00000000
*         16 00000000 00000010
          17 00000000 00000000
*         19 00000400 00000000
*         20 00000000 00000400
*         21 00000010 00000000
*         22 00000000 00000010
*         23 00000001 00000000
*         24 00020000 00000001
*         25 00000400 00020000
*         26 00000800 00000400
*         27 00000000 00000800
*         28 00000400 00000000
*         29 00000000 00000400
          30 00000000 00000000
*         31 00002000 00000000
*         32 00004000 00002000
*         33 00800000 00004000
*         34 00020000 00800000
*         35 00080000 00020000
*         36 00008000 00080000
*         37 ffffffff 00008000
          38 ffffffff ffffffff
*         46 fffffeff ffffffff
*         47 ffffffff fffffeff
          48 ffffffff ffffffff
*         49 ffffffdf ffffffff
*         50 fffffffe ffffffdf
*         51 fffffff7 fffffffe
*         52 ffffffff fffffff7
*         53 ffffff7f ffffffff
          54 ffffff7f ffffff7f
*         55 fff7ffff ffffff7f
*         56 ffffffef fff7ffff
*         57 ffffefff ffffffef
*         58 ffffffff ffffefff
*         59 ffff7fff ffffffff
*         60 fffdffff ffff7fff
*         61 feffffff fffdffff
*         62 ffbfffff feffffff
*         63 fdffffff ffbfffff
*         64 000aaaaa fdffffff
*         65 fffff555 000aaaaa
*         66 00000000 fffff555
          67 00000000 00000000
*         68 00000ccc 00000000
*         69 ffffa57e 00000ccc
*         70 000000b5 ffffa57e
*         71 00000000 000000b5
*         72 00000002 00000000
*         73 00055555 00000002
*         74 fffffff7 00055555
*         75 00666666 fffffff7
*         76 fff7ffff 00666666
*         77 33333332 fff7ffff
*         78 000000cc 33333332
*         79 00000000 000000cc
*         80 02aaaaaa 00000000
*         81 d5555555 02aaaaaa
*         82 ffffffef d5555555
*         83 66666667 ffffffef
*         84 fffffffa 66666667
*         85 00000080 fffffffa
*         86 fffff7ff 00000080
*         87 00000000 fffff7ff
          88 00000000 00000000
*         89 00004000 00000000
*         90 00000001 00004000
*         91 00000001 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/srai-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/srai-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/srai-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 ffffffff 6f5ca309
*          1 00000002 ffffffff
*          2 feffffff 00000002
*          3 00100000 feffffff
*          4 ffffffff 00100000
*          5 00000000 ffffffff
           6 00000000 00000000
*          7 80000000 00000000
*          8 00000000 80000000
           9 00000000 00000000
*         17 00000001 00000000
*         18 00000000 00000001
          19 00000000 00000000
*         20 00000080 00000000
*         21 00001000 00000080
*         22 00000200 00001000
*         23 00000000 00000200
*         24 00000008 00000000
*         25 00000000 00000008
          26 00000000 00000000
*         29 00000010 00000000
*         30 00001000 00000010
*         31 00000000 00001000
*         32 02000000 00000000
*         33 00100000 02000000
          34 00100000 00100000
*         35 10000000 00100000
*         36 00020000 10000000
*         37 00400000 00020000
*         38 ffffffff 00400000
          39 ffffffff ffffffff
*         41 ffffffef ffffffff
*         42 ffffffff ffffffef
*         43 fffffffb ffffffff
*         44 ffffffff fffffffb
          45 ffffffff ffffffff
*         51 fffff7ff ffffffff
*         52 ffff7fff fffff7ff
*         53 fffffff7 ffff7fff
*         54 fffffffd fffffff7
*         55 fffffbff fffffffd
*         56 fff7ffff fffffbff
*         57 ffffffef fff7ffff
*         58 ffffffdf ffffffef
*         59 fffffdff ffffffdf
*         60 ffdfffff fffffdff
*         61 fffffeff ffdfffff
*         62 ffffbfff fffffeff
*         63 fdffffff ffffbfff
*         64 ffbfffff fdffffff
*         65 fffff7ff ffbfffff
*         66 000002aa fffff7ff
*         67 ffff5555 000002aa
*         68 00000000 ffff5555
*         69 33333333 00000000
*         70 00199999 33333333
*         71 ffffa57e 00199999
*         72 0000b505 ffffa57e
*         73 15555555 0000b505
*         74 0000000c 15555555
*         75 fffffff4 0000000c
*         76 0000b504 fffffff4
*         77 01555555 0000b504
*         78 00000000 01555555
          79 00000000 00000000
*         81 0000000a 00000000
*         82 ffeaaaaa 0000000a
*         83 00000000 ffeaaaaa
*         84 00033333 00000000
*         85 00000000 00033333
          86 00000000 00000000
*         87 00000001 00000000
*         88 00000001 6f5ca309
*         89 00000001 00000000
*         90 00000001 00000000
*         91 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/srl-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/srl-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/srl-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 0001ff7f 6f5ca309
*          1 00000155 0001ff7f
*          2 00000001 00000155
*          3 00000100 00000001
*          4 00000000 00000100
*          5 00080000 00000000
*          6 00000000 00080000
*          7 00000001 00000000
*          8 00000000 00000001
           9 00000000 00000000
*         11 00000002 00000000
*         12 00000000 00000002
          13 00000000 00000000
*         19 00000010 00000000
*         20 00000002 00000010
*         21 00000080 00000002
*         22 00000000 00000080
*         23 00002000 00000000
*         24 00000200 00002000
*         25 00000004 00000200
*         26 00004000 00000004
*         27 00000000 00004000
*         28 00000020 00000000
*         29 00010000 00000020
*         30 00800000 00010000
*         31 00000000 00800000
          32 00000000 00000000
*         34 00080000 00000000
*         35 00010000 00080000
*         36 00000004 00010000
*         37 01000000 00000004
*         38 001fffff 01000000
*         39 00001fff 001fffff
*         40 3ffffffe 00001fff
*         41 00001fff 3ffffffe
*         42 000001ff 00001fff
*         43 0001ffff 000001ff
*         44 0003ffff 0001ffff
*         45 03fffffd 0003ffff
*         46 0003ffff 03fffffd
*         47 0007ffff 0003ffff
*         48 0000001f 0007ffff
          49 0000001f 0000001f
*         50 0007ffff 0000001f
*         51 000ffffd 0007ffff
*         52 0000ffff 000ffffd
*         53 00000003 0000ffff
*         54 00003fff 00000003
*         55 00000001 00003fff
*         56 0001fff7 00000001
*         57 0000001f 0001fff7
*         58 03ffbfff 0000001f
*         59 00003fdf 03ffbfff
*         60 00007f7f 00003fdf
*         61 000fdfff 00007f7f
*         62 000001f7 000fdfff
*         63 7bffffff 000001f7
*         64 0077ffff 7bffffff
*         65 0006ffff 0077ffff
*         66 00bfffff 0006ffff
*         67 000aaaaa 00bfffff
*         68 00000005 000aaaaa
*         69 00000000 00000005
          70 00000000 00000000
*         71 000ccccc 00000000
*         72 00000ccc 000ccccc
*         73 00000000 00000ccc
          74 00000000 00000000
*         75 000007ef 00000000
*         76 000ffff4 000007ef
*         77 00000000 000ffff4
*         78 000002aa 00000000
*         79 0003ff7f 000002aa
*         80 33333332 0003ff7f
*         81 0ccccccc 33333332
*         82 00005a81 0ccccccc
*         83 00155555 00005a81
*         84 00000006 00155555
*         85 01999999 00000006
*         86 03fffd2b 01999999
*         87 00555555 03fffd2b
*         88 ffffffff 00555555
*         89 00000000 ffffffff
*         90 00000002 00000000
*         91 00400000 00000002
*         92 00000001 00400000
*         93 00000001 6f5ca309
*         94 00000001 00000000
*         95 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/srli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/srli-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/srli-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 3fffd2bf 6f5ca309
*          1 00000000 3fffd2bf
*          2 ffff4afc 00000000
*          3 3fffffff ffff4afc
*          4 00000001 3fffffff
*          5 00000000 00000001
           6 00000000 00000000
*          9 00003fff 00000000
*         10 00000000 00003fff
          11 00000000 00000000
*         22 00000800 00000000
*         23 00000001 00000800
*         24 00001000 00000001
*         25 00000000 00001000
*         26 00000001 00000000
*         27 00000800 00000001
*         28 00000000 00000800
*         29 00040000 00000000
*         30 00010000 00040000
*         31 00000400 00010000
*         32 00004000 00000400
*         33 00000400 00004000
*         34 00400000 00000400
          35 00400000 00400000
*         36 00100000 00400000
*         37 00200000 00100000
*         38 20000000 00200000
*         39 00000001 20000000
*         40 00000007 00000001
*         41 001fffff 00000007
*         42 07ffffff 001fffff
*         43 7ffffffb 07ffffff
*         44 00000007 7ffffffb
*         45 0000ffff 00000007
*         46 00ffffff 0000ffff
*         47 00003fff 00ffffff
*         48 1fffffdf 00003fff
*         49 00001fff 1fffffdf
*         50 007ffffd 00001fff
*         51 01ffffef 007ffffd
*         52 ffffefff 01ffffef
*         53 0003ffff ffffefff
*         54 7fffdfff 0003ffff
*         55 00000007 7fffdfff
*         56 007fff7f 00000007
*         57 01fffbff 007fff7f
*         58 00001fff 01fffbff
*         59 0001ffef 00001fff
*         60 0000ffef 0001ffef
*         61 03ff7fff 0000ffef
*         62 00ffbfff 03ff7fff
*         63 003fdfff 00ffbfff
*         64 001fdfff 003fdfff
*         65 7effffff 001fdfff
*         66 000007df 7effffff
*         67 000007bf 000007df
*         68 0003bfff 000007bf
*         69 37ffffff 0003bfff
*         70 00002fff 37ffffff
*         71 00000aaa 00002fff
*         72 000aaaaa 00000aaa
*         73 00000000 000aaaaa
*         74 000000cc 00000000
*         75 003fffd2 000000cc
*         76 00000005 003fffd2
*         77 00033333 00000005
*         78 00000333 00033333
*         79 00000001 00000333
*         80 00000002 00000001
*         81 00000006 00000002
*         82 00333333 00000006
*         83 00000000 00333333
*         84 0000aaaa 00000000
*         85 00000005 0000aaaa
*         86 00000000 00000005
*         87 00cccccc 00000000
*         88 00000000 00cccccc
*         89 00400000 00000000
*         90 00000001 00400000
*         91 00000001 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sub-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sub-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sub-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sw-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sw-align-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/sw-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 80000000 6f5ca309
*          1 00000000 80000000
*          2 7fffffff 00000000
*          3 00000000 7fffffff
*          4 00008000 00000000
*          5 ffffffef 00008000
*          6 00000002 ffffffef
*          7 00000004 00000002
*          8 00000008 00000004
*          9 00000010 00000008
*         10 00000020 00000010
*         11 00000040 00000020
*         12 00000080 00000040
*         13 00000100 00000080
*         14 00000200 00000100
*         15 00000400 00000200
*         16 00000800 00000400
*         17 00001000 00000800
*         18 00002000 00001000
*         19 00004000 00002000
*         20 00010000 00004000
*         21 00020000 00010000
*         22 00040000 00020000
*         23 00080000 00040000
*         24 00100000 00080000
*         25 00200000 00100000
*         26 00400000 00200000
*         27 00800000 00400000
*         28 01000000 00800000
*         29 02000000 01000000
*         30 04000000 02000000
*         31 08000000 04000000
*         32 10000000 08000000
*         33 20000000 10000000
*         34 40000000 20000000
*         35 fffffffe 40000000
*         36 ffbfffff fffffffe
*         37 ff7fffff ffbfffff
*         38 feffffff ff7fffff
*         39 fdffffff feffffff
*         40 fbffffff fdffffff
*         41 f7ffffff fbffffff
*         42 efffffff f7ffffff
*         43 dfffffff efffffff
*         44 bfffffff dfffffff
*         45 55555555 bfffffff
*         46 aaaaaaaa 55555555
*         47 fffffffd aaaaaaaa
*         48 fffffffb fffffffd
*         49 fffffff7 fffffffb
*         50 ffffffdf fffffff7
*         51 ffffffbf ffffffdf
*         52 ffffff7f ffffffbf
*         53 fffffeff ffffff7f
*         54 fffffdff fffffeff
*         55 fffffbff fffffdff
*         56 fffff7ff fffffbff
*         57 ffffefff fffff7ff
*         58 ffffdfff ffffefff
*         59 ffffbfff ffffdfff
*         60 ffff7fff ffffbfff
*         61 fffeffff ffff7fff
*         62 fffdffff fffeffff
*         63 fffbffff fffdffff
*         64 fff7ffff fffbffff
*         65 ffefffff fff7ffff
*         66 ffdfffff ffefffff
*         67 00000001 ffdfffff
          68 00000001 00000001
*         69 00000001 6f5ca309
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/xor-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/xor-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/xor-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/xori-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:b91f98f3a0e908bad4680c2e3901fbc24b63a563
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/xori-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/I/src/xori-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/div-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/div-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/div-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/divu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/divu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/divu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mul-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mul-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mul-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mulh-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mulh-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mulh-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mulhsu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:a02feaee118fbea01fbb8fdcdf62bce6f7067478
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mulhsu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mulhsu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mulhu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mulhu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/mulhu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/rem-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/rem-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/rem-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/remu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/remu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/M/src/remu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/Zifencei/src/Fencei.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:274b6cd787d4d5b0b6c41424b9b7dcca495a9d4b
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/Zifencei/src/Fencei.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/Zifencei/src/Fencei.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 7d5c0837 6f5ca309
*          1 ddb80813 00000030
*          2 00000000 00000012
*          3 00000000 00000042
*          4 7d5c0837 001101b3
*          5 00000001 6f5ca309
*          6 00000001 00000000
*          7 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/ebreak.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/ebreak.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/ebreak.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
           1 00000000 00000000
*          2 00000001 11111111
*          3 00f1e05f 000008d3
*          4 00000001 00000003
*          5 00000001 0000003c
*          6 00000001 0000003c
*          7 00000001 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/ecall.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/ecall.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/ecall.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
           1 00000000 00000000
*          2 00000001 11111111
*          3 00f1e05f 000008d3
*          4 00000001 0000000b
*          5 00000001 0000003c
*          6 00000001 00000000
*          7 00000001 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-beq-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-beq-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-beq-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
*          1 00000000 00000003
*          2 00000001 6f5ca309
*          3 00f1e05f deadbeef
*          4 00000001 deadbeef
*          5 00000001 deadbeef
*          6 00000001 deadbeef
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bge-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bge-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bge-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
*          1 00000000 00000003
*          2 00000001 6f5ca309
*          3 00f1e05f deadbeef
*          4 00000001 deadbeef
*          5 00000001 deadbeef
*          6 00000001 deadbeef
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bgeu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bgeu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bgeu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
*          1 00000000 00000001
*          2 00000001 6f5ca309
*          3 00f1e05f deadbeef
*          4 00000001 deadbeef
*          5 00000001 deadbeef
*          6 00000001 deadbeef
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-blt-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-blt-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-blt-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
*          1 00000000 00000003
*          2 00000001 6f5ca309
*          3 00f1e05f deadbeef
*          4 00000001 deadbeef
*          5 00000001 deadbeef
*          6 00000001 deadbeef
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bltu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bltu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bltu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
*          1 00000000 00000001
*          2 00000001 6f5ca309
*          3 00f1e05f deadbeef
*          4 00000001 deadbeef
*          5 00000001 deadbeef
*          6 00000001 deadbeef
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bne-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bne-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-bne-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
*          1 00000000 00000003
*          2 00000001 6f5ca309
*          3 00f1e05f deadbeef
*          4 00000001 deadbeef
*          5 00000001 deadbeef
*          6 00000001 deadbeef
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-jal-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-jal-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-jal-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
*          1 00000000 00000073
*          2 00000001 6f5ca309
*          3 00f1e05f deadbeef
*          4 00000001 deadbeef
*          5 00000001 deadbeef
*          6 00000001 deadbeef
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-lh-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-lh-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-lh-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
           1 00000000 00000000
*          2 00000001 6f5ca309
*          3 00f1e05f 000008d3
*          4 00000001 00000004
*          5 00000001 00000054
*          6 00000001 00000009
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-lhu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-lhu-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-lhu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
           1 00000000 00000000
*          2 00000001 6f5ca309
*          3 00f1e05f 000008d3
*          4 00000001 00000004
*          5 00000001 00000054
*          6 00000001 00000009
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-lw-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-lw-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-lw-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
           1 00000000 00000000
*          2 00000001 00000000
*          3 00f1e05f 00000000
*          4 00000001 6f5ca309
*          5 00000001 000008d3
*          6 00000001 00000004
*          7 00000001 00000054
*          8 00000001 00000009
*          9 00000001 000008d3
*         10 00000001 00000004
*         11 00000001 00000094
*         12 00000001 0000000a
*         13 00000001 000008d3
*         14 00000001 00000004
*         15 00000001 000000d4
*         16 00000001 0000000b
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 deadbeef
*         68 00000001 deadbeef
*         69 00000001 6f5ca309
*         70 00000001 6f5ca309
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-sh-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-sh-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-sh-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
*          1 00000000 deadbeef
*          2 00000001 6f5ca309
*          3 00f1e05f 000008d3
*          4 00000001 00000006
*          5 00000001 00000044
*          6 00000001 00000005
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-sw-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-sw-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign-sw-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
*          1 00000000 deadbeef
*          2 00000001 deadbeef
*          3 00f1e05f deadbeef
*          4 00000001 6f5ca309
*          5 00000001 000008d3
*          6 00000001 00000006
*          7 00000001 00000044
*          8 00000001 00000005
*          9 00000001 000008d3
*         10 00000001 00000006
*         11 00000001 00000060
*         12 00000001 0000000a
*         13 00000001 000008d3
*         14 00000001 00000006
*         15 00000001 00000080
*         16 00000001 0000000f
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 deadbeef
*         68 00000001 deadbeef
*         69 00000001 6f5ca309
*         70 00000001 6f5ca309
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/hassan/nucleusrv/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign2-jalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign2-jalr-01.S/dut/DUT-nucleusrv.signature
File2 Path:/home/hassan/nucleusrv/riscof_work/rv32i_m/privilege/src/misalign2-jalr-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00002000 6f5ca309
*          1 00000000 00000047
*          2 00000001 6f5ca309
*          3 00f1e05f deadbeef
*          4 00000001 deadbeef
*          5 00000001 deadbeef
*          6 00000001 deadbeef
*          7 00000001 deadbeef
*          8 00000001 deadbeef
*          9 00000001 deadbeef
*         10 00000001 deadbeef
*         11 00000001 deadbeef
*         12 00000001 deadbeef
*         13 00000001 deadbeef
*         14 00000001 deadbeef
*         15 00000001 deadbeef
*         16 00000001 deadbeef
*         17 00000001 deadbeef
*         18 00000001 deadbeef
*         19 00000001 deadbeef
*         20 00000001 deadbeef
*         21 00000001 deadbeef
*         22 00000001 deadbeef
*         23 00000001 deadbeef
*         24 00000001 deadbeef
*         25 00000001 deadbeef
*         26 00000001 deadbeef
*         27 00000001 deadbeef
*         28 00000001 deadbeef
*         29 00000001 deadbeef
*         30 00000001 deadbeef
*         31 00000001 deadbeef
*         32 00000001 deadbeef
*         33 00000001 deadbeef
*         34 00000001 deadbeef
*         35 00000001 deadbeef
*         36 00000001 deadbeef
*         37 00000001 deadbeef
*         38 00000001 deadbeef
*         39 00000001 deadbeef
*         40 00000001 deadbeef
*         41 00000001 deadbeef
*         42 00000001 deadbeef
*         43 00000001 deadbeef
*         44 00000001 deadbeef
*         45 00000001 deadbeef
*         46 00000001 deadbeef
*         47 00000001 deadbeef
*         48 00000001 deadbeef
*         49 00000001 deadbeef
*         50 00000001 deadbeef
*         51 00000001 deadbeef
*         52 00000001 deadbeef
*         53 00000001 deadbeef
*         54 00000001 deadbeef
*         55 00000001 deadbeef
*         56 00000001 deadbeef
*         57 00000001 deadbeef
*         58 00000001 deadbeef
*         59 00000001 deadbeef
*         60 00000001 deadbeef
*         61 00000001 deadbeef
*         62 00000001 deadbeef
*         63 00000001 deadbeef
*         64 00000001 deadbeef
*         65 00000001 deadbeef
*         66 00000001 deadbeef
*         67 00000001 6f5ca309
*         68 00000001 6f5ca309
*         69 00000001 00000000
*         70 00000001 00000000
*         71 00000001 00000000
</br></div></td>
        </tr></tbody>
        
      </table>
      </body></html>