Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 22 16:03:27 2023
| Host         : GdF-intercettazioni running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    6           
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               390         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (390)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (396)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (390)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/data_counter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_counter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (396)
--------------------------------------------------
 There are 396 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.090        0.000                      0                 9113        0.022        0.000                      0                 9113        3.000        0.000                       0                  3613  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clock                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.128        0.000                      0                 6106        0.022        0.000                      0                 6106        4.020        0.000                       0                  3609  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0        0.090        0.000                      0                 3007        0.464        0.000                      0                 3007  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  
(none)                       clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.717ns  (logic 0.715ns (7.358%)  route 9.002ns (92.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        9.002     8.476    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_inst/reset
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.296     8.772 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_inst/FIFO[0][1][4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.772    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][6]_0[4]
    SLICE_X45Y49         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.449     8.454    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X45Y49         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][4]/C
                         clock pessimism              0.492     8.945    
                         clock uncertainty           -0.074     8.871    
    SLICE_X45Y49         FDCE (Setup_fdce_C_D)        0.029     8.900    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][4]
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_ppF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Im_reg[-1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 3.434ns (34.925%)  route 6.398ns (65.075%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.558    -0.954    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X51Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_ppF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_ppF_reg[1]/Q
                         net (fo=164, routed)         0.869     0.371    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Q[1]
    SLICE_X51Y29         LUT4 (Prop_lut4_I2_O)        0.124     0.495 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg__29_carry_i_8/O
                         net (fo=16, routed)          1.345     1.840    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg__29_carry_i_8_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     1.964 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__1/O
                         net (fo=1, routed)           0.489     2.453    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.838 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___29_carry/CO[3]
                         net (fo=1, routed)           0.000     2.838    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___29_carry_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.172 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___29_carry__0/O[1]
                         net (fo=2, routed)           0.650     3.822    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___29_carry__0_n_6
    SLICE_X51Y31         LUT3 (Prop_lut3_I2_O)        0.303     4.125 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_3__0/O
                         net (fo=2, routed)           0.445     4.570    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_3__0_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I3_O)        0.124     4.694 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.694    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_7__0_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.227 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.227    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.466 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1/O[2]
                         net (fo=13, routed)          1.037     6.503    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1_n_5
    SLICE_X52Y34         LUT4 (Prop_lut4_I1_O)        0.333     6.836 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4/O
                         net (fo=3, routed)           0.707     7.543    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.355     7.898 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_2__2/O
                         net (fo=7, routed)           0.856     8.755    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_2__2_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I3_O)        0.124     8.879 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Im[-1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.879    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Im[-1]_i_1__1_n_0
    SLICE_X52Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Im_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.447     8.452    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/clk
    SLICE_X52Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Im_reg[-1]/C
                         clock pessimism              0.578     9.029    
                         clock uncertainty           -0.074     8.955    
    SLICE_X52Y36         FDCE (Setup_fdce_C_D)        0.077     9.032    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Im_reg[-1]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.665ns  (logic 0.715ns (7.397%)  route 8.950ns (92.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.950     8.424    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_inst/reset
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.296     8.720 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_inst/FIFO[0][1][1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.720    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][6]_0[1]
    SLICE_X41Y48         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.448     8.453    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X41Y48         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][1]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X41Y48         FDCE (Setup_fdce_C_D)        0.031     8.901    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 3.456ns (35.517%)  route 6.275ns (64.483%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.554    -0.958    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[1]/Q
                         net (fo=16, routed)          1.217     0.716    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___59_carry_i_6__2_0[1]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.154     0.870 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/g0_b5__2/O
                         net (fo=32, routed)          1.432     2.301    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/g0_b5__2_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.327     2.628 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___30_carry__0_i_3__4/O
                         net (fo=2, routed)           0.661     3.289    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___30_carry__0_i_3__4_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.413 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___30_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     3.413    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___30_carry__0_i_7__4_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.993 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___30_carry__0/O[2]
                         net (fo=3, routed)           0.601     4.594    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___30_carry__0_n_5
    SLICE_X60Y19         LUT3 (Prop_lut3_I1_O)        0.302     4.896 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_2__4/O
                         net (fo=1, routed)           0.529     5.425    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_2__4_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.823 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.823    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__0_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.157 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__1/O[1]
                         net (fo=8, routed)           0.891     7.048    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__1_n_6
    SLICE_X62Y18         LUT3 (Prop_lut3_I1_O)        0.331     7.379 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[1]_i_2__1/O
                         net (fo=3, routed)           0.426     7.805    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[1]_i_2__1_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.131 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_2__0/O
                         net (fo=1, routed)           0.518     8.649    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_2__0_n_0
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_1__0_n_0
    SLICE_X62Y17         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.511     8.516    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/clk
    SLICE_X62Y17         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/C
                         clock pessimism              0.564     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.029     9.034    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_ppF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 3.581ns (37.092%)  route 6.073ns (62.908%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.557    -0.955    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X53Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_ppF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_ppF_reg[3]/Q
                         net (fo=138, routed)         0.993     0.495    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Q[3]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.152     0.647 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1/O
                         net (fo=24, routed)          1.135     1.781    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.326     2.107 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0/O
                         net (fo=1, routed)           0.331     2.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.834 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry/CO[3]
                         net (fo=1, routed)           0.000     2.834    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.157 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0/O[1]
                         net (fo=2, routed)           0.670     3.827    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0_n_6
    SLICE_X49Y32         LUT3 (Prop_lut3_I2_O)        0.306     4.133 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_3/O
                         net (fo=2, routed)           0.858     4.991    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_3_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.498 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.498    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.832 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.890     6.722    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_6
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.331     7.053 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3/O
                         net (fo=4, routed)           0.676     7.728    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.326     8.054 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2__1/O
                         net (fo=5, routed)           0.522     8.576    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2__1_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.700    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_1__1_n_0
    SLICE_X45Y33         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.441     8.446    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/clk
    SLICE_X45Y33         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/C
                         clock pessimism              0.564     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X45Y33         FDCE (Setup_fdce_C_D)        0.031     8.966    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 0.715ns (7.449%)  route 8.884ns (92.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.884     8.358    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/reset
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.296     8.654 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO[0][0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.654    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_70[7]
    SLICE_X52Y51         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.443     8.447    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y51         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y51         FDCE (Setup_fdce_C_D)        0.079     8.935    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 0.715ns (7.463%)  route 8.865ns (92.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.865     8.339    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_inst/reset
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.296     8.635 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_inst/FIFO[0][0][6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.635    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/D[6]
    SLICE_X52Y51         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.443     8.447    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y51         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][6]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y51         FDCE (Setup_fdce_C_D)        0.079     8.935    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 3.292ns (34.231%)  route 6.325ns (65.769%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.554    -0.958    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[1]/Q
                         net (fo=16, routed)          1.353     0.852    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___59_carry_i_6__2_0[1]
    SLICE_X54Y24         LUT4 (Prop_lut4_I1_O)        0.124     0.976 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/g0_b0__1/O
                         net (fo=32, routed)          1.040     2.016    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/g0_b0__1_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.140 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__3/O
                         net (fo=2, routed)           0.811     2.951    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     3.593 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0/O[3]
                         net (fo=3, routed)           0.492     4.085    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0_n_4
    SLICE_X57Y19         LUT3 (Prop_lut3_I2_O)        0.307     4.392 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_4__3/O
                         net (fo=1, routed)           0.730     5.122    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_4__3_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.648 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___85_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.648    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___85_carry__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.982 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___85_carry__1/O[1]
                         net (fo=8, routed)           0.890     6.872    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___85_carry__1_n_6
    SLICE_X57Y20         LUT3 (Prop_lut3_I1_O)        0.329     7.201 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_2__1/O
                         net (fo=3, routed)           0.326     7.527    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_2__1_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.326     7.853 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Re_Im[-3]_i_2__0/O
                         net (fo=1, routed)           0.682     8.535    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Re_Im[-3]_i_2__0_n_0
    SLICE_X57Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.659 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Re_Im[-3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.659    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Re_Im[-3]_i_1__0_n_0
    SLICE_X57Y18         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.443     8.448    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/clk
    SLICE_X57Y18         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X57Y18         FDCE (Setup_fdce_C_D)        0.029     8.966    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_ppF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.595ns  (logic 3.581ns (37.321%)  route 6.014ns (62.679%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.557    -0.955    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X53Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_ppF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_ppF_reg[3]/Q
                         net (fo=138, routed)         0.993     0.495    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Q[3]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.152     0.647 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1/O
                         net (fo=24, routed)          1.135     1.781    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.326     2.107 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0/O
                         net (fo=1, routed)           0.331     2.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.834 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry/CO[3]
                         net (fo=1, routed)           0.000     2.834    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.157 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0/O[1]
                         net (fo=2, routed)           0.670     3.827    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0_n_6
    SLICE_X49Y32         LUT3 (Prop_lut3_I2_O)        0.306     4.133 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_3/O
                         net (fo=2, routed)           0.858     4.991    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_3_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.498 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.498    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.832 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.890     6.722    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_6
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.331     7.053 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3/O
                         net (fo=4, routed)           0.676     7.728    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.326     8.054 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2__1/O
                         net (fo=5, routed)           0.462     8.517    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2__1_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[-2]_i_1__2/O
                         net (fo=1, routed)           0.000     8.641    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re[-2]_i_1__2_n_0
    SLICE_X44Y33         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.441     8.446    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/clk
    SLICE_X44Y33         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/C
                         clock pessimism              0.564     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X44Y33         FDCE (Setup_fdce_C_D)        0.029     8.964    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_ROT_ppF_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 0.715ns (7.488%)  route 8.834ns (92.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.834     8.307    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_inst/reset
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.296     8.603 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_inst/BU_ROT_ppF[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.603    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_ROT[0]_69[6]
    SLICE_X50Y50         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_ROT_ppF_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.443     8.447    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/clk
    SLICE_X50Y50         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_ROT_ppF_reg[0][6]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X50Y50         FDCE (Setup_fdce_C_D)        0.079     8.935    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/BU_ROT_ppF_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  0.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.560    -0.621    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X34Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][6]/Q
                         net (fo=1, routed)           0.176    -0.281    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/D[6]
    SLICE_X42Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.831    -0.859    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X42Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][6]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X42Y39         FDCE (Hold_fdce_C_D)         0.052    -0.303    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.274%)  route 0.218ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.561    -0.620    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X35Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][5]/Q
                         net (fo=1, routed)           0.218    -0.261    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1]_57[5]
    SLICE_X38Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.831    -0.859    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][5]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X38Y40         FDCE (Hold_fdce_C_D)         0.060    -0.295    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][5]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[53][1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.939%)  route 0.201ns (55.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.562    -0.619    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/clk
    SLICE_X42Y51         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][4]/Q
                         net (fo=64, routed)          0.201    -0.254    design_1_i/AXI_Output_Interface_0/U0/Im_data[4]
    SLICE_X34Y50         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[53][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.829    -0.860    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X34Y50         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[53][1][4]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.060    -0.296    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[53][1][4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.069%)  route 0.188ns (55.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.552    -0.629    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.148    -0.481 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/Q
                         net (fo=1, routed)           0.188    -0.294    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0]_2[7]
    SLICE_X36Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.819    -0.871    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X36Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][7]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X36Y22         FDCE (Hold_fdce_C_D)         0.017    -0.350    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.188%)  route 0.234ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.560    -0.621    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X34Y38         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][1]/Q
                         net (fo=1, routed)           0.234    -0.223    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/D[1]
    SLICE_X45Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.832    -0.858    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X45Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][1]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X45Y39         FDCE (Hold_fdce_C_D)         0.070    -0.284    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.025%)  route 0.236ns (58.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.560    -0.621    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X34Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][4]/Q
                         net (fo=1, routed)           0.236    -0.222    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/D[4]
    SLICE_X44Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.832    -0.858    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X44Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][4]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X44Y39         FDCE (Hold_fdce_C_D)         0.070    -0.284    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.725%)  route 0.239ns (59.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.560    -0.621    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X34Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][5]/Q
                         net (fo=1, routed)           0.239    -0.219    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/D[5]
    SLICE_X44Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.832    -0.858    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X44Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][5]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X44Y39         FDCE (Hold_fdce_C_D)         0.072    -0.282    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[53][1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.826%)  route 0.190ns (56.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.562    -0.619    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/clk
    SLICE_X42Y51         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.148    -0.471 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][7]/Q
                         net (fo=64, routed)          0.190    -0.282    design_1_i/AXI_Output_Interface_0/U0/Im_data[7]
    SLICE_X34Y50         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[53][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.829    -0.860    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X34Y50         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[53][1][7]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.011    -0.345    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[53][1][7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.808%)  route 0.228ns (58.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.560    -0.621    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X34Y38         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][0]/Q
                         net (fo=1, routed)           0.228    -0.229    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/D[0]
    SLICE_X42Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.832    -0.858    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X42Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][0]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X42Y40         FDCE (Hold_fdce_C_D)         0.059    -0.295    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.591%)  route 0.240ns (59.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.560    -0.621    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X34Y38         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[0][2]/Q
                         net (fo=1, routed)           0.240    -0.217    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/D[2]
    SLICE_X44Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.832    -0.858    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X44Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][2]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X44Y39         FDCE (Hold_fdce_C_D)         0.070    -0.284    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y3      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y3      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X37Y3      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y1      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][0]_srl30_U0_SDF_stage_wrap_c_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][0]_srl30_U0_SDF_stage_wrap_c_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][1]_srl30_U0_SDF_stage_wrap_c_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][1]_srl30_U0_SDF_stage_wrap_c_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][2]_srl30_U0_SDF_stage_wrap_c_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][2]_srl30_U0_SDF_stage_wrap_c_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][3]_srl30_U0_SDF_stage_wrap_c_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][3]_srl30_U0_SDF_stage_wrap_c_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][4]_srl30_U0_SDF_stage_wrap_c_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][4]_srl30_U0_SDF_stage_wrap_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][0]_srl30_U0_SDF_stage_wrap_c_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][0]_srl30_U0_SDF_stage_wrap_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][1]_srl30_U0_SDF_stage_wrap_c_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][1]_srl30_U0_SDF_stage_wrap_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][2]_srl30_U0_SDF_stage_wrap_c_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][2]_srl30_U0_SDF_stage_wrap_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][3]_srl30_U0_SDF_stage_wrap_c_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y12     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][3]_srl30_U0_SDF_stage_wrap_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][4]_srl30_U0_SDF_stage_wrap_c_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][4]_srl30_U0_SDF_stage_wrap_c_28/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 0.419ns (4.548%)  route 8.794ns (95.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.794     8.268    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X34Y51         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.435     8.439    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X34Y51         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][0]/C
                         clock pessimism              0.484     8.923    
                         clock uncertainty           -0.074     8.848    
    SLICE_X34Y51         FDCE (Recov_fdce_C_CLR)     -0.491     8.357    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][0]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 0.419ns (4.548%)  route 8.794ns (95.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.794     8.268    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X34Y51         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.435     8.439    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X34Y51         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][2]/C
                         clock pessimism              0.484     8.923    
                         clock uncertainty           -0.074     8.848    
    SLICE_X34Y51         FDCE (Recov_fdce_C_CLR)     -0.491     8.357    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][2]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 0.419ns (4.548%)  route 8.794ns (95.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.794     8.268    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X34Y51         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.435     8.439    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X34Y51         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][4]/C
                         clock pessimism              0.484     8.923    
                         clock uncertainty           -0.074     8.848    
    SLICE_X34Y51         FDCE (Recov_fdce_C_CLR)     -0.491     8.357    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][4]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 0.419ns (4.548%)  route 8.794ns (95.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.794     8.268    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X34Y51         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.435     8.439    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X34Y51         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][5]/C
                         clock pessimism              0.484     8.923    
                         clock uncertainty           -0.074     8.848    
    SLICE_X34Y51         FDCE (Recov_fdce_C_CLR)     -0.491     8.357    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[54][1][5]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 0.419ns (4.591%)  route 8.707ns (95.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.707     8.180    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/reset
    SLICE_X41Y50         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.438     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/C
                         clock pessimism              0.484     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X41Y50         FDCE (Recov_fdce_C_CLR)     -0.577     8.274    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 0.419ns (4.591%)  route 8.707ns (95.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.707     8.180    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/reset
    SLICE_X41Y50         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.438     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][5]/C
                         clock pessimism              0.484     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X41Y50         FDCE (Recov_fdce_C_CLR)     -0.577     8.274    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][5]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 0.419ns (4.591%)  route 8.707ns (95.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.707     8.180    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/reset
    SLICE_X41Y50         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.438     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]/C
                         clock pessimism              0.484     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X41Y50         FDCE (Recov_fdce_C_CLR)     -0.577     8.274    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[50][1][2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 0.419ns (4.594%)  route 8.701ns (95.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.701     8.175    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X37Y50         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[50][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.436     8.440    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X37Y50         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[50][1][2]/C
                         clock pessimism              0.484     8.924    
                         clock uncertainty           -0.074     8.849    
    SLICE_X37Y50         FDCE (Recov_fdce_C_CLR)     -0.577     8.272    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[50][1][2]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[8][0][4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 0.419ns (4.597%)  route 8.695ns (95.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.695     8.169    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X43Y54         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[8][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.437     8.441    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X43Y54         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[8][0][4]/C
                         clock pessimism              0.484     8.925    
                         clock uncertainty           -0.074     8.850    
    SLICE_X43Y54         FDCE (Recov_fdce_C_CLR)     -0.577     8.273    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[8][0][4]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 0.419ns (4.560%)  route 8.770ns (95.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        8.770     8.243    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/reset
    SLICE_X62Y32         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.511     8.516    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X62Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][4]/C
                         clock pessimism              0.492     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X62Y32         FDCE (Recov_fdce_C_CLR)     -0.577     8.356    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][4]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  0.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.558%)  route 0.232ns (64.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        0.232    -0.257    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X30Y2          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.833    -0.857    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X30Y2          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][1]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X30Y2          FDCE (Remov_fdce_C_CLR)     -0.120    -0.721    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][1]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.558%)  route 0.232ns (64.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        0.232    -0.257    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X30Y2          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.833    -0.857    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X30Y2          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][3]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X30Y2          FDCE (Remov_fdce_C_CLR)     -0.120    -0.721    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][3]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.558%)  route 0.232ns (64.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        0.232    -0.257    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X30Y2          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.833    -0.857    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X30Y2          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][5]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X30Y2          FDCE (Remov_fdce_C_CLR)     -0.120    -0.721    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[46][1][5]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.714%)  route 0.318ns (71.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        0.318    -0.172    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X30Y3          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.832    -0.858    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X30Y3          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][0]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X30Y3          FDCE (Remov_fdce_C_CLR)     -0.120    -0.722    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][0]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.714%)  route 0.318ns (71.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        0.318    -0.172    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X30Y3          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.832    -0.858    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X30Y3          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][1]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X30Y3          FDCE (Remov_fdce_C_CLR)     -0.120    -0.722    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][1]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.714%)  route 0.318ns (71.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        0.318    -0.172    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X30Y3          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.832    -0.858    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X30Y3          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][3]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X30Y3          FDCE (Remov_fdce_C_CLR)     -0.120    -0.722    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][3]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.714%)  route 0.318ns (71.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        0.318    -0.172    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X30Y3          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.832    -0.858    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X30Y3          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][5]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X30Y3          FDCE (Remov_fdce_C_CLR)     -0.120    -0.722    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[44][1][5]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.128ns (18.042%)  route 0.581ns (81.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        0.581     0.092    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/reset
    SLICE_X38Y31         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.823    -0.867    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X38Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[0]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X38Y31         FDCE (Remov_fdce_C_CLR)     -0.120    -0.483    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.128ns (18.042%)  route 0.581ns (81.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        0.581     0.092    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/reset
    SLICE_X38Y31         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.823    -0.867    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X38Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[1]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X38Y31         FDCE (Remov_fdce_C_CLR)     -0.120    -0.483    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.128ns (18.042%)  route 0.581ns (81.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        0.581     0.092    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/reset
    SLICE_X38Y31         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.823    -0.867    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X38Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[2]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X38Y31         FDCE (Remov_fdce_C_CLR)     -0.120    -0.483    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.575    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.446ns  (logic 1.441ns (41.829%)  route 2.004ns (58.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.004     3.446    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X29Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.448    -1.547    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X29Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.210ns (18.413%)  route 0.928ns (81.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.928     1.138    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X29Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.834    -0.856    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X29Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.148ns  (logic 0.518ns (45.133%)  route 0.630ns (54.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.548    -0.964    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X30Y27         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.446 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.630     0.184    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X36Y28         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.433    -1.562    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X36Y28         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.228%)  route 0.490ns (51.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.548    -0.964    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X36Y27         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.490    -0.018    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X36Y28         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.433    -1.562    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X36Y28         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.914ns  (logic 0.456ns (49.891%)  route 0.458ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X32Y1          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.458    -0.032    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X31Y0          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.446    -1.549    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X31Y0          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.456ns (53.859%)  route 0.391ns (46.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.391    -0.099    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X33Y1          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.446    -1.549    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.367ns (52.757%)  route 0.329ns (47.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.446    -1.549    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.329    -0.853    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X33Y1          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.739%)  route 0.386ns (51.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.446    -1.549    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X32Y1          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.386    -0.796    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X31Y0          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X31Y0          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.367ns (47.081%)  route 0.413ns (52.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.431    -1.564    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X36Y27         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.197 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.413    -0.785    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X36Y28         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.551    -0.961    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X36Y28         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.956ns  (logic 0.418ns (43.737%)  route 0.538ns (56.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.431    -1.564    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X30Y27         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.418    -1.146 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.538    -0.608    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X36Y28         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.551    -0.961    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X36Y28         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay           397 Endpoints
Min Delay           397 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 3.974ns (43.625%)  route 5.135ns (56.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.553    -0.959    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X29Y29         FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDSE (Prop_fdse_C_Q)         0.456    -0.503 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=2, routed)           5.135     4.633    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.150 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.150    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 0.715ns (17.520%)  route 3.366ns (82.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        2.839     2.312    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/reset
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.296     2.608 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg_i_1__4/O
                         net (fo=1, routed)           0.528     3.136    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg_i_1__4_n_0
    SLICE_X35Y45         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.034ns  (logic 0.715ns (17.723%)  route 3.319ns (82.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        2.791     2.264    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/reset
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.296     2.560 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2/O
                         net (fo=1, routed)           0.529     3.089    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2_n_0
    SLICE_X38Y42         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.876ns  (logic 0.715ns (18.445%)  route 3.161ns (81.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        2.351     1.824    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.296     2.120 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1/O
                         net (fo=1, routed)           0.811     2.931    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1_n_0
    SLICE_X35Y33         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.875ns  (logic 0.741ns (19.124%)  route 3.134ns (80.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        2.791     2.264    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/reset
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.322     2.586 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg_i_1__3/O
                         net (fo=1, routed)           0.343     2.929    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg_i_1__3_n_0
    SLICE_X38Y43         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.719ns  (logic 0.743ns (19.978%)  route 2.976ns (80.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        2.351     1.824    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.324     2.148 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0/O
                         net (fo=1, routed)           0.625     2.774    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0_n_0
    SLICE_X35Y30         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.705ns  (logic 0.743ns (20.055%)  route 2.962ns (79.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3273, routed)        2.353     1.826    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/reset
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.324     2.150 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1/O
                         net (fo=1, routed)           0.609     2.759    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1_n_0
    SLICE_X39Y30         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.868ns  (logic 0.518ns (27.732%)  route 1.350ns (72.268%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.564    -0.948    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X42Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[0][6]/Q
                         net (fo=2, routed)           1.350     0.920    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][6]
    SLICE_X47Y42         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.802ns  (logic 0.456ns (25.308%)  route 1.346ns (74.692%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.617    -0.895    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X61Y24         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][5]/Q
                         net (fo=2, routed)           1.346     0.907    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][5]
    SLICE_X61Y29         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.840ns  (logic 0.456ns (24.776%)  route 1.384ns (75.224%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.558    -0.954    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X47Y17         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[1][6]/Q
                         net (fo=2, routed)           1.384     0.887    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][6]
    SLICE_X51Y15         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.515ns  (logic 0.337ns (65.494%)  route 0.178ns (34.506%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.445    -1.550    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X40Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.337    -1.213 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][2]/Q
                         net (fo=2, routed)           0.178    -1.036    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/dout_IM[2]
    SLICE_X41Y40         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_BU_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.642ns  (logic 0.337ns (52.523%)  route 0.305ns (47.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.433    -1.562    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X43Y27         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.337    -1.225 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/Q
                         net (fo=2, routed)           0.305    -0.920    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/dout_RE[3]
    SLICE_X41Y28         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.642ns  (logic 0.337ns (52.465%)  route 0.305ns (47.535%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.434    -1.561    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X35Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.337    -1.224 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][1]/Q
                         net (fo=2, routed)           0.305    -0.919    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/dout_RE[1]
    SLICE_X32Y31         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.635ns  (logic 0.337ns (53.094%)  route 0.298ns (46.906%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.443    -1.552    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X37Y39         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.337    -1.215 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg[1][5]/Q
                         net (fo=2, routed)           0.298    -0.917    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][5]
    SLICE_X36Y39         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.646ns  (logic 0.337ns (52.184%)  route 0.309ns (47.816%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.434    -1.561    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X35Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.337    -1.224 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][7]/Q
                         net (fo=2, routed)           0.309    -0.915    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/dout_RE[7]
    SLICE_X32Y31         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.638ns  (logic 0.337ns (52.807%)  route 0.301ns (47.193%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.443    -1.552    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X47Y14         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDCE (Prop_fdce_C_Q)         0.337    -1.215 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][7]/Q
                         net (fo=2, routed)           0.301    -0.914    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_IM[7]
    SLICE_X45Y15         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.640ns  (logic 0.337ns (52.675%)  route 0.303ns (47.325%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.442    -1.553    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X40Y14         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.337    -1.216 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][0][3]/Q
                         net (fo=2, routed)           0.303    -0.913    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_RE[3]
    SLICE_X38Y14         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.633ns  (logic 0.337ns (53.239%)  route 0.296ns (46.761%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.450    -1.545    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X48Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDCE (Prop_fdce_C_Q)         0.337    -1.208 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][2]/Q
                         net (fo=2, routed)           0.296    -0.912    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/dout_RE[2]
    SLICE_X49Y41         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.651ns  (logic 0.367ns (56.363%)  route 0.284ns (43.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.435    -1.560    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X43Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.367    -1.193 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][4]/Q
                         net (fo=2, routed)           0.284    -0.909    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/dout_RE[4]
    SLICE_X41Y28         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.655ns  (logic 0.367ns (56.036%)  route 0.288ns (43.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.434    -1.561    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X35Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.194 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][6]/Q
                         net (fo=2, routed)           0.288    -0.906    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/dout_RE[6]
    SLICE_X35Y32         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay           296 Endpoints
Min Delay           296 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.156ns  (logic 1.580ns (25.668%)  route 4.576ns (74.332%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.576     6.032    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.156 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.156    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1_n_0
    SLICE_X32Y2          FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.446    -1.549    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X32Y2          FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][5]_srl30_U0_SDF_stage_wrap_c_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.510ns  (logic 2.039ns (37.005%)  route 3.471ns (62.995%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/G
    SLICE_X46Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/Q
                         net (fo=4, routed)           1.142     1.767    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_1[0]
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.891 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     1.891    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_4__7_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.423 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.423    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.537    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.808 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][1][7]_srl30_U0_SDF_stage_wrap_c_28_i_2/CO[0]
                         net (fo=8, routed)           1.703     4.510    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_0[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.373     4.883 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][1][5]_srl30_U0_SDF_stage_wrap_c_28_i_1/O
                         net (fo=1, routed)           0.627     5.510    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[30][1][6]_U0_SDF_stage_wrap_c_29_1[5]
    SLICE_X52Y14         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][5]_srl30_U0_SDF_stage_wrap_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.447    -1.548    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y14         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][5]_srl30_U0_SDF_stage_wrap_c_28/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][3]_srl30_U0_SDF_stage_wrap_c_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.195ns  (logic 2.039ns (39.252%)  route 3.156ns (60.748%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/G
    SLICE_X46Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/Q
                         net (fo=4, routed)           1.142     1.767    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_1[0]
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.891 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     1.891    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_4__7_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.423 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.423    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.537    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.808 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][1][7]_srl30_U0_SDF_stage_wrap_c_28_i_2/CO[0]
                         net (fo=8, routed)           1.529     4.336    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_0[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.373     4.709 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][1][3]_srl30_U0_SDF_stage_wrap_c_28_i_1/O
                         net (fo=1, routed)           0.485     5.195    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[30][1][6]_U0_SDF_stage_wrap_c_29_1[3]
    SLICE_X52Y14         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][3]_srl30_U0_SDF_stage_wrap_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.447    -1.548    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y14         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][3]_srl30_U0_SDF_stage_wrap_c_28/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.035ns  (logic 1.991ns (39.544%)  route 3.044ns (60.456%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][1]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][1]/Q
                         net (fo=4, routed)           1.114     1.673    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/Q[1]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.797 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry_i_3__5/O
                         net (fo=1, routed)           0.000     1.797    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry_i_3__5_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.347 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.347    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.461 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.461    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.732 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2/CO[0]
                         net (fo=8, routed)           1.316     4.048    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.373     4.421 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_i_1/O
                         net (fo=1, routed)           0.614     5.035    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_46[3]
    SLICE_X34Y32         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.436    -1.559    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X34Y32         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.977ns  (logic 1.877ns (37.710%)  route 3.100ns (62.290%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][5]/G
    SLICE_X45Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][5]/Q
                         net (fo=4, routed)           1.109     1.668    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/arg_carry__0[1]
    SLICE_X44Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.792 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/arg_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     1.792    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/S[1]
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.342 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.342    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.613 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12_i_2/CO[0]
                         net (fo=8, routed)           1.385     3.999    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12_i_2_n_3
    SLICE_X43Y21         LUT6 (Prop_lut6_I3_O)        0.373     4.372 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12_i_1/O
                         net (fo=1, routed)           0.606     4.977    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_22[2]
    SLICE_X42Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.435    -1.560    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X42Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][2]_srl30_U0_SDF_stage_wrap_c_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 2.039ns (42.370%)  route 2.773ns (57.630%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/G
    SLICE_X46Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/Q
                         net (fo=4, routed)           1.142     1.767    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_1[0]
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.891 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     1.891    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_4__7_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.423 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.423    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.537    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.808 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][1][7]_srl30_U0_SDF_stage_wrap_c_28_i_2/CO[0]
                         net (fo=8, routed)           1.300     4.108    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_0[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I1_O)        0.373     4.481 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][1][2]_srl30_U0_SDF_stage_wrap_c_28_i_1/O
                         net (fo=1, routed)           0.331     4.812    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[30][1][6]_U0_SDF_stage_wrap_c_29_1[2]
    SLICE_X46Y13         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][2]_srl30_U0_SDF_stage_wrap_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.443    -1.552    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X46Y13         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][2]_srl30_U0_SDF_stage_wrap_c_28/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][2]_srl30_U0_SDF_stage_wrap_c_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.792ns  (logic 1.908ns (39.819%)  route 2.884ns (60.181%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/G
    SLICE_X38Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/Q
                         net (fo=2, routed)           1.117     1.742    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][6][3]
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.124     1.866 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_1__2/O
                         net (fo=1, routed)           0.000     1.866    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_1__2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.267 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.267    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.381 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.381    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.652 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][0][7]_srl30_U0_SDF_stage_wrap_c_28_i_2/CO[0]
                         net (fo=8, routed)           1.289     3.940    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_0[0]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.373     4.313 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][0][2]_srl30_U0_SDF_stage_wrap_c_28_i_1/O
                         net (fo=1, routed)           0.478     4.792    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[30][0][6]_U0_SDF_stage_wrap_c_29_1[2]
    SLICE_X38Y12         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][2]_srl30_U0_SDF_stage_wrap_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.441    -1.554    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y12         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][2]_srl30_U0_SDF_stage_wrap_c_28/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][3]_srl30_U0_SDF_stage_wrap_c_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.908ns (39.958%)  route 2.867ns (60.042%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/G
    SLICE_X38Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/Q
                         net (fo=2, routed)           1.117     1.742    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][6][3]
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.124     1.866 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_1__2/O
                         net (fo=1, routed)           0.000     1.866    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_1__2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.267 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.267    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.381 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.381    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.652 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][0][7]_srl30_U0_SDF_stage_wrap_c_28_i_2/CO[0]
                         net (fo=8, routed)           1.282     3.934    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_0[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.373     4.307 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][0][3]_srl30_U0_SDF_stage_wrap_c_28_i_1/O
                         net (fo=1, routed)           0.468     4.775    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[30][0][6]_U0_SDF_stage_wrap_c_29_1[3]
    SLICE_X38Y12         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][3]_srl30_U0_SDF_stage_wrap_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.441    -1.554    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y12         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][3]_srl30_U0_SDF_stage_wrap_c_28/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][4]_srl30_U0_SDF_stage_wrap_c_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.769ns  (logic 2.039ns (42.757%)  route 2.730ns (57.243%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/G
    SLICE_X46Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/Q
                         net (fo=4, routed)           1.142     1.767    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_1[0]
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.891 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     1.891    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_4__7_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.423 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.423    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.537    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.808 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][1][7]_srl30_U0_SDF_stage_wrap_c_28_i_2/CO[0]
                         net (fo=8, routed)           1.115     3.923    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_0[0]
    SLICE_X47Y14         LUT6 (Prop_lut6_I1_O)        0.373     4.296 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][1][4]_srl30_U0_SDF_stage_wrap_c_28_i_1/O
                         net (fo=1, routed)           0.473     4.769    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[30][1][6]_U0_SDF_stage_wrap_c_29_1[4]
    SLICE_X46Y13         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][4]_srl30_U0_SDF_stage_wrap_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.443    -1.552    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X46Y13         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][1][4]_srl30_U0_SDF_stage_wrap_c_28/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][0]_srl30_U0_SDF_stage_wrap_c_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.908ns (40.169%)  route 2.842ns (59.831%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/G
    SLICE_X38Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/Q
                         net (fo=2, routed)           1.117     1.742    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][6][3]
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.124     1.866 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_1__2/O
                         net (fo=1, routed)           0.000     1.866    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_1__2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.267 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.267    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.381 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.381    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.652 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][0][7]_srl30_U0_SDF_stage_wrap_c_28_i_2/CO[0]
                         net (fo=8, routed)           1.262     3.914    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_0[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.373     4.287 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[29][0][0]_srl30_U0_SDF_stage_wrap_c_28_i_1/O
                         net (fo=1, routed)           0.463     4.750    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[30][0][6]_U0_SDF_stage_wrap_c_29_1[0]
    SLICE_X38Y12         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][0]_srl30_U0_SDF_stage_wrap_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        1.441    -1.554    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y12         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[29][0][0]_srl30_U0_SDF_stage_wrap_c_28/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.163ns (62.156%)  route 0.099ns (37.844%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G
    SLICE_X41Y28         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/Q
                         net (fo=1, routed)           0.099     0.262    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][2]
    SLICE_X43Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.822    -0.868    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X43Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.163ns (61.976%)  route 0.100ns (38.024%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G
    SLICE_X47Y36         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/Q
                         net (fo=1, routed)           0.100     0.263    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][7]
    SLICE_X45Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.829    -0.861    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X45Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.181ns (68.794%)  route 0.082ns (31.206%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G
    SLICE_X42Y41         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/Q
                         net (fo=1, routed)           0.082     0.263    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][3]
    SLICE_X43Y41         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.832    -0.858    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X43Y41         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.163ns (61.920%)  route 0.100ns (38.080%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G
    SLICE_X41Y28         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/Q
                         net (fo=1, routed)           0.100     0.263    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][4]
    SLICE_X43Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.822    -0.868    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X43Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/G
    SLICE_X35Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/Q
                         net (fo=1, routed)           0.112     0.270    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway
    SLICE_X35Y34         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.825    -0.865    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X35Y34         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_reg/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.272%)  route 0.112ns (40.728%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G
    SLICE_X45Y16         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/Q
                         net (fo=1, routed)           0.112     0.275    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][2]
    SLICE_X45Y17         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.826    -0.864    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X45Y17         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.272%)  route 0.112ns (40.728%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G
    SLICE_X49Y41         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/Q
                         net (fo=1, routed)           0.112     0.275    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][2]
    SLICE_X49Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.835    -0.855    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X49Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.163ns (58.881%)  route 0.114ns (41.119%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
    SLICE_X58Y16         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/Q
                         net (fo=1, routed)           0.114     0.277    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][1]
    SLICE_X58Y17         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.856    -0.834    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X58Y17         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.163ns (58.541%)  route 0.115ns (41.459%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G
    SLICE_X45Y16         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/Q
                         net (fo=1, routed)           0.115     0.278    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][3]
    SLICE_X42Y16         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.826    -0.864    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X42Y16         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.163ns (58.452%)  route 0.116ns (41.548%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/G
    SLICE_X49Y27         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/Q
                         net (fo=1, routed)           0.116     0.279    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][5]
    SLICE_X48Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3607, routed)        0.821    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X48Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][5]/C





