Classic Timing Analyzer report for tutor3
Tue Mar 05 17:48:27 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_50Mhz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------+--------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                ; To                                   ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------+--------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.822 ns                         ; KEY3_ACLR                           ; LCD_Display:inst1|CLK_COUNT_400HZ[0] ; --         ; CLK_50Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.487 ns                        ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; DATA_BUS[5]                          ; CLK_50Mhz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; 5.003 ns                         ; SW0_PULSE                           ; debounce:inst3|SHIFT_PB[3]           ; --         ; CLK_50Mhz ; 0            ;
; Clock Setup: 'CLK_50Mhz'     ; N/A   ; None          ; 203.17 MHz ( period = 4.922 ns ) ; LCD_Display:inst1|CHAR_COUNT[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[2]  ; CLK_50Mhz  ; CLK_50Mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                     ;                                      ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------+--------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_50Mhz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_50Mhz'                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                       ; To                                                                                         ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 203.17 MHz ( period = 4.922 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 203.42 MHz ( period = 4.916 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; debounce:inst7|pb_debounced                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 204.25 MHz ( period = 4.896 ns )                    ; debounce:inst7|pb_debounced                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 204.46 MHz ( period = 4.891 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.668 ns                ;
; N/A                                     ; 204.71 MHz ( period = 4.885 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.00 MHz ( period = 4.878 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.655 ns                ;
; N/A                                     ; 205.17 MHz ( period = 4.874 ns )                    ; debounce:inst7|pb_debounced                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 205.21 MHz ( period = 4.873 ns )                    ; debounce:inst7|pb_debounced                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.980 ns                ;
; N/A                                     ; 206.83 MHz ( period = 4.835 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.613 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; clk_div:inst|clock_10Khz_int                                                               ; clk_div:inst|clock_10Khz_reg                                                               ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 1.029 ns                ;
; N/A                                     ; 208.12 MHz ( period = 4.805 ns )                    ; debounce:inst7|pb_debounced                                                                ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 6.034 ns                ;
; N/A                                     ; 208.16 MHz ( period = 4.804 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.578 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.559 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 211.24 MHz ( period = 4.734 ns )                    ; debounce:inst7|pb_debounced                                                                ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 211.37 MHz ( period = 4.731 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.508 ns                ;
; N/A                                     ; 211.73 MHz ( period = 4.723 ns )                    ; clk_div:inst|clock_100Khz_int                                                              ; clk_div:inst|clock_100Khz_reg                                                              ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 1.168 ns                ;
; N/A                                     ; 213.17 MHz ( period = 4.691 ns )                    ; debounce:inst7|pb_debounced                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.799 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.460 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.459 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; 213.81 MHz ( period = 4.677 ns )                    ; debounce:inst7|pb_debounced                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 213.90 MHz ( period = 4.675 ns )                    ; debounce:inst7|pb_debounced                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.783 ns                ;
; N/A                                     ; 214.50 MHz ( period = 4.662 ns )                    ; clk_div:inst|clock_100hz_int                                                               ; clk_div:inst|clock_100hz_reg                                                               ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.533 ns                ;
; N/A                                     ; 215.05 MHz ( period = 4.650 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.427 ns                ;
; N/A                                     ; 215.15 MHz ( period = 4.648 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 218.58 MHz ( period = 4.575 ns )                    ; debounce:inst7|pb_debounced                                                                ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.804 ns                ;
; N/A                                     ; 221.24 MHz ( period = 4.520 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.294 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; debounce:inst7|pb_debounced                                                                ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 222.92 MHz ( period = 4.486 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 225.58 MHz ( period = 4.433 ns )                    ; debounce:inst7|pb_debounced                                                                ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 227.48 MHz ( period = 4.396 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 227.58 MHz ( period = 4.394 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.172 ns                ;
; N/A                                     ; 229.31 MHz ( period = 4.361 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.026 ns                ;
; N/A                                     ; 230.73 MHz ( period = 4.334 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.999 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.099 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 231.59 MHz ( period = 4.318 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.096 ns                ;
; N/A                                     ; 231.75 MHz ( period = 4.315 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 236.02 MHz ( period = 4.237 ns )                    ; debounce:inst7|pb_debounced                                                                ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.466 ns                ;
; N/A                                     ; 238.10 MHz ( period = 4.200 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 239.41 MHz ( period = 4.177 ns )                    ; clk_div:inst|clock_1Khz_int                                                                ; clk_div:inst|clock_1Khz_reg                                                                ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.542 ns                ;
; N/A                                     ; 239.64 MHz ( period = 4.173 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; 240.73 MHz ( period = 4.154 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 241.55 MHz ( period = 4.140 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.804 ns                ;
; N/A                                     ; 242.78 MHz ( period = 4.119 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.784 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.783 ns                ;
; N/A                                     ; 242.95 MHz ( period = 4.116 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.781 ns                ;
; N/A                                     ; 245.04 MHz ( period = 4.081 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 246.85 MHz ( period = 4.051 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 246.91 MHz ( period = 4.050 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; debounce:inst7|pb_debounced                                                                ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 251.89 MHz ( period = 3.970 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.628 ns                ;
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.623 ns                ;
; N/A                                     ; 252.72 MHz ( period = 3.957 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 253.87 MHz ( period = 3.939 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 253.87 MHz ( period = 3.939 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.604 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.572 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|next_command.RETURN_HOME                                                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.640 ns                ;
; N/A                                     ; 259.27 MHz ( period = 3.857 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 259.67 MHz ( period = 3.851 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 262.88 MHz ( period = 3.804 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; LCD_Display:inst1|state.Print_String                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.447 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; LCD_Display:inst1|next_command.LINE2                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 267.02 MHz ( period = 3.745 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.410 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.468 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; LCD_Display:inst1|state.Print_String                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 273.15 MHz ( period = 3.661 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 274.12 MHz ( period = 3.648 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|next_command.RETURN_HOME                                                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 277.01 MHz ( period = 3.610 ns )                    ; debounce:inst7|pb_debounced                                                                ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[0] ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 277.01 MHz ( period = 3.610 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.387 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 280.27 MHz ( period = 3.568 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|next_command.RETURN_HOME                                                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; LCD_Display:inst1|next_command.LINE2                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[16]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[17]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 287.03 MHz ( period = 3.484 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[16]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[17]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|next_command.RETURN_HOME                                                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; LCD_Display:inst1|next_command.LINE2                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 298.06 MHz ( period = 3.355 ns )                    ; LCD_Display:inst1|state.Print_String                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[16]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[17]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                      ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; LCD_Display:inst1|next_command.LINE2                                                       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; LCD_Display:inst1|state.HOLD                                                               ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 304.23 MHz ( period = 3.287 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.952 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                            ;                                                                                            ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                    ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                         ; To Clock  ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 5.822 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; CLK_50Mhz ;
; N/A   ; None         ; 5.822 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; CLK_50Mhz ;
; N/A   ; None         ; 5.822 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; CLK_50Mhz ;
; N/A   ; None         ; 5.822 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; CLK_50Mhz ;
; N/A   ; None         ; 5.822 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; CLK_50Mhz ;
; N/A   ; None         ; 5.822 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                       ; CLK_50Mhz ;
; N/A   ; None         ; 5.822 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                       ; CLK_50Mhz ;
; N/A   ; None         ; 5.822 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                       ; CLK_50Mhz ;
; N/A   ; None         ; 5.822 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                       ; CLK_50Mhz ;
; N/A   ; None         ; 5.822 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                       ; CLK_50Mhz ;
; N/A   ; None         ; 5.368 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                      ; CLK_50Mhz ;
; N/A   ; None         ; 5.368 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; CLK_50Mhz ;
; N/A   ; None         ; 5.368 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                      ; CLK_50Mhz ;
; N/A   ; None         ; 5.368 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                      ; CLK_50Mhz ;
; N/A   ; None         ; 5.368 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16]                                                      ; CLK_50Mhz ;
; N/A   ; None         ; 5.368 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17]                                                      ; CLK_50Mhz ;
; N/A   ; None         ; 5.368 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                      ; CLK_50Mhz ;
; N/A   ; None         ; 5.368 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                      ; CLK_50Mhz ;
; N/A   ; None         ; 5.368 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                      ; CLK_50Mhz ;
; N/A   ; None         ; 5.368 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                      ; CLK_50Mhz ;
; N/A   ; None         ; 4.383 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ                                                                ; CLK_50Mhz ;
; N/A   ; None         ; 3.617 ns   ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.604 ns   ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.597 ns   ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.573 ns   ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.542 ns   ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.507 ns   ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.421 ns   ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.420 ns   ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.418 ns   ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.416 ns   ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A   ; None         ; 3.358 ns   ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.358 ns   ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.345 ns   ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A   ; None         ; 3.331 ns   ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.312 ns   ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.298 ns   ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.283 ns   ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.248 ns   ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.186 ns   ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A   ; None         ; 3.162 ns   ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.161 ns   ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.159 ns   ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.121 ns   ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.116 ns   ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.115 ns   ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.115 ns   ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A   ; None         ; 3.113 ns   ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.091 ns   ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.090 ns   ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.081 ns   ; SW[14]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.076 ns   ; SW[15]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A   ; None         ; 3.074 ns   ; SW[14]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.059 ns   ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.050 ns   ; SW[14]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 3.044 ns   ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A   ; None         ; 3.005 ns   ; SW[15]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A   ; None         ; 2.993 ns   ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A   ; None         ; 2.977 ns   ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 2.973 ns   ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz ;
; N/A   ; None         ; 2.960 ns   ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 2.931 ns   ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 2.922 ns   ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A   ; None         ; 2.902 ns   ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; CLK_50Mhz ;
; N/A   ; None         ; 2.895 ns   ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 2.894 ns   ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 2.892 ns   ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 2.800 ns   ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 2.763 ns   ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A   ; None         ; 2.734 ns   ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 2.732 ns   ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 2.692 ns   ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A   ; None         ; 2.529 ns   ; SW[15]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A   ; None         ; 2.516 ns   ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[0] ; CLK_50Mhz ;
; N/A   ; None         ; 2.473 ns   ; SW[14]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 2.309 ns   ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A   ; None         ; 2.306 ns   ; SW[16]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A   ; None         ; 2.109 ns   ; SW[14]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A   ; None         ; 2.038 ns   ; SW[14]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A   ; None         ; 1.919 ns   ; SW[16]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A   ; None         ; 1.879 ns   ; SW[14]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A   ; None         ; 1.493 ns   ; SW[14]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A   ; None         ; 0.457 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; CLK_50Mhz ;
; N/A   ; None         ; 0.457 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; CLK_50Mhz ;
; N/A   ; None         ; 0.457 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; CLK_50Mhz ;
; N/A   ; None         ; 0.457 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; CLK_50Mhz ;
; N/A   ; None         ; 0.457 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; CLK_50Mhz ;
; N/A   ; None         ; 0.040 ns   ; KEY0_LOAD ; debounce:inst7|SHIFT_PB[3]                                                                 ; CLK_50Mhz ;
; N/A   ; None         ; -0.773 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -0.776 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -0.807 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -0.837 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A   ; None         ; -0.904 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -0.908 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A   ; None         ; -0.969 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -0.970 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -0.972 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.003 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.030 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.049 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.063 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.067 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A   ; None         ; -1.076 ns  ; SW[10]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.083 ns  ; SW[10]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.099 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A   ; None         ; -1.107 ns  ; SW[10]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.138 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A   ; None         ; -1.170 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A   ; None         ; -1.209 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A   ; None         ; -1.245 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.246 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.248 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.264 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A   ; None         ; -1.329 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A   ; None         ; -1.335 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A   ; None         ; -1.400 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A   ; None         ; -1.471 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A   ; None         ; -1.494 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A   ; None         ; -1.542 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz ;
; N/A   ; None         ; -1.565 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A   ; None         ; -1.596 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz ;
; N/A   ; None         ; -1.636 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A   ; None         ; -1.707 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz ;
; N/A   ; None         ; -1.778 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; CLK_50Mhz ;
; N/A   ; None         ; -1.822 ns  ; SW[10]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -1.925 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; CLK_50Mhz ;
; N/A   ; None         ; -2.164 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[0] ; CLK_50Mhz ;
; N/A   ; None         ; -2.620 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A   ; None         ; -2.691 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A   ; None         ; -2.850 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A   ; None         ; -2.921 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A   ; None         ; -2.992 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A   ; None         ; -3.063 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz ;
; N/A   ; None         ; -3.134 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; CLK_50Mhz ;
; N/A   ; None         ; -3.520 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[0] ; CLK_50Mhz ;
; N/A   ; None         ; -4.773 ns  ; SW0_PULSE ; debounce:inst3|SHIFT_PB[3]                                                                 ; CLK_50Mhz ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                ; To          ; From Clock ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; N/A   ; None         ; 14.487 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; DATA_BUS[5] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.309 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; DATA_BUS[2] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.148 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; DATA_BUS[4] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.022 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[7] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.008 ns  ; LCD_Display:inst1|LCD_RW_INT        ; LCD_RW      ; CLK_50Mhz  ;
; N/A   ; None         ; 13.970 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[0] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.970 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[1] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.908 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; DATA_BUS[1] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.878 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; DATA_BUS[0] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.517 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[2] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.517 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[3] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.517 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[6] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.507 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[5] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.497 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[4] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.341 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; DATA_BUS[3] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.217 ns  ; LCD_Display:inst1|LCD_E             ; LCD_EN      ; CLK_50Mhz  ;
; N/A   ; None         ; 12.837 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[7] ; DATA_BUS[7] ; CLK_50Mhz  ;
; N/A   ; None         ; 12.814 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; DATA_BUS[6] ; CLK_50Mhz  ;
; N/A   ; None         ; 12.578 ns  ; LCD_Display:inst1|LCD_RS            ; LCD_RS      ; CLK_50Mhz  ;
+-------+--------------+------------+-------------------------------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                           ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                         ; To Clock  ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; 5.003 ns  ; SW0_PULSE ; debounce:inst3|SHIFT_PB[3]                                                                 ; CLK_50Mhz ;
; N/A           ; None        ; 4.139 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; CLK_50Mhz ;
; N/A           ; None        ; 4.129 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A           ; None        ; 4.101 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A           ; None        ; 3.836 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A           ; None        ; 3.831 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A           ; None        ; 3.826 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz ;
; N/A           ; None        ; 3.750 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[0] ; CLK_50Mhz ;
; N/A           ; None        ; 3.554 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A           ; None        ; 2.875 ns  ; SW[10]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 2.757 ns  ; SW[10]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 2.394 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[0] ; CLK_50Mhz ;
; N/A           ; None        ; 2.174 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 2.155 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; CLK_50Mhz ;
; N/A           ; None        ; 2.042 ns  ; SW[10]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 2.011 ns  ; SW[10]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 2.008 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; CLK_50Mhz ;
; N/A           ; None        ; 1.969 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.940 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.938 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.937 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz ;
; N/A           ; None        ; 1.937 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.872 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.866 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A           ; None        ; 1.826 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz ;
; N/A           ; None        ; 1.795 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A           ; None        ; 1.786 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.772 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz ;
; N/A           ; None        ; 1.772 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.768 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.766 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.765 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.751 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.741 ns  ; SW[12]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.724 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A           ; None        ; 1.701 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A           ; None        ; 1.630 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A           ; None        ; 1.569 ns  ; SW[11]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; 1.565 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A           ; None        ; 1.559 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A           ; None        ; 1.494 ns  ; SW[10]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A           ; None        ; 1.439 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A           ; None        ; 1.400 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A           ; None        ; 1.368 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A           ; None        ; 1.329 ns  ; SW[11]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A           ; None        ; 1.297 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A           ; None        ; 1.138 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A           ; None        ; 1.067 ns  ; SW[12]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A           ; None        ; 0.190 ns  ; KEY0_LOAD ; debounce:inst7|SHIFT_PB[3]                                                                 ; CLK_50Mhz ;
; N/A           ; None        ; -0.227 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]                                                            ; CLK_50Mhz ;
; N/A           ; None        ; -0.227 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]                                                            ; CLK_50Mhz ;
; N/A           ; None        ; -0.227 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]                                                            ; CLK_50Mhz ;
; N/A           ; None        ; -0.227 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]                                                            ; CLK_50Mhz ;
; N/A           ; None        ; -0.227 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]                                                            ; CLK_50Mhz ;
; N/A           ; None        ; -0.638 ns ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -0.696 ns ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -0.856 ns ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A           ; None        ; -0.894 ns ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -1.030 ns ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -1.059 ns ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -1.061 ns ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -1.242 ns ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A           ; None        ; -1.258 ns ; KEY3_ACLR ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -1.263 ns ; SW[14]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A           ; None        ; -1.401 ns ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A           ; None        ; -1.472 ns ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A           ; None        ; -1.512 ns ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A           ; None        ; -1.649 ns ; SW[14]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A           ; None        ; -1.689 ns ; SW[16]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A           ; None        ; -1.704 ns ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[1] ; CLK_50Mhz ;
; N/A           ; None        ; -1.716 ns ; SW[14]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -1.751 ns ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[2] ; CLK_50Mhz ;
; N/A           ; None        ; -1.808 ns ; SW[14]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A           ; None        ; -1.879 ns ; SW[14]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A           ; None        ; -1.972 ns ; SW[14]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.012 ns ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.076 ns ; SW[16]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A           ; None        ; -2.079 ns ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[3] ; CLK_50Mhz ;
; N/A           ; None        ; -2.166 ns ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.169 ns ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.271 ns ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.286 ns ; KEY3_ACLR ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[0] ; CLK_50Mhz ;
; N/A           ; None        ; -2.299 ns ; SW[15]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A           ; None        ; -2.346 ns ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.356 ns ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.363 ns ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.367 ns ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.369 ns ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.370 ns ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.371 ns ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.373 ns ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.374 ns ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.384 ns ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.403 ns ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.405 ns ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.406 ns ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.462 ns ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[4] ; CLK_50Mhz ;
; N/A           ; None        ; -2.471 ns ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.533 ns ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[5] ; CLK_50Mhz ;
; N/A           ; None        ; -2.549 ns ; SW[14]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.557 ns ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.566 ns ; SW[15]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.570 ns ; SW[13]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.580 ns ; SW[14]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.602 ns ; SW[16]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.605 ns ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.615 ns ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.630 ns ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[5]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.632 ns ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[4]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.633 ns ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.692 ns ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A           ; None        ; -2.763 ns ; SW[13]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A           ; None        ; -2.775 ns ; SW[15]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[6] ; CLK_50Mhz ;
; N/A           ; None        ; -2.829 ns ; SW[17]    ; LCD_Display:inst1|DATA_BUS_VALUE[6]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -2.846 ns ; SW[15]    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|pre_hazard[7] ; CLK_50Mhz ;
; N/A           ; None        ; -4.153 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ                                                                ; CLK_50Mhz ;
; N/A           ; None        ; -5.138 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                      ; CLK_50Mhz ;
; N/A           ; None        ; -5.138 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                      ; CLK_50Mhz ;
; N/A           ; None        ; -5.138 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                      ; CLK_50Mhz ;
; N/A           ; None        ; -5.138 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                      ; CLK_50Mhz ;
; N/A           ; None        ; -5.138 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16]                                                      ; CLK_50Mhz ;
; N/A           ; None        ; -5.138 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17]                                                      ; CLK_50Mhz ;
; N/A           ; None        ; -5.138 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                      ; CLK_50Mhz ;
; N/A           ; None        ; -5.138 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                      ; CLK_50Mhz ;
; N/A           ; None        ; -5.138 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                      ; CLK_50Mhz ;
; N/A           ; None        ; -5.138 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                      ; CLK_50Mhz ;
; N/A           ; None        ; -5.592 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                       ; CLK_50Mhz ;
; N/A           ; None        ; -5.592 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                       ; CLK_50Mhz ;
; N/A           ; None        ; -5.592 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                       ; CLK_50Mhz ;
; N/A           ; None        ; -5.592 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                       ; CLK_50Mhz ;
; N/A           ; None        ; -5.592 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                       ; CLK_50Mhz ;
; N/A           ; None        ; -5.592 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                       ; CLK_50Mhz ;
; N/A           ; None        ; -5.592 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                       ; CLK_50Mhz ;
; N/A           ; None        ; -5.592 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                       ; CLK_50Mhz ;
; N/A           ; None        ; -5.592 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                       ; CLK_50Mhz ;
; N/A           ; None        ; -5.592 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                       ; CLK_50Mhz ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 05 17:48:26 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only
Warning: Timing Analysis found one or more latches implemented as combinational loops
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[6]~11" is a latch
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[2]~10" is a latch
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[7]~13" is a latch
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[3]~12" is a latch
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[5]~9" is a latch
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[1]~8" is a latch
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[4]~14" is a latch
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[0]~15" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[4]~14"
Warning: Found combinational loop of 1 nodes
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[0]~15"
Warning: Found combinational loop of 1 nodes
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[6]~11"
Warning: Found combinational loop of 1 nodes
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[2]~10"
Warning: Found combinational loop of 1 nodes
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[5]~9"
Warning: Found combinational loop of 1 nodes
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[1]~8"
Warning: Found combinational loop of 1 nodes
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[7]~13"
Warning: Found combinational loop of 1 nodes
    Warning: Node "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[3]~12"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_50Mhz" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_div:inst|clock_1Mhz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_10Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_1Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Hz" as buffer
    Info: Detected ripple clock "debounce:inst3|pb_debounced" as buffer
    Info: Detected ripple clock "LCD_Display:inst1|CLK_400HZ" as buffer
Info: Clock "CLK_50Mhz" has Internal fmax of 203.17 MHz between source register "LCD_Display:inst1|CHAR_COUNT[1]" and destination register "LCD_Display:inst1|DATA_BUS_VALUE[2]" (period= 4.922 ns)
    Info: + Longest register to register delay is 4.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y25_N11; Fanout = 17; REG Node = 'LCD_Display:inst1|CHAR_COUNT[1]'
        Info: 2: + IC(0.839 ns) + CELL(0.436 ns) = 1.275 ns; Loc. = LCCOMB_X46_Y26_N2; Fanout = 2; COMB Node = 'LCD_Display:inst1|Mux4~7'
        Info: 3: + IC(0.271 ns) + CELL(0.420 ns) = 1.966 ns; Loc. = LCCOMB_X46_Y26_N24; Fanout = 1; COMB Node = 'LCD_Display:inst1|Mux4~9'
        Info: 4: + IC(0.271 ns) + CELL(0.438 ns) = 2.675 ns; Loc. = LCCOMB_X46_Y26_N26; Fanout = 2; COMB Node = 'LCD_Display:inst1|Mux4~10'
        Info: 5: + IC(0.682 ns) + CELL(0.438 ns) = 3.795 ns; Loc. = LCCOMB_X44_Y26_N30; Fanout = 1; COMB Node = 'LCD_Display:inst1|Add1~0'
        Info: 6: + IC(0.401 ns) + CELL(0.420 ns) = 4.616 ns; Loc. = LCCOMB_X43_Y26_N12; Fanout = 1; COMB Node = 'LCD_Display:inst1|Selector7~2'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.700 ns; Loc. = LCFF_X43_Y26_N13; Fanout = 2; REG Node = 'LCD_Display:inst1|DATA_BUS_VALUE[2]'
        Info: Total cell delay = 2.236 ns ( 47.57 % )
        Info: Total interconnect delay = 2.464 ns ( 52.43 % )
    Info: - Smallest clock skew is -0.008 ns
        Info: + Shortest clock path from clock "CLK_50Mhz" to destination register is 7.765 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
            Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X34_Y1_N31; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
            Info: 3: + IC(2.552 ns) + CELL(0.000 ns) = 6.244 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
            Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 7.765 ns; Loc. = LCFF_X43_Y26_N13; Fanout = 2; REG Node = 'LCD_Display:inst1|DATA_BUS_VALUE[2]'
            Info: Total cell delay = 2.323 ns ( 29.92 % )
            Info: Total interconnect delay = 5.442 ns ( 70.08 % )
        Info: - Longest clock path from clock "CLK_50Mhz" to source register is 7.773 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
            Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X34_Y1_N31; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
            Info: 3: + IC(2.552 ns) + CELL(0.000 ns) = 6.244 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
            Info: 4: + IC(0.992 ns) + CELL(0.537 ns) = 7.773 ns; Loc. = LCFF_X45_Y25_N11; Fanout = 17; REG Node = 'LCD_Display:inst1|CHAR_COUNT[1]'
            Info: Total cell delay = 2.323 ns ( 29.89 % )
            Info: Total interconnect delay = 5.450 ns ( 70.11 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "LCD_Display:inst1|CLK_COUNT_400HZ[9]" (data pin = "KEY3_ACLR", clock pin = "CLK_50Mhz") is 5.822 ns
    Info: + Longest pin to register delay is 8.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 31; PIN Node = 'KEY3_ACLR'
        Info: 2: + IC(6.031 ns) + CELL(0.438 ns) = 7.331 ns; Loc. = LCCOMB_X36_Y3_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[3]~54'
        Info: 3: + IC(0.694 ns) + CELL(0.510 ns) = 8.535 ns; Loc. = LCFF_X36_Y4_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.810 ns ( 21.21 % )
        Info: Total interconnect delay = 6.725 ns ( 78.79 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_50Mhz" to destination register is 2.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_50Mhz~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X36_Y4_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.536 ns ( 57.38 % )
        Info: Total interconnect delay = 1.141 ns ( 42.62 % )
Info: tco from clock "CLK_50Mhz" to destination pin "DATA_BUS[5]" through register "LCD_Display:inst1|DATA_BUS_VALUE[5]" is 14.487 ns
    Info: + Longest clock path from clock "CLK_50Mhz" to source register is 7.765 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X34_Y1_N31; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
        Info: 3: + IC(2.552 ns) + CELL(0.000 ns) = 6.244 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
        Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 7.765 ns; Loc. = LCFF_X45_Y26_N11; Fanout = 1; REG Node = 'LCD_Display:inst1|DATA_BUS_VALUE[5]'
        Info: Total cell delay = 2.323 ns ( 29.92 % )
        Info: Total interconnect delay = 5.442 ns ( 70.08 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y26_N11; Fanout = 1; REG Node = 'LCD_Display:inst1|DATA_BUS_VALUE[5]'
        Info: 2: + IC(3.830 ns) + CELL(2.642 ns) = 6.472 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'DATA_BUS[5]'
        Info: Total cell delay = 2.642 ns ( 40.82 % )
        Info: Total interconnect delay = 3.830 ns ( 59.18 % )
Info: th for register "debounce:inst3|SHIFT_PB[3]" (data pin = "SW0_PULSE", clock pin = "CLK_50Mhz") is 5.003 ns
    Info: + Longest clock path from clock "CLK_50Mhz" to destination register is 6.451 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(1.415 ns) + CELL(0.787 ns) = 3.201 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 2; REG Node = 'clk_div:inst|clock_100Hz'
        Info: 3: + IC(1.690 ns) + CELL(0.000 ns) = 4.891 ns; Loc. = CLKCTRL_G12; Fanout = 9; COMB Node = 'clk_div:inst|clock_100Hz~clkctrl'
        Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.451 ns; Loc. = LCFF_X64_Y19_N25; Fanout = 2; REG Node = 'debounce:inst3|SHIFT_PB[3]'
        Info: Total cell delay = 2.323 ns ( 36.01 % )
        Info: Total interconnect delay = 4.128 ns ( 63.99 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.714 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SW0_PULSE'
        Info: 2: + IC(0.356 ns) + CELL(0.275 ns) = 1.630 ns; Loc. = LCCOMB_X64_Y19_N24; Fanout = 1; COMB Node = 'debounce:inst3|SHIFT_PB[3]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.714 ns; Loc. = LCFF_X64_Y19_N25; Fanout = 2; REG Node = 'debounce:inst3|SHIFT_PB[3]'
        Info: Total cell delay = 1.358 ns ( 79.23 % )
        Info: Total interconnect delay = 0.356 ns ( 20.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Tue Mar 05 17:48:29 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


