<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<!--Converted with LaTeX2HTML 2002-2-1 (1.71)
original version by:  Nikos Drakos, CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>SRAM (sram)</TITLE>
<META NAME="description" CONTENT="SRAM (sram)">
<META NAME="keywords" CONTENT="index">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META NAME="Generator" CONTENT="LaTeX2HTML v2002-2-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">

<LINK REL="STYLESHEET" HREF="index.css">

<LINK REL="next" HREF="node63.html">
<LINK REL="previous" HREF="node61.html">
<LINK REL="up" HREF="node55.html">
<LINK REL="next" HREF="node63.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A NAME="tex2html1698"
  HREF="node63.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next" SRC="next.png"></A> 
<A NAME="tex2html1694"
  HREF="node55.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up.png"></A> 
<A NAME="tex2html1688"
  HREF="node61.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev.png"></A> 
<A NAME="tex2html1696"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A NAME="tex2html1699"
  HREF="node63.html">XSG Core Config (XSG</A>
<B> Up:</B> <A NAME="tex2html1695"
  HREF="node55.html">System Blocks</A>
<B> Previous:</B> <A NAME="tex2html1689"
  HREF="node61.html">Software Register (software register)</A>
 &nbsp; <B>  <A NAME="tex2html1697"
  HREF="node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->
<!--Table of Child-Links-->
<A NAME="CHILD_LINKS"><STRONG>Subsections</STRONG></A>

<UL CLASS="ChildLinks">
<LI><A NAME="tex2html1700"
  HREF="node62.html#SECTION00471000000000000000">Summary</A>
<LI><A NAME="tex2html1701"
  HREF="node62.html#SECTION00472000000000000000">Mask Parameters</A>
<LI><A NAME="tex2html1702"
  HREF="node62.html#SECTION00473000000000000000">Ports</A>
<LI><A NAME="tex2html1703"
  HREF="node62.html#SECTION00474000000000000000">Description</A>
<UL>
<LI><A NAME="tex2html1704"
  HREF="node62.html#SECTION00474010000000000000">Usage</A>
</UL></UL>
<!--End of Table of Child-Links-->
<HR>

<H1><A NAME="SECTION00470000000000000000"></A><A NAME="sram"></A>
<BR>
SRAM <SPAN  CLASS="textit">(sram)</SPAN>
</H1> <SPAN  CLASS="textbf">Block Author</SPAN>: Pierre Yves Droz, Henry Chen 
<BR><SPAN  CLASS="textbf">Document Author</SPAN>: Ben Blackman 
<H2><A NAME="SECTION00471000000000000000">
Summary</A>
</H2>The sram block represents a 36x512k SRAM chip on the IBOB. It stores 36-bit words and requires 19 bits to access its address space.

<P>

<H2><A NAME="SECTION00472000000000000000">
Mask Parameters</A>
</H2>
<TABLE CELLPADDING=3 BORDER="1" WIDTH=468>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textbf">Parameter</SPAN></TD>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Variable</SPAN></TH>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Description</SPAN></TH>
</TR>
<TR><TD ALIGN="LEFT">SRAM</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">sram</SPAN></TD>
<TD ALIGN="LEFT">Selects which SRAM chip this block represents.</TD>
</TR>
<TR><TD ALIGN="LEFT">Data Type</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">arith_type</SPAN></TD>
<TD ALIGN="LEFT">Type to which the data is cast on both the input and output.</TD>
</TR>
<TR><TD ALIGN="LEFT">Data binary point (bitwidth is 36)</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">bin_pt</SPAN></TD>
<TD ALIGN="LEFT">Position of the binary point of the data.</TD>
</TR>
<TR><TD ALIGN="LEFT">Sample period</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">sample_period</SPAN></TD>
<TD ALIGN="LEFT">Sets the period with reference to the clock frequency.</TD>
</TR>
<TR><TD ALIGN="LEFT">Simulate SRAM using ModelSim</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">use_sim</SPAN></TD>
<TD ALIGN="LEFT">Turns ModelSim simulation on or off.</TD>
</TR>
</TABLE>
<P>

<H2><A NAME="SECTION00473000000000000000">
Ports</A>
</H2>
<TABLE CELLPADDING=3 BORDER="1" WIDTH=468>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textbf">Port</SPAN></TD>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Dir.</SPAN></TH>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Data Type</SPAN></TH>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Description</SPAN></TH>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">we</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">A signal that when high, causes the data on data_in to be written to address.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">be</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">unsigned_4_0</TD>
<TD ALIGN="LEFT">A signal that enables different 9-bit bytes of data_in to be written.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">address</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">unsigned_19_0</TD>
<TD ALIGN="LEFT">A signal that specifies the address where either data_in is to be stored or from where data_out is to be read.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">data_in</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">arith_type_36</TD>
<TD ALIGN="LEFT">A signal that contains the data to be stored.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">data_out</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">arith_type_36</TD>
<TD ALIGN="LEFT">A signal that contains the data coming out of address.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">data_valid</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">A signal that is high when data_out is valid.</TD>
</TR>
</TABLE>
<P>

<H2><A NAME="SECTION00474000000000000000">
Description</A>
</H2>

<H4><A NAME="SECTION00474010000000000000">
Usage</A>
</H4>
The SRAM block is 36x512k, signifying that its input and output are 36-bit words and it can store 512k words. Each clock cyle, if <SPAN  CLASS="textit">we</SPAN> is high, then each bit of be determines whether each 9-bit chunk will be written to address. <SPAN  CLASS="textit">be</SPAN> is 4 bits with the highest bit corresponding to the most significant chunk (so if <SPAN  CLASS="textit">be</SPAN> is 1100, only the top 18 bits will be written). If <SPAN  CLASS="textit">we</SPAN> is low, then the SRAM block ignores <SPAN  CLASS="textit">data_in</SPAN> and be and reads the word stored at <SPAN  CLASS="textit">address</SPAN>.



<P>

<DIV CLASS="navigation"><HR>
<!--Navigation Panel-->
<A NAME="tex2html1698"
  HREF="node63.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next" SRC="next.png"></A> 
<A NAME="tex2html1694"
  HREF="node55.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up.png"></A> 
<A NAME="tex2html1688"
  HREF="node61.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev.png"></A> 
<A NAME="tex2html1696"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A NAME="tex2html1699"
  HREF="node63.html">XSG Core Config (XSG</A>
<B> Up:</B> <A NAME="tex2html1695"
  HREF="node55.html">System Blocks</A>
<B> Previous:</B> <A NAME="tex2html1689"
  HREF="node61.html">Software Register (software register)</A>
 &nbsp; <B>  <A NAME="tex2html1697"
  HREF="node1.html">Contents</A></B> </DIV>
<!--End of Navigation Panel-->
<ADDRESS>
Documentor
2009-01-16
</ADDRESS>
</BODY>
</HTML>
