11:37:29 INFO  : Registering command handlers for SDK TCF services
11:37:30 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\Verilog_PL_IP_Projects\Prefetch_master_slave\Prefetch_master_slave.sdk\temp_xsdb_launch_script.tcl
11:37:34 INFO  : XSCT server has started successfully.
11:37:34 INFO  : Successfully done setting XSCT server connection channel  
11:37:34 INFO  : Processing command line option -hwspec A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper.hdf.
11:37:34 INFO  : Successfully done setting SDK workspace  
11:43:11 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\Verilog_PL_IP_Projects\Prefetch_master_slave\Prefetch_master_slave.sdk\test_ip\Debug\test_ip.elf
11:43:23 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\Verilog_PL_IP_Projects\Prefetch_master_slave\Prefetch_master_slave.sdk\test_ip\src\lscript.ld.
11:43:23 INFO  : Applying linker script to all configurations of project test_ip.
11:43:23 INFO  : Setting rebuild state to true for all configurations of project test_ip.
11:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
11:44:30 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:45:03 INFO  : ps7_init is completed.
11:45:03 INFO  : ps7_post_config is completed.
11:45:03 INFO  : Processor reset is completed for ps7_cortexa9_0
11:45:26 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
11:46:11 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:16 INFO  : ps7_init is completed.
11:46:17 INFO  : ps7_post_config is completed.
11:46:17 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:50 INFO  : Processor reset is completed for ps7_cortexa9_0
12:58:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:58:49 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:58:56 INFO  : ps7_init is completed.
12:58:56 INFO  : ps7_post_config is completed.
12:58:56 INFO  : Processor reset is completed for ps7_cortexa9_0
13:00:55 INFO  : Processor reset is completed for ps7_cortexa9_0
13:01:48 INFO  : Processor reset is completed for ps7_cortexa9_0
13:02:37 INFO  : Processor reset is completed for ps7_cortexa9_0
13:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:07:24 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:07:29 INFO  : ps7_init is completed.
13:07:29 INFO  : ps7_post_config is completed.
13:07:29 INFO  : Processor reset is completed for ps7_cortexa9_0
13:07:51 INFO  : Processor reset is completed for ps7_cortexa9_0
13:08:30 INFO  : Processor reset is completed for ps7_cortexa9_0
13:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:09:10 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:09:22 INFO  : ps7_init is completed.
13:09:22 INFO  : ps7_post_config is completed.
13:09:22 INFO  : Processor reset is completed for ps7_cortexa9_0
13:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:09:42 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:10:49 INFO  : ps7_init is completed.
13:10:49 INFO  : ps7_post_config is completed.
13:10:50 INFO  : Processor reset is completed for ps7_cortexa9_0
13:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:11:41 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:48 INFO  : ps7_init is completed.
13:11:48 INFO  : ps7_post_config is completed.
13:11:48 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:12:10 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:12:32 INFO  : ps7_init is completed.
13:12:32 INFO  : ps7_post_config is completed.
13:12:32 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:13:54 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:14:15 INFO  : ps7_init is completed.
13:14:15 INFO  : ps7_post_config is completed.
13:14:16 INFO  : Processor reset is completed for ps7_cortexa9_0
13:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:15:05 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:15:24 INFO  : ps7_init is completed.
13:15:24 INFO  : ps7_post_config is completed.
13:15:24 INFO  : Processor reset is completed for ps7_cortexa9_0
13:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:15:58 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:16:15 INFO  : ps7_init is completed.
13:16:15 INFO  : ps7_post_config is completed.
13:16:15 INFO  : Processor reset is completed for ps7_cortexa9_0
17:52:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:52:09 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:29 INFO  : ps7_init is completed.
17:52:30 INFO  : ps7_post_config is completed.
17:52:30 INFO  : Processor reset is completed for ps7_cortexa9_0
21:55:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
