NDFramePage.OnPageTitleLoaded("File18:uvm_reg_adapter.svh","uvm_reg_adapter.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_adapter.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Sections","Section"],["Variables","Variable"]],[[35,0,3,"Classes for Adapting Between Register and Bus Operations","Classes_for_Adapting_Between_Register_and_Bus_Operations"],[36,0,0,"uvm_reg_adapter","uvm_reg_adapter"],[37,0,1,"new","uvm_reg_adapter.new"],[38,0,4,"supports_byte_enable","uvm_reg_adapter.supports_byte_enable"],[39,0,4,"provides_responses","uvm_reg_adapter.provides_responses"],[40,0,4,"parent_sequence","uvm_reg_adapter.parent_sequence"],[41,0,1,"reg2bus","uvm_reg_adapter.reg2bus"],[42,0,1,"bus2reg","uvm_reg_adapter.bus2reg"],[43,0,1,"get_item","uvm_reg_adapter.get_item"],[44,0,2,"Example","uvm_reg_adapter.Example"],[45,0,0,"uvm_reg_tlm_adapter","uvm_reg_tlm_adapter"],[46,0,2,"Functions","uvm_reg_tlm_adapter.Functions"],[47,0,1,"reg2bus","uvm_reg_tlm_adapter.reg2bus"],[48,0,1,"bus2reg","uvm_reg_tlm_adapter.bus2reg"]]);