// Seed: 3232188243
module module_0;
  assign id_1 = 1;
  uwire id_2;
  id_3(
      .id_0(~id_2)
  );
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    output wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wor id_8,
    output uwire id_9,
    output wand id_10,
    output tri id_11,
    input wand id_12
);
  always_latch begin : LABEL_0
    id_9 = 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  wire id_14;
  nand primCall (id_0, id_1, id_12, id_2, id_6, id_7);
endmodule
