// Seed: 4286661952
module module_0 (
    output tri   id_0,
    output tri   id_1,
    input  wire  id_2,
    input  wand  id_3,
    output wire  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  wire  id_7,
    output uwire id_8,
    input  wor   id_9,
    output wor   id_10,
    output tri   id_11,
    input  uwire id_12
);
  always @(*) id_4 = 1;
  wire id_14;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5
);
  assign id_1 = id_3 && id_4;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_0,
      id_1,
      id_4,
      id_5,
      id_5,
      id_1,
      id_3,
      id_1,
      id_1,
      id_5
  );
  assign modCall_1.type_0 = 0;
  wire id_9;
endmodule
