{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491436773931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491436773932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 19:59:33 2017 " "Processing started: Wed Apr  5 19:59:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491436773932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491436773932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491436773933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491436774290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_bjt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_bjt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_bjt-stacklike " "Found design unit 1: g07_bjt-stacklike" {  } { { "g07_bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_bjt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774828 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_bjt " "Found entity 1: g07_bjt" {  } { { "g07_bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_bjt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bjt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjt-stacklike " "Found design unit 1: bjt-stacklike" {  } { { "bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774829 ""} { "Info" "ISGN_ENTITY_NAME" "1 bjt " "Found entity 1: bjt" {  } { { "bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjt52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bjt52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjt52-stacklike " "Found design unit 1: bjt52-stacklike" {  } { { "bjt52.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt52.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774851 ""} { "Info" "ISGN_ENTITY_NAME" "1 bjt52 " "Found entity 1: bjt52" {  } { { "bjt52.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt52.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjt26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bjt26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjt26-stacklike " "Found design unit 1: bjt26-stacklike" {  } { { "bjt26.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt26.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774854 ""} { "Info" "ISGN_ENTITY_NAME" "1 bjt26 " "Found entity 1: bjt26" {  } { { "bjt26.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt26.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compFSM-fsm " "Found design unit 1: compFSM-fsm" {  } { { "compFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/compFSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774863 ""} { "Info" "ISGN_ENTITY_NAME" "1 compFSM " "Found entity 1: compFSM" {  } { { "compFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/compFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_lab5 " "Found entity 1: g07_lab5" {  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_counter-cnt " "Found design unit 1: g07_counter-cnt" {  } { { "g07_counter.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774868 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_counter " "Found entity 1: g07_counter" {  } { { "g07_counter.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_register6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_register6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_register6-reg " "Found design unit 1: g07_register6-reg" {  } { { "g07_register6.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_register6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774870 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_register6 " "Found entity 1: g07_register6" {  } { { "g07_register6.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_register6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_compare-comp " "Found design unit 1: g07_compare-comp" {  } { { "g07_compare.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_compare.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774872 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_compare " "Found entity 1: g07_compare" {  } { { "g07_compare.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_compare.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-legal " "Found design unit 1: g07_rules-legal" {  } { { "g07_rules.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_rules.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774874 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "g07_rules.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_rules.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_busmux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_busmux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_busmux21-multiplexor " "Found design unit 1: g07_busmux21-multiplexor" {  } { { "g07_busmux21.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_busmux21.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774876 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_busmux21 " "Found entity 1: g07_busmux21" {  } { { "g07_busmux21.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_busmux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_RANDU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_RANDU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_RANDU-generator " "Found design unit 1: g07_RANDU-generator" {  } { { "g07_RANDU.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_RANDU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774878 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_RANDU " "Found entity 1: g07_RANDU" {  } { { "g07_RANDU.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_RANDU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_numreducer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_numreducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_numreducer-reduce " "Found design unit 1: g07_numreducer-reduce" {  } { { "g07_numreducer.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_numreducer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774880 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_numreducer " "Found entity 1: g07_numreducer" {  } { { "g07_numreducer.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_numreducer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_dealerFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_dealerFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealerFSM-machineOfState " "Found design unit 1: g07_dealerFSM-machineOfState" {  } { { "g07_dealerFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_dealerFSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774882 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealerFSM " "Found entity 1: g07_dealerFSM" {  } { { "g07_dealerFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_dealerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file systemFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemFSM-system " "Found design unit 1: systemFSM-system" {  } { { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774884 ""} { "Info" "ISGN_ENTITY_NAME" "1 systemFSM " "Found entity 1: systemFSM" {  } { { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774884 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "g07_debounder.vhd " "Can't analyze file -- file g07_debounder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1491436774885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_debounder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_debounder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_debounder " "Found entity 1: g07_debounder" {  } { { "g07_debounder.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_debounder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_mod13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_mod13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_mod13-behavior " "Found design unit 1: g07_mod13-behavior" {  } { { "g07_mod13.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_mod13.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774888 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_mod13 " "Found entity 1: g07_mod13" {  } { { "g07_mod13.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_mod13.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_decoder-costanza " "Found design unit 1: g07_7_segment_decoder-costanza" {  } { { "g07_7_segment_decoder.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_7_segment_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774890 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_decoder " "Found entity 1: g07_7_segment_decoder" {  } { { "g07_7_segment_decoder.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_7_segment_decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_and6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_and6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_and6-anding " "Found design unit 1: g07_and6-anding" {  } { { "g07_and6.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_and6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774892 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_and6 " "Found entity 1: g07_and6" {  } { { "g07_and6.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_and6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randinator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randinator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randinator-random " "Found design unit 1: randinator-random" {  } { { "randinator.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/randinator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774894 ""} { "Info" "ISGN_ENTITY_NAME" "1 randinator " "Found entity 1: randinator" {  } { { "randinator.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/randinator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491436774894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491436774894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systemFSM " "Elaborating entity \"systemFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491436775017 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "deck_mode\[1\] VCC " "Pin \"deck_mode\[1\]\" is stuck at VCC" {  } { { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491436775318 "|systemFSM|deck_mode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hum_mode\[0\] VCC " "Pin \"hum_mode\[0\]\" is stuck at VCC" {  } { { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491436775318 "|systemFSM|hum_mode[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1491436775318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491436775488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491436775488 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count\[3\] " "No output dependent on input pin \"count\[3\]\"" {  } { { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491436775538 "|systemFSM|count[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count\[2\] " "No output dependent on input pin \"count\[2\]\"" {  } { { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491436775538 "|systemFSM|count[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count\[1\] " "No output dependent on input pin \"count\[1\]\"" {  } { { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491436775538 "|systemFSM|count[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1491436775538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491436775539 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491436775539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491436775539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491436775539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491436775563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 19:59:35 2017 " "Processing ended: Wed Apr  5 19:59:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491436775563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491436775563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491436775563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491436775563 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491436779698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491436779699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 19:59:39 2017 " "Processing started: Wed Apr  5 19:59:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491436779699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1491436779699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1491436779700 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1491436779728 ""}
{ "Info" "0" "" "Project  = g07_lab5" {  } {  } 0 0 "Project  = g07_lab5" 0 0 "Fitter" 0 0 1491436779729 ""}
{ "Info" "0" "" "Revision = g07_lab5" {  } {  } 0 0 "Revision = g07_lab5" 0 0 "Fitter" 0 0 1491436779729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1491436779901 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g07_lab5 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"g07_lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491436779906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491436779926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491436779926 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491436780097 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491436780108 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491436780498 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491436780498 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491436780498 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1491436780498 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491436780507 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491436780507 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491436780507 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1491436780507 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 46 " "No exact pin location assignment(s) for 40 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "turn " "Pin turn not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { turn } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 16 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { turn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_deal " "Pin request_deal not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { request_deal } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 17 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { request_deal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "game_start " "Pin game_start not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { game_start } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 18 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { game_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_en " "Pin cpu_en not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { cpu_en } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 19 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hum_en " "Pin hum_en not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { hum_en } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 20 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hum_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_en " "Pin cnt_en not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { cnt_en } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 21 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cnt_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deck_mode\[0\] " "Pin deck_mode\[0\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { deck_mode[0] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 22 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { deck_mode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deck_mode\[1\] " "Pin deck_mode\[1\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { deck_mode[1] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 22 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { deck_mode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "init_deck " "Pin init_deck not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { init_deck } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 23 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { init_deck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deck_en " "Pin deck_en not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { deck_en } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 29 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { deck_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hum_mode\[0\] " "Pin hum_mode\[0\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { hum_mode[0] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 30 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hum_mode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hum_mode\[1\] " "Pin hum_mode\[1\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { hum_mode[1] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 30 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hum_mode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[3\] " "Pin count\[3\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { count[3] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 11 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[2\] " "Pin count\[2\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { count[2] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 11 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[1\] " "Pin count\[1\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { count[1] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 11 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[0\] " "Pin count\[0\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { count[0] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 11 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valid " "Pin valid not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { valid } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 9 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hum_num\[0\] " "Pin hum_num\[0\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { hum_num[0] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 13 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hum_num[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hum_num\[1\] " "Pin hum_num\[1\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { hum_num[1] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 13 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hum_num[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hum_num\[2\] " "Pin hum_num\[2\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { hum_num[2] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 13 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hum_num[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hum_num\[3\] " "Pin hum_num\[3\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { hum_num[3] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 13 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hum_num[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hum_num\[4\] " "Pin hum_num\[4\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { hum_num[4] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 13 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hum_num[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hum_num\[5\] " "Pin hum_num\[5\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { hum_num[5] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 13 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hum_num[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_num\[0\] " "Pin cpu_num\[0\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { cpu_num[0] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 12 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu_num[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_num\[1\] " "Pin cpu_num\[1\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { cpu_num[1] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 12 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu_num[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_num\[2\] " "Pin cpu_num\[2\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { cpu_num[2] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 12 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu_num[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_num\[3\] " "Pin cpu_num\[3\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { cpu_num[3] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 12 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu_num[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_num\[4\] " "Pin cpu_num\[4\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { cpu_num[4] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 12 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu_num[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_num\[5\] " "Pin cpu_num\[5\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { cpu_num[5] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 12 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu_num[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deck_num\[0\] " "Pin deck_num\[0\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { deck_num[0] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 14 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { deck_num[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deck_num\[1\] " "Pin deck_num\[1\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { deck_num[1] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 14 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { deck_num[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deck_num\[2\] " "Pin deck_num\[2\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { deck_num[2] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 14 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { deck_num[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deck_num\[3\] " "Pin deck_num\[3\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { deck_num[3] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 14 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { deck_num[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deck_num\[4\] " "Pin deck_num\[4\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { deck_num[4] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 14 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { deck_num[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deck_num\[5\] " "Pin deck_num\[5\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { deck_num[5] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 14 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { deck_num[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Pin done not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { done } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 7 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { reset } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 8 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_dealt " "Pin card_dealt not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { card_dealt } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 10 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { card_dealt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[4\] " "Pin count\[4\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { count[4] } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 11 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play " "Pin play not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { play } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 6 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { play } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491436780562 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1491436780562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g07_lab5.sdc " "Synopsys Design Constraints File file not found: 'g07_lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491436780660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491436780660 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491436780663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491436780678 ""}  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { clock } } } { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 15 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491436780678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491436780678 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "invalid_state~0 " "Destination node invalid_state~0" {  } { { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 42 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { invalid_state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491436780678 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491436780678 ""}  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { reset } } } { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 8 0 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491436780678 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491436780729 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491436780730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491436780730 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491436780732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491436780732 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491436780733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491436780733 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491436780733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491436780746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1491436780746 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491436780746 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 3.3V 27 12 0 " "Number of I/O pins in group: 39 (unused VREF, 3.3V VCCIO, 27 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1491436780749 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1491436780749 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1491436780749 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491436780751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491436780751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491436780751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491436780751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491436780751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 30 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491436780751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491436780751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491436780751 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1491436780751 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1491436780751 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displaymode\[0\] " "Node \"displaymode\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "displaymode\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displaymode\[1\] " "Node \"displaymode\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "displaymode\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "downp " "Node \"downp\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "downp" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "notturn_led " "Node \"notturn_led\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "notturn_led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "playp " "Node \"playp\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "playp" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetp " "Node \"resetp\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "resetp" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnll\[0\] " "Node \"svnll\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnll\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnll\[1\] " "Node \"svnll\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnll\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnll\[2\] " "Node \"svnll\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnll\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnll\[3\] " "Node \"svnll\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnll\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnll\[4\] " "Node \"svnll\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnll\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnll\[5\] " "Node \"svnll\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnll\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnll\[6\] " "Node \"svnll\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnll\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnlr\[0\] " "Node \"svnlr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnlr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnlr\[1\] " "Node \"svnlr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnlr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnlr\[2\] " "Node \"svnlr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnlr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnlr\[3\] " "Node \"svnlr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnlr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnlr\[4\] " "Node \"svnlr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnlr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnlr\[5\] " "Node \"svnlr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnlr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnlr\[6\] " "Node \"svnlr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnlr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrl\[0\] " "Node \"svnrl\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrl\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrl\[1\] " "Node \"svnrl\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrl\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrl\[2\] " "Node \"svnrl\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrl\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrl\[3\] " "Node \"svnrl\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrl\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrl\[4\] " "Node \"svnrl\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrl\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrl\[5\] " "Node \"svnrl\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrl\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrl\[6\] " "Node \"svnrl\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrl\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrr\[0\] " "Node \"svnrr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrr\[1\] " "Node \"svnrr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrr\[2\] " "Node \"svnrr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrr\[3\] " "Node \"svnrr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrr\[4\] " "Node \"svnrr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrr\[5\] " "Node \"svnrr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "svnrr\[6\] " "Node \"svnrr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "svnrr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "turn_led " "Node \"turn_led\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "turn_led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "upp " "Node \"upp\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "upp" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491436780769 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1491436780769 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491436780771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491436781266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491436781355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491436781366 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491436781960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491436781960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491436782014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1491436782702 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491436782702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491436782892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1491436782894 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491436782894 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1491436782903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491436782907 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "turn 0 " "Pin \"turn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "request_deal 0 " "Pin \"request_deal\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "game_start 0 " "Pin \"game_start\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_en 0 " "Pin \"cpu_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hum_en 0 " "Pin \"hum_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_en 0 " "Pin \"cnt_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "deck_mode\[0\] 0 " "Pin \"deck_mode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "deck_mode\[1\] 0 " "Pin \"deck_mode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "init_deck 0 " "Pin \"init_deck\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "invalid_led 0 " "Pin \"invalid_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gg_led 0 " "Pin \"gg_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_led 0 " "Pin \"w_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l_led 0 " "Pin \"l_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_led 0 " "Pin \"d_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "deck_en 0 " "Pin \"deck_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hum_mode\[0\] 0 " "Pin \"hum_mode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hum_mode\[1\] 0 " "Pin \"hum_mode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491436782912 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1491436782912 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491436783004 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491436783022 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491436783116 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491436783453 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1491436783485 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1491436783486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/harwiltz/DSDLabs/Lab5/output_files/g07_lab5.fit.smsg " "Generated suppressed messages file /home/harwiltz/DSDLabs/Lab5/output_files/g07_lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491436783557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 43 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491436783672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 19:59:43 2017 " "Processing ended: Wed Apr  5 19:59:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491436783672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491436783672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491436783672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491436783672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1491436787641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491436787642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 19:59:47 2017 " "Processing started: Wed Apr  5 19:59:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491436787642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491436787642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491436787642 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1491436788625 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491436788662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491436789054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 19:59:49 2017 " "Processing ended: Wed Apr  5 19:59:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491436789054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491436789054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491436789054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491436789054 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1491436791422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1491436792771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491436792772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 19:59:52 2017 " "Processing started: Wed Apr  5 19:59:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491436792772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491436792772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g07_lab5 -c g07_lab5 " "Command: quartus_sta g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491436792773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1491436792804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491436793039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491436793077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491436793077 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g07_lab5.sdc " "Synopsys Design Constraints File file not found: 'g07_lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1491436793161 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1491436793162 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793163 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793163 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1491436793165 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1491436793173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491436793177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.135 " "Worst-case setup slack is -1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135        -4.644 clock  " "   -1.135        -4.644 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491436793178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock  " "    0.445         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491436793179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1491436793180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1491436793181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -19.961 clock  " "   -1.631       -19.961 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491436793181 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1491436793197 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1491436793198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.196 " "Worst-case setup slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196         0.000 clock  " "    0.196         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491436793210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491436793212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1491436793213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1491436793215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491436793215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -16.380 clock  " "   -1.380       -16.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491436793216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491436793216 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1491436793232 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491436793536 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491436793537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491436793579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 19:59:53 2017 " "Processing ended: Wed Apr  5 19:59:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491436793579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491436793579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491436793579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491436793579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491436797936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491436797937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 19:59:57 2017 " "Processing started: Wed Apr  5 19:59:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491436797937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491436797937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491436797938 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "g07_lab5.vho\", \"g07_lab5_fast.vho g07_lab5_vhd.sdo g07_lab5_vhd_fast.sdo /home/harwiltz/DSDLabs/Lab5/simulation/modelsim/ simulation " "Generated files \"g07_lab5.vho\", \"g07_lab5_fast.vho\", \"g07_lab5_vhd.sdo\" and \"g07_lab5_vhd_fast.sdo\" in directory \"/home/harwiltz/DSDLabs/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1491436798303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491436798348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 19:59:58 2017 " "Processing ended: Wed Apr  5 19:59:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491436798348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491436798348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491436798348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491436798348 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491436800698 ""}
