# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../energy_detection_2.srcs/sources_1/ip/fifo/sim/fifo.v" \
"../../../../energy_detection_2.srcs/sim_1/new/tb_fifo_func.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
