/* Generated by Yosys 0.33+65 (git sha1 934c82254, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

module la_dffnq(d, clk, q);
  wire _0_;
  wire _1_;
  input clk;
  wire clk;
  input d;
  wire d;
  output q;
  wire q;
  INV_X1 _2_ (
    .A(clk),
    .ZN(_0_)
  );
  DFF_X1 \q_$_DFF_N__Q  (
    .CK(_0_),
    .D(d),
    .Q(q),
    .QN(_1_)
  );
endmodule
