#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Wed Mar 15 09:56:58 2023
# Process ID: 6480
# Current directory: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21028 C:\Users\vojte\digital-electronics-1\05-ffs\flip_flops\flip_flops.xpr
# Log file: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/vivado.log
# Journal file: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.113 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb__top.vhd w ]
add_files -fileset sim_1 C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb__top.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ff_rst_vlog.prj"
"xvhdl --incr --relax -prj tb_ff_rst_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
"xelab -wto b51d6ebfe36e45f4bc31ec674ec0311b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip -L xpm --snapshot tb_ff_rst_behav xil_defaultlib.tb_ff_rst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto b51d6ebfe36e45f4bc31ec674ec0311b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip -L xpm --snapshot tb_ff_rst_behav xil_defaultlib.tb_ff_rst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_ff_rst} -tclbatch {tb_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
source tb_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200 ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 171 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200 ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ff_rst_vlog.prj"
"xvhdl --incr --relax -prj tb_ff_rst_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
"xelab -wto b51d6ebfe36e45f4bc31ec674ec0311b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip -L xpm --snapshot tb_ff_rst_behav xil_defaultlib.tb_ff_rst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto b51d6ebfe36e45f4bc31ec674ec0311b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip -L xpm --snapshot tb_ff_rst_behav xil_defaultlib.tb_ff_rst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_ff_rst} -tclbatch {tb_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
source tb_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200 ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 171 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200 ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ff_rst_vlog.prj"
"xvhdl --incr --relax -prj tb_ff_rst_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
"xelab -wto b51d6ebfe36e45f4bc31ec674ec0311b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip -L xpm --snapshot tb_ff_rst_behav xil_defaultlib.tb_ff_rst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto b51d6ebfe36e45f4bc31ec674ec0311b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip -L xpm --snapshot tb_ff_rst_behav xil_defaultlib.tb_ff_rst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_ff_rst} -tclbatch {tb_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
source tb_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200 ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 171 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200 ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.113 ; gain = 0.000
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Proces nem· p¯Ìstup k souboru, neboù jej pr·vÏ vyuûÌv· jin˝ proces: "C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Proces nem· p¯Ìstup k souboru, neboù jej pr·vÏ vyuûÌv· jin˝ proces: "C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Proces nem· p¯Ìstup k souboru, neboù jej pr·vÏ vyuûÌv· jin˝ proces: "C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 10:13:06 2023...
