xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
sync_fifo_1024x32b_sim_netlist.v,verilog,xil_defaultlib,../../../../../ov5640_mii_udp.srcs/sources_1/ip/sync_fifo_1024x32b/sync_fifo_1024x32b_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
