<profile>

<section name = "Vivado HLS Report for 'memcpyHW'" level="0">
<item name = "Date">Tue May 24 13:10:24 2016
</item>
<item name = "Version">2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)</item>
<item name = "Project">custDMA</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">66, 66, 67, 67, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">64, 64, 33, 32, 32, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 7</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 64</column>
<column name="Register">-, -, 41, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_116_p2">+, 0, 0, 2, 2, 1</column>
<column name="exitcond8_fu_110_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="ap_sig_bdd_121">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_137">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_94">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">60, 35, 1, 35</column>
<column name="i_phi_fu_103_p4">2, 2, 2, 4</column>
<column name="i_reg_99">2, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond8_reg_137">1, 0, 1, 0</column>
<column name="i_1_reg_141">2, 0, 2, 0</column>
<column name="i_reg_99">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, memcpyHW, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, memcpyHW, return value</column>
<column name="dataStream_V_dout">in, 32, ap_fifo, dataStream_V, pointer</column>
<column name="dataStream_V_empty_n">in, 1, ap_fifo, dataStream_V, pointer</column>
<column name="dataStream_V_read">out, 1, ap_fifo, dataStream_V, pointer</column>
<column name="offsetStream_V_dout">in, 32, ap_fifo, offsetStream_V, pointer</column>
<column name="offsetStream_V_empty_n">in, 1, ap_fifo, offsetStream_V, pointer</column>
<column name="offsetStream_V_read">out, 1, ap_fifo, offsetStream_V, pointer</column>
<column name="m_req_din">out, 1, ap_bus, m, pointer</column>
<column name="m_req_full_n">in, 1, ap_bus, m, pointer</column>
<column name="m_req_write">out, 1, ap_bus, m, pointer</column>
<column name="m_rsp_empty_n">in, 1, ap_bus, m, pointer</column>
<column name="m_rsp_read">out, 1, ap_bus, m, pointer</column>
<column name="m_address">out, 32, ap_bus, m, pointer</column>
<column name="m_datain">in, 32, ap_bus, m, pointer</column>
<column name="m_dataout">out, 32, ap_bus, m, pointer</column>
<column name="m_size">out, 32, ap_bus, m, pointer</column>
<column name="wr">in, 1, ap_none, wr, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp', custDMA/src/dma_hls.cpp:39">read, 0.00, 0.00, -, -, -, fifo, read, &apos;dataStream_V&apos;, -, -, -, -, -</column>
<column name="custDMA/src/dma_hls.cpp:45">write, 8.75, 8.75, -, -, -, ap_bus, write, &apos;m&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
