/// Auto-generated bit field definitions for SSC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::ssc {

using namespace alloy::hal::bitfields;

// ============================================================================
// SSC Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Receive Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXEN = BitField<0, 1>;
    constexpr uint32_t RXEN_Pos = 0;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

    /// Receive Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXDIS = BitField<1, 1>;
    constexpr uint32_t RXDIS_Pos = 1;
    constexpr uint32_t RXDIS_Msk = RXDIS::mask;

    /// Transmit Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TXEN = BitField<8, 1>;
    constexpr uint32_t TXEN_Pos = 8;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Transmit Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXDIS = BitField<9, 1>;
    constexpr uint32_t TXDIS_Pos = 9;
    constexpr uint32_t TXDIS_Msk = TXDIS::mask;

    /// Software Reset
    /// Position: 15, Width: 1
    /// Access: write-only
    using SWRST = BitField<15, 1>;
    constexpr uint32_t SWRST_Pos = 15;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

}  // namespace cr

/// CMR - Clock Mode Register
namespace cmr {
    /// Clock Divider
    /// Position: 0, Width: 12
    /// Access: read-write
    using DIV = BitField<0, 12>;
    constexpr uint32_t DIV_Pos = 0;
    constexpr uint32_t DIV_Msk = DIV::mask;

}  // namespace cmr

/// RCMR - Receive Clock Mode Register
namespace rcmr {
    /// Receive Clock Selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using CKS = BitField<0, 2>;
    constexpr uint32_t CKS_Pos = 0;
    constexpr uint32_t CKS_Msk = CKS::mask;
    /// Enumerated values for CKS
    namespace cks {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t TK = 1;
        constexpr uint32_t RK = 2;
    }

    /// Receive Clock Output Mode Selection
    /// Position: 2, Width: 3
    /// Access: read-write
    using CKO = BitField<2, 3>;
    constexpr uint32_t CKO_Pos = 2;
    constexpr uint32_t CKO_Msk = CKO::mask;
    /// Enumerated values for CKO
    namespace cko {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t CONTINUOUS = 1;
        constexpr uint32_t TRANSFER = 2;
    }

    /// Receive Clock Inversion
    /// Position: 5, Width: 1
    /// Access: read-write
    using CKI = BitField<5, 1>;
    constexpr uint32_t CKI_Pos = 5;
    constexpr uint32_t CKI_Msk = CKI::mask;

    /// Receive Clock Gating Selection
    /// Position: 6, Width: 2
    /// Access: read-write
    using CKG = BitField<6, 2>;
    constexpr uint32_t CKG_Pos = 6;
    constexpr uint32_t CKG_Msk = CKG::mask;
    /// Enumerated values for CKG
    namespace ckg {
        constexpr uint32_t CONTINUOUS = 0;
        constexpr uint32_t EN_RF_LOW = 1;
        constexpr uint32_t EN_RF_HIGH = 2;
    }

    /// Receive Start Selection
    /// Position: 8, Width: 4
    /// Access: read-write
    using START = BitField<8, 4>;
    constexpr uint32_t START_Pos = 8;
    constexpr uint32_t START_Msk = START::mask;
    /// Enumerated values for START
    namespace start {
        constexpr uint32_t CONTINUOUS = 0;
        constexpr uint32_t TRANSMIT = 1;
        constexpr uint32_t RF_LOW = 2;
        constexpr uint32_t RF_HIGH = 3;
        constexpr uint32_t RF_FALLING = 4;
        constexpr uint32_t RF_RISING = 5;
        constexpr uint32_t RF_LEVEL = 6;
        constexpr uint32_t RF_EDGE = 7;
        constexpr uint32_t CMP_0 = 8;
    }

    /// Receive Stop Selection
    /// Position: 12, Width: 1
    /// Access: read-write
    using STOP = BitField<12, 1>;
    constexpr uint32_t STOP_Pos = 12;
    constexpr uint32_t STOP_Msk = STOP::mask;

    /// Receive Start Delay
    /// Position: 16, Width: 8
    /// Access: read-write
    using STTDLY = BitField<16, 8>;
    constexpr uint32_t STTDLY_Pos = 16;
    constexpr uint32_t STTDLY_Msk = STTDLY::mask;

    /// Receive Period Divider Selection
    /// Position: 24, Width: 8
    /// Access: read-write
    using PERIOD = BitField<24, 8>;
    constexpr uint32_t PERIOD_Pos = 24;
    constexpr uint32_t PERIOD_Msk = PERIOD::mask;

}  // namespace rcmr

/// RFMR - Receive Frame Mode Register
namespace rfmr {
    /// Data Length
    /// Position: 0, Width: 5
    /// Access: read-write
    using DATLEN = BitField<0, 5>;
    constexpr uint32_t DATLEN_Pos = 0;
    constexpr uint32_t DATLEN_Msk = DATLEN::mask;

    /// Loop Mode
    /// Position: 5, Width: 1
    /// Access: read-write
    using LOOP = BitField<5, 1>;
    constexpr uint32_t LOOP_Pos = 5;
    constexpr uint32_t LOOP_Msk = LOOP::mask;

    /// Most Significant Bit First
    /// Position: 7, Width: 1
    /// Access: read-write
    using MSBF = BitField<7, 1>;
    constexpr uint32_t MSBF_Pos = 7;
    constexpr uint32_t MSBF_Msk = MSBF::mask;

    /// Data Number per Frame
    /// Position: 8, Width: 4
    /// Access: read-write
    using DATNB = BitField<8, 4>;
    constexpr uint32_t DATNB_Pos = 8;
    constexpr uint32_t DATNB_Msk = DATNB::mask;

    /// Receive Frame Sync Length
    /// Position: 16, Width: 4
    /// Access: read-write
    using FSLEN = BitField<16, 4>;
    constexpr uint32_t FSLEN_Pos = 16;
    constexpr uint32_t FSLEN_Msk = FSLEN::mask;

    /// Receive Frame Sync Output Selection
    /// Position: 20, Width: 3
    /// Access: read-write
    using FSOS = BitField<20, 3>;
    constexpr uint32_t FSOS_Pos = 20;
    constexpr uint32_t FSOS_Msk = FSOS::mask;
    /// Enumerated values for FSOS
    namespace fsos {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t NEGATIVE = 1;
        constexpr uint32_t POSITIVE = 2;
        constexpr uint32_t LOW = 3;
        constexpr uint32_t HIGH = 4;
        constexpr uint32_t TOGGLING = 5;
    }

    /// Frame Sync Edge Detection
    /// Position: 24, Width: 1
    /// Access: read-write
    using FSEDGE = BitField<24, 1>;
    constexpr uint32_t FSEDGE_Pos = 24;
    constexpr uint32_t FSEDGE_Msk = FSEDGE::mask;
    /// Enumerated values for FSEDGE
    namespace fsedge {
        constexpr uint32_t POSITIVE = 0;
        constexpr uint32_t NEGATIVE = 1;
    }

    /// FSLEN Field Extension
    /// Position: 28, Width: 4
    /// Access: read-write
    using FSLEN_EXT = BitField<28, 4>;
    constexpr uint32_t FSLEN_EXT_Pos = 28;
    constexpr uint32_t FSLEN_EXT_Msk = FSLEN_EXT::mask;

}  // namespace rfmr

/// TCMR - Transmit Clock Mode Register
namespace tcmr {
    /// Transmit Clock Selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using CKS = BitField<0, 2>;
    constexpr uint32_t CKS_Pos = 0;
    constexpr uint32_t CKS_Msk = CKS::mask;
    /// Enumerated values for CKS
    namespace cks {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t RK = 1;
        constexpr uint32_t TK = 2;
    }

    /// Transmit Clock Output Mode Selection
    /// Position: 2, Width: 3
    /// Access: read-write
    using CKO = BitField<2, 3>;
    constexpr uint32_t CKO_Pos = 2;
    constexpr uint32_t CKO_Msk = CKO::mask;
    /// Enumerated values for CKO
    namespace cko {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t CONTINUOUS = 1;
        constexpr uint32_t TRANSFER = 2;
    }

    /// Transmit Clock Inversion
    /// Position: 5, Width: 1
    /// Access: read-write
    using CKI = BitField<5, 1>;
    constexpr uint32_t CKI_Pos = 5;
    constexpr uint32_t CKI_Msk = CKI::mask;

    /// Transmit Clock Gating Selection
    /// Position: 6, Width: 2
    /// Access: read-write
    using CKG = BitField<6, 2>;
    constexpr uint32_t CKG_Pos = 6;
    constexpr uint32_t CKG_Msk = CKG::mask;
    /// Enumerated values for CKG
    namespace ckg {
        constexpr uint32_t CONTINUOUS = 0;
        constexpr uint32_t EN_TF_LOW = 1;
        constexpr uint32_t EN_TF_HIGH = 2;
    }

    /// Transmit Start Selection
    /// Position: 8, Width: 4
    /// Access: read-write
    using START = BitField<8, 4>;
    constexpr uint32_t START_Pos = 8;
    constexpr uint32_t START_Msk = START::mask;
    /// Enumerated values for START
    namespace start {
        constexpr uint32_t CONTINUOUS = 0;
        constexpr uint32_t RECEIVE = 1;
        constexpr uint32_t TF_LOW = 2;
        constexpr uint32_t TF_HIGH = 3;
        constexpr uint32_t TF_FALLING = 4;
        constexpr uint32_t TF_RISING = 5;
        constexpr uint32_t TF_LEVEL = 6;
        constexpr uint32_t TF_EDGE = 7;
    }

    /// Transmit Start Delay
    /// Position: 16, Width: 8
    /// Access: read-write
    using STTDLY = BitField<16, 8>;
    constexpr uint32_t STTDLY_Pos = 16;
    constexpr uint32_t STTDLY_Msk = STTDLY::mask;

    /// Transmit Period Divider Selection
    /// Position: 24, Width: 8
    /// Access: read-write
    using PERIOD = BitField<24, 8>;
    constexpr uint32_t PERIOD_Pos = 24;
    constexpr uint32_t PERIOD_Msk = PERIOD::mask;

}  // namespace tcmr

/// TFMR - Transmit Frame Mode Register
namespace tfmr {
    /// Data Length
    /// Position: 0, Width: 5
    /// Access: read-write
    using DATLEN = BitField<0, 5>;
    constexpr uint32_t DATLEN_Pos = 0;
    constexpr uint32_t DATLEN_Msk = DATLEN::mask;

    /// Data Default Value
    /// Position: 5, Width: 1
    /// Access: read-write
    using DATDEF = BitField<5, 1>;
    constexpr uint32_t DATDEF_Pos = 5;
    constexpr uint32_t DATDEF_Msk = DATDEF::mask;

    /// Most Significant Bit First
    /// Position: 7, Width: 1
    /// Access: read-write
    using MSBF = BitField<7, 1>;
    constexpr uint32_t MSBF_Pos = 7;
    constexpr uint32_t MSBF_Msk = MSBF::mask;

    /// Data Number per frame
    /// Position: 8, Width: 4
    /// Access: read-write
    using DATNB = BitField<8, 4>;
    constexpr uint32_t DATNB_Pos = 8;
    constexpr uint32_t DATNB_Msk = DATNB::mask;

    /// Transmit Frame Sync Length
    /// Position: 16, Width: 4
    /// Access: read-write
    using FSLEN = BitField<16, 4>;
    constexpr uint32_t FSLEN_Pos = 16;
    constexpr uint32_t FSLEN_Msk = FSLEN::mask;

    /// Transmit Frame Sync Output Selection
    /// Position: 20, Width: 3
    /// Access: read-write
    using FSOS = BitField<20, 3>;
    constexpr uint32_t FSOS_Pos = 20;
    constexpr uint32_t FSOS_Msk = FSOS::mask;
    /// Enumerated values for FSOS
    namespace fsos {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t NEGATIVE = 1;
        constexpr uint32_t POSITIVE = 2;
        constexpr uint32_t LOW = 3;
        constexpr uint32_t HIGH = 4;
        constexpr uint32_t TOGGLING = 5;
    }

    /// Frame Sync Data Enable
    /// Position: 23, Width: 1
    /// Access: read-write
    using FSDEN = BitField<23, 1>;
    constexpr uint32_t FSDEN_Pos = 23;
    constexpr uint32_t FSDEN_Msk = FSDEN::mask;

    /// Frame Sync Edge Detection
    /// Position: 24, Width: 1
    /// Access: read-write
    using FSEDGE = BitField<24, 1>;
    constexpr uint32_t FSEDGE_Pos = 24;
    constexpr uint32_t FSEDGE_Msk = FSEDGE::mask;
    /// Enumerated values for FSEDGE
    namespace fsedge {
        constexpr uint32_t POSITIVE = 0;
        constexpr uint32_t NEGATIVE = 1;
    }

    /// FSLEN Field Extension
    /// Position: 28, Width: 4
    /// Access: read-write
    using FSLEN_EXT = BitField<28, 4>;
    constexpr uint32_t FSLEN_EXT_Pos = 28;
    constexpr uint32_t FSLEN_EXT_Msk = FSLEN_EXT::mask;

}  // namespace tfmr

/// RHR - Receive Holding Register
namespace rhr {
    /// Receive Data
    /// Position: 0, Width: 32
    /// Access: read-only
    using RDAT = BitField<0, 32>;
    constexpr uint32_t RDAT_Pos = 0;
    constexpr uint32_t RDAT_Msk = RDAT::mask;

}  // namespace rhr

/// THR - Transmit Holding Register
namespace thr {
    /// Transmit Data
    /// Position: 0, Width: 32
    /// Access: write-only
    using TDAT = BitField<0, 32>;
    constexpr uint32_t TDAT_Pos = 0;
    constexpr uint32_t TDAT_Msk = TDAT::mask;

}  // namespace thr

/// RSHR - Receive Sync. Holding Register
namespace rshr {
    /// Receive Synchronization Data
    /// Position: 0, Width: 16
    /// Access: read-only
    using RSDAT = BitField<0, 16>;
    constexpr uint32_t RSDAT_Pos = 0;
    constexpr uint32_t RSDAT_Msk = RSDAT::mask;

}  // namespace rshr

/// TSHR - Transmit Sync. Holding Register
namespace tshr {
    /// Transmit Synchronization Data
    /// Position: 0, Width: 16
    /// Access: read-write
    using TSDAT = BitField<0, 16>;
    constexpr uint32_t TSDAT_Pos = 0;
    constexpr uint32_t TSDAT_Msk = TSDAT::mask;

}  // namespace tshr

/// RC0R - Receive Compare 0 Register
namespace rc0r {
    /// Receive Compare Data 0
    /// Position: 0, Width: 16
    /// Access: read-write
    using CP0 = BitField<0, 16>;
    constexpr uint32_t CP0_Pos = 0;
    constexpr uint32_t CP0_Msk = CP0::mask;

}  // namespace rc0r

/// RC1R - Receive Compare 1 Register
namespace rc1r {
    /// Receive Compare Data 1
    /// Position: 0, Width: 16
    /// Access: read-write
    using CP1 = BitField<0, 16>;
    constexpr uint32_t CP1_Pos = 0;
    constexpr uint32_t CP1_Msk = CP1::mask;

}  // namespace rc1r

/// SR - Status Register
namespace sr {
    /// Transmit Ready
    /// Position: 0, Width: 1
    /// Access: read-only
    using TXRDY = BitField<0, 1>;
    constexpr uint32_t TXRDY_Pos = 0;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Transmit Empty
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXEMPTY = BitField<1, 1>;
    constexpr uint32_t TXEMPTY_Pos = 1;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Receive Ready
    /// Position: 4, Width: 1
    /// Access: read-only
    using RXRDY = BitField<4, 1>;
    constexpr uint32_t RXRDY_Pos = 4;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Receive Overrun
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRUN = BitField<5, 1>;
    constexpr uint32_t OVRUN_Pos = 5;
    constexpr uint32_t OVRUN_Msk = OVRUN::mask;

    /// Compare 0
    /// Position: 8, Width: 1
    /// Access: read-only
    using CP0 = BitField<8, 1>;
    constexpr uint32_t CP0_Pos = 8;
    constexpr uint32_t CP0_Msk = CP0::mask;

    /// Compare 1
    /// Position: 9, Width: 1
    /// Access: read-only
    using CP1 = BitField<9, 1>;
    constexpr uint32_t CP1_Pos = 9;
    constexpr uint32_t CP1_Msk = CP1::mask;

    /// Transmit Sync
    /// Position: 10, Width: 1
    /// Access: read-only
    using TXSYN = BitField<10, 1>;
    constexpr uint32_t TXSYN_Pos = 10;
    constexpr uint32_t TXSYN_Msk = TXSYN::mask;

    /// Receive Sync
    /// Position: 11, Width: 1
    /// Access: read-only
    using RXSYN = BitField<11, 1>;
    constexpr uint32_t RXSYN_Pos = 11;
    constexpr uint32_t RXSYN_Msk = RXSYN::mask;

    /// Transmit Enable
    /// Position: 16, Width: 1
    /// Access: read-only
    using TXEN = BitField<16, 1>;
    constexpr uint32_t TXEN_Pos = 16;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Receive Enable
    /// Position: 17, Width: 1
    /// Access: read-only
    using RXEN = BitField<17, 1>;
    constexpr uint32_t RXEN_Pos = 17;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

}  // namespace sr

/// IER - Interrupt Enable Register
namespace ier {
    /// Transmit Ready Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXRDY = BitField<0, 1>;
    constexpr uint32_t TXRDY_Pos = 0;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Transmit Empty Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXEMPTY = BitField<1, 1>;
    constexpr uint32_t TXEMPTY_Pos = 1;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Receive Ready Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using RXRDY = BitField<4, 1>;
    constexpr uint32_t RXRDY_Pos = 4;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Receive Overrun Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVRUN = BitField<5, 1>;
    constexpr uint32_t OVRUN_Pos = 5;
    constexpr uint32_t OVRUN_Msk = OVRUN::mask;

    /// Compare 0 Interrupt Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using CP0 = BitField<8, 1>;
    constexpr uint32_t CP0_Pos = 8;
    constexpr uint32_t CP0_Msk = CP0::mask;

    /// Compare 1 Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using CP1 = BitField<9, 1>;
    constexpr uint32_t CP1_Pos = 9;
    constexpr uint32_t CP1_Msk = CP1::mask;

    /// Tx Sync Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using TXSYN = BitField<10, 1>;
    constexpr uint32_t TXSYN_Pos = 10;
    constexpr uint32_t TXSYN_Msk = TXSYN::mask;

    /// Rx Sync Interrupt Enable
    /// Position: 11, Width: 1
    /// Access: write-only
    using RXSYN = BitField<11, 1>;
    constexpr uint32_t RXSYN_Pos = 11;
    constexpr uint32_t RXSYN_Msk = RXSYN::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Transmit Ready Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXRDY = BitField<0, 1>;
    constexpr uint32_t TXRDY_Pos = 0;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Transmit Empty Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXEMPTY = BitField<1, 1>;
    constexpr uint32_t TXEMPTY_Pos = 1;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Receive Ready Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using RXRDY = BitField<4, 1>;
    constexpr uint32_t RXRDY_Pos = 4;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Receive Overrun Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVRUN = BitField<5, 1>;
    constexpr uint32_t OVRUN_Pos = 5;
    constexpr uint32_t OVRUN_Msk = OVRUN::mask;

    /// Compare 0 Interrupt Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using CP0 = BitField<8, 1>;
    constexpr uint32_t CP0_Pos = 8;
    constexpr uint32_t CP0_Msk = CP0::mask;

    /// Compare 1 Interrupt Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using CP1 = BitField<9, 1>;
    constexpr uint32_t CP1_Pos = 9;
    constexpr uint32_t CP1_Msk = CP1::mask;

    /// Tx Sync Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using TXSYN = BitField<10, 1>;
    constexpr uint32_t TXSYN_Pos = 10;
    constexpr uint32_t TXSYN_Msk = TXSYN::mask;

    /// Rx Sync Interrupt Enable
    /// Position: 11, Width: 1
    /// Access: write-only
    using RXSYN = BitField<11, 1>;
    constexpr uint32_t RXSYN_Pos = 11;
    constexpr uint32_t RXSYN_Msk = RXSYN::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Transmit Ready Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using TXRDY = BitField<0, 1>;
    constexpr uint32_t TXRDY_Pos = 0;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Transmit Empty Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXEMPTY = BitField<1, 1>;
    constexpr uint32_t TXEMPTY_Pos = 1;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Receive Ready Interrupt Mask
    /// Position: 4, Width: 1
    /// Access: read-only
    using RXRDY = BitField<4, 1>;
    constexpr uint32_t RXRDY_Pos = 4;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Receive Overrun Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRUN = BitField<5, 1>;
    constexpr uint32_t OVRUN_Pos = 5;
    constexpr uint32_t OVRUN_Msk = OVRUN::mask;

    /// Compare 0 Interrupt Mask
    /// Position: 8, Width: 1
    /// Access: read-only
    using CP0 = BitField<8, 1>;
    constexpr uint32_t CP0_Pos = 8;
    constexpr uint32_t CP0_Msk = CP0::mask;

    /// Compare 1 Interrupt Mask
    /// Position: 9, Width: 1
    /// Access: read-only
    using CP1 = BitField<9, 1>;
    constexpr uint32_t CP1_Pos = 9;
    constexpr uint32_t CP1_Msk = CP1::mask;

    /// Tx Sync Interrupt Mask
    /// Position: 10, Width: 1
    /// Access: read-only
    using TXSYN = BitField<10, 1>;
    constexpr uint32_t TXSYN_Pos = 10;
    constexpr uint32_t TXSYN_Msk = TXSYN::mask;

    /// Rx Sync Interrupt Mask
    /// Position: 11, Width: 1
    /// Access: read-only
    using RXSYN = BitField<11, 1>;
    constexpr uint32_t RXSYN_Pos = 11;
    constexpr uint32_t RXSYN_Msk = RXSYN::mask;

}  // namespace imr

/// WPMR - Write Protect Mode Register
namespace wpmr {
    /// Write Protect Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect KEY
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5460803;
    }

}  // namespace wpmr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::ssc
