# uart_fir
An **FIR filter** with a **UART** interface, implemented in **VHDL** using *Xilinx Vivado 2018.3*.

## Structural Overview 
This mini-project is composed of three modules:
* uart_rx
* uart_tx
* fir 

Each of these modules is dedicated a VHDL design source.

![Structural Overview](meta/structural_overview.jpg)