INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/Verilog-Basics/blinking_led/blinking_led.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/Verilog-Basics/sine_generator/sine_generator.srcs/sources_1/new/sine_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/Verilog-Basics/sine_generator/sine_generator.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/Verilog-Basics/sine_generator/sine_generator.srcs/sim_1/new/sine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_tb
