#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec  3 16:50:24 2023
# Process ID: 15544
# Current directory: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1720 C:\Users\Paula\OneDrive - Universidad de Alcala\Todo\map_qam\map_qam.xpr
# Log file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/vivado.log
# Journal file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd}
Successfully read diagram <qam16> from BD file <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 882.414 ; gain = 50.320
create_bd_cell -type module -reference mapeado_16QAM_Q mapeado_16QAM_Q_0
save_bd_design
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd> 
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ui/bd_ddfcd8c2.ui> 
create_bd_cell -type module -reference mapeado_16QAM_I mapeado_16QAM_I_0
save_bd_design
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd> 
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ui/bd_ddfcd8c2.ui> 
create_bd_cell -type module -reference zp zp_0
save_bd_design
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd> 
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ui/bd_ddfcd8c2.ui> 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins mapeado_16QAM_Q_0/clk]
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.594 ; gain = 135.449
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.594 ; gain = 135.449
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins mapeado_16QAM_I_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins zp_0/clk]
endgroup
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /clk_wiz/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "New External Port (100 MHz)" }  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0_0 /rst_clk_wiz_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0_0
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0_0_1 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0_0_1
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0_0_1 /clk_wiz_1/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0_0_1
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "New External Port (100 MHz)" }  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0_0_1_2 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0_0_1_2
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0_0_1_2 /rst_clk_wiz_1_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0_0_1_2
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_2/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0_0_1_2_3 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0_0_1_2_3
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0_0_1_2_3 /clk_wiz_2/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0_0_1_2_3
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "New External Port (100 MHz)" }  [get_bd_pins clk_wiz_2/clk_in1]
endgroup
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "New External Port (100 MHz)" }  [get_bd_pins clk_wiz_2/clk_in1]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_2/reset]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "New External Port (100 MHz)" }  [get_bd_pins clk_wiz_1/clk_in1]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_1/reset]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "New External Port (100 MHz)" }  [get_bd_pins clk_wiz/clk_in1]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz/reset]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins zp_0/clk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins mapeado_16QAM_I_0/clk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins mapeado_16QAM_Q_0/clk]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {2.5 701 111} [get_bd_cells zp_0]
connect_bd_net [get_bd_pins mapeado_16QAM_Q_0/salida] [get_bd_pins zp_0/in_Q]
connect_bd_net [get_bd_pins mapeado_16QAM_I_0/salida] [get_bd_pins zp_0/in_I]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /mapeado_16QAM_I_0/clk] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 192000000 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins mapeado_16QAM_Q_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins zp_0/clk]
startgroup
create_bd_port -dir I ce
connect_bd_net [get_bd_pins /mapeado_16QAM_Q_0/ce] [get_bd_ports ce]
endgroup
connect_bd_net [get_bd_ports ce] [get_bd_pins mapeado_16QAM_I_0/ce]
startgroup
make_bd_pins_external  [get_bd_pins mapeado_16QAM_Q_0/entrada]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mapeado_16QAM_I_0/entrada]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mapeado_16QAM_Q_0/rst]
endgroup
connect_bd_net [get_bd_ports rst_0] [get_bd_pins mapeado_16QAM_I_0/rst]
regenerate_bd_layout
create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name fir_compiler_0 -dir {c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip}
set_property -dict [list CONFIG.CoefficientVector {-870, -789, -694, -584, -462, -327, -180, -24, 140, 310, 486, 664, 842, 1019, 1191, 1357, 1515, 1661, 1793, 1910, 2008, 2087, 2143, 2176, 2183, 2163, 2116, 2040, 1936, 1802, 1640, 1449, 1231, 986, 717, 426, 114, -215, -558, -913, -1276, -1642, -2008, -2369, -2722, -3061, -3382, -3680, -3950, -4189, -4391, -4552, -4668, -4736, -4750, -4709, -4609, -4448, -4224, -3934, -3578, -3156, -2667, -2111, -1490, -805, -59, 745, 1606, 2518, 3477, 4478, 5517, 6588, 7684, 8799, 9927, 11060, 12192, 13315, 14423, 15508, 16562, 17579, 18553, 19475, 20341, 21143, 21877, 22538, 23120, 23620, 24033, 24358, 24592, 24733, 24780, 24733, 24592, 24358, 24033, 23620, 23120, 22538, 21877, 21143, 20341, 19475, 18553, 17579, 16562, 15508, 14423, 13315, 12192, 11060, 9927, 8799, 7684, 6588, 5517, 4478, 3477, 2518, 1606, 745, -59, -805, -1490, -2111, -2667, -3156, -3578, -3934, -4224, -4448, -4609, -4709, -4750, -4736, -4668, -4552, -4391, -4189, -3950, -3680, -3382, -3061, -2722, -2369, -2008, -1642, -1276, -913, -558, -215, 114, 426, 717, 986, 1231, 1449, 1640, 1802, 1936, 2040, 2116, 2163, 2183, 2176, 2143, 2087, 2008, 1910, 1793, 1661, 1515, 1357, 1191, 1019, 842, 664, 486, 310, 140, -24, -180, -327, -462, -584, -694, -789, -870} CONFIG.Clock_Frequency {192} CONFIG.Coefficient_Width {32} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Width {32} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Data_Width {32} CONFIG.Data_Fractional_Bits {0} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {53} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_ips fir_compiler_0]
generate_target {instantiation_template} [get_files {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
generate_target all [get_files  {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
launch_runs -jobs 4 fir_compiler_0_synth_1
[Sun Dec  3 16:56:55 2023] Launched fir_compiler_0_synth_1...
Run output will be captured here: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.runs/fir_compiler_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -directory {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.ip_user_files} -ipstatic_source_dir {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.cache/compile_simlib/questa} {riviera=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_cell -type module -reference mapeado_16QAM_Q mapeado_16QAM_Q_1
delete_bd_objs [get_bd_cells mapeado_16QAM_Q_1]
export_ip_user_files -of_objects  [get_files {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset fir_compiler_0 {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}
INFO: [Project 1-386] Moving file 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci' from fileset 'fir_compiler_0' to fileset 'sources_1'.
file delete -force {c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
set_property -dict [list CONFIG.Data_Width.VALUE_SRC USER] [get_bd_cells fir_compiler_0]
set_property -dict [list CONFIG.CoefficientVector {-870, -789, -694, -584, -462, -327, -180, -24, 140, 310, 486, 664, 842, 1019, 1191, 1357, 1515, 1661, 1793, 1910, 2008, 2087, 2143, 2176, 2183, 2163, 2116, 2040, 1936, 1802, 1640, 1449, 1231, 986, 717, 426, 114, -215, -558, -913, -1276, -1642, -2008, -2369, -2722, -3061, -3382, -3680, -3950, -4189, -4391, -4552, -4668, -4736, -4750, -4709, -4609, -4448, -4224, -3934, -3578, -3156, -2667, -2111, -1490, -805, -59, 745, 1606, 2518, 3477, 4478, 5517, 6588, 7684, 8799, 9927, 11060, 12192, 13315, 14423, 15508, 16562, 17579, 18553, 19475, 20341, 21143, 21877, 22538, 23120, 23620, 24033, 24358, 24592, 24733, 24780, 24733, 24592, 24358, 24033, 23620, 23120, 22538, 21877, 21143, 20341, 19475, 18553, 17579, 16562, 15508, 14423, 13315, 12192, 11060, 9927, 8799, 7684, 6588, 5517, 4478, 3477, 2518, 1606, 745, -59, -805, -1490, -2111, -2667, -3156, -3578, -3934, -4224, -4448, -4609, -4709, -4750, -4736, -4668, -4552, -4391, -4189, -3950, -3680, -3382, -3061, -2722, -2369, -2008, -1642, -1276, -913, -558, -215, 114, 426, 717, 986, 1231, 1449, 1640, 1802, 1936, 2040, 2116, 2163, 2183, 2176, 2143, 2087, 2008, 1910, 1793, 1661, 1515, 1357, 1191, 1019, 842, 664, 486, 310, 140, -24, -180, -327, -462, -584, -694, -789, -870} CONFIG.Clock_Frequency {192} CONFIG.Coefficient_Width {32} CONFIG.Data_Width {32} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {53} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_bd_cells fir_compiler_0]
set_property location {3.5 1205 52} [get_bd_cells fir_compiler_0]
copy_bd_objs /  [get_bd_cells {fir_compiler_0}]
regenerate_bd_layout
set_property location {2.5 762 67} [get_bd_cells fir_compiler_0]
regenerate_bd_layout
set_property location {2.5 832 286} [get_bd_cells fir_compiler_1]
set_property location {3 853 168} [get_bd_cells fir_compiler_0]
connect_bd_net [get_bd_pins fir_compiler_0/s_axis_data_tdata] [get_bd_pins zp_0/out_I]
WARNING: [BD 41-1306] The connection to interface pin /fir_compiler_0/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net [get_bd_pins fir_compiler_1/s_axis_data_tdata] [get_bd_pins zp_0/out_Q]
WARNING: [BD 41-1306] The connection to interface pin /fir_compiler_1/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
set_property name fir_compiler_I [get_bd_cells fir_compiler_0]
set_property name fir_compiler_Q [get_bd_cells fir_compiler_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins fir_compiler_Q/aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins fir_compiler_I/aclk]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd> 
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ui/bd_ddfcd8c2.ui> 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ip/qam16_clk_wiz_0/qam16_clk_wiz_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ip/qam16_clk_wiz_1_0/qam16_clk_wiz_1_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ip/qam16_clk_wiz_2_0/qam16_clk_wiz_2_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ip/qam16_mapeado_16QAM_Q_1_0/qam16_mapeado_16QAM_Q_1_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ip/qam16_rst_clk_wiz_100M_0/qam16_rst_clk_wiz_100M_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ip/qam16_rst_clk_wiz_1_100M_0/qam16_rst_clk_wiz_1_100M_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/new/mapeado_16QAM_I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_I
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/new/mapeado_16QAM_Q.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_Q
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/new/zp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture behavioral of entity xil_defaultlib.zp [zp_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1197.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}
source tb_mapeado_16QAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mapeado_16QAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1197.852 ; gain = 0.195
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 17:35:54 2023...
