<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p336" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_336{left:719px;bottom:68px;letter-spacing:0.1px;}
#t2_336{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_336{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_336{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_336{left:164px;bottom:1022px;letter-spacing:-0.17px;}
#t6_336{left:235px;bottom:1022px;letter-spacing:-0.11px;}
#t7_336{left:235px;bottom:1005px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t8_336{left:235px;bottom:988px;letter-spacing:-0.11px;}
#t9_336{left:235px;bottom:972px;letter-spacing:-0.11px;}
#ta_336{left:235px;bottom:955px;letter-spacing:-0.12px;}
#tb_336{left:235px;bottom:938px;letter-spacing:-0.11px;}
#tc_336{left:164px;bottom:914px;letter-spacing:-0.17px;}
#td_336{left:235px;bottom:914px;letter-spacing:-0.11px;}
#te_336{left:235px;bottom:897px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#tf_336{left:235px;bottom:880px;letter-spacing:-0.11px;}
#tg_336{left:235px;bottom:863px;letter-spacing:-0.11px;}
#th_336{left:254px;bottom:830px;letter-spacing:-0.11px;}
#ti_336{left:385px;bottom:830px;letter-spacing:-0.15px;}
#tj_336{left:604px;bottom:830px;letter-spacing:-0.12px;}
#tk_336{left:254px;bottom:813px;letter-spacing:-0.13px;}
#tl_336{left:385px;bottom:813px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_336{left:604px;bottom:813px;}
#tn_336{left:254px;bottom:796px;letter-spacing:-0.11px;}
#to_336{left:385px;bottom:796px;letter-spacing:-0.15px;}
#tp_336{left:604px;bottom:796px;}
#tq_336{left:253px;bottom:774px;letter-spacing:-0.12px;}
#tr_336{left:235px;bottom:741px;letter-spacing:-0.12px;}
#ts_336{left:164px;bottom:716px;letter-spacing:-0.13px;}
#tt_336{left:235px;bottom:716px;letter-spacing:-0.11px;}
#tu_336{left:235px;bottom:692px;letter-spacing:-0.14px;}
#tv_336{left:235px;bottom:675px;letter-spacing:-0.12px;}
#tw_336{left:235px;bottom:658px;letter-spacing:-0.11px;}
#tx_336{left:235px;bottom:642px;letter-spacing:-0.12px;}
#ty_336{left:235px;bottom:625px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_336{left:164px;bottom:600px;letter-spacing:-0.12px;}
#t10_336{left:102px;bottom:576px;letter-spacing:-0.2px;}
#t11_336{left:235px;bottom:576px;letter-spacing:-0.14px;}
#t12_336{left:250px;bottom:556px;letter-spacing:-0.11px;}
#t13_336{left:164px;bottom:530px;letter-spacing:-0.13px;}
#t14_336{left:235px;bottom:530px;letter-spacing:-0.11px;}
#t15_336{left:235px;bottom:513px;letter-spacing:-0.1px;}
#t16_336{left:235px;bottom:496px;letter-spacing:-0.11px;}
#t17_336{left:235px;bottom:480px;letter-spacing:-0.11px;}
#t18_336{left:235px;bottom:463px;letter-spacing:-0.11px;}
#t19_336{left:235px;bottom:446px;letter-spacing:-0.11px;}
#t1a_336{left:235px;bottom:429px;letter-spacing:-0.12px;}
#t1b_336{left:235px;bottom:412px;letter-spacing:-0.11px;}
#t1c_336{left:235px;bottom:396px;letter-spacing:-0.11px;}
#t1d_336{left:235px;bottom:379px;letter-spacing:-0.12px;}
#t1e_336{left:235px;bottom:362px;letter-spacing:-0.11px;}
#t1f_336{left:235px;bottom:345px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_336{left:235px;bottom:328px;letter-spacing:-0.11px;}
#t1h_336{left:164px;bottom:304px;letter-spacing:-0.16px;}
#t1i_336{left:235px;bottom:304px;letter-spacing:-0.12px;}
#t1j_336{left:235px;bottom:287px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t1k_336{left:235px;bottom:270px;letter-spacing:-0.11px;}
#t1l_336{left:164px;bottom:246px;letter-spacing:-0.16px;}
#t1m_336{left:235px;bottom:246px;letter-spacing:-0.12px;}
#t1n_336{left:235px;bottom:229px;letter-spacing:-0.1px;word-spacing:-0.5px;}
#t1o_336{left:235px;bottom:212px;letter-spacing:-0.12px;}
#t1p_336{left:164px;bottom:188px;letter-spacing:-0.13px;}
#t1q_336{left:235px;bottom:188px;letter-spacing:-0.11px;}
#t1r_336{left:235px;bottom:171px;letter-spacing:-0.1px;}
#t1s_336{left:235px;bottom:154px;letter-spacing:-0.11px;}
#t1t_336{left:246px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1u_336{left:323px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1v_336{left:83px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1w_336{left:97px;bottom:1046px;letter-spacing:-0.14px;}
#t1x_336{left:374px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_336{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_336{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_336{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s4_336{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_336{font-size:14px;font-family:NeoSansIntel-Italic_34d3;color:#000;}
.s6_336{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_336{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts336" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_34d3;
	src: url("fonts/NeoSansIntel-Italic_34d3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg336Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg336" style="-webkit-user-select: none;"><object width="935" height="1210" data="336/336.svg" type="image/svg+xml" id="pdf336" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_336" class="t s1_336">CPUID—CPU Identification </span>
<span id="t2_336" class="t s2_336">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_336" class="t s1_336">3-226 </span><span id="t4_336" class="t s1_336">Vol. 2A </span>
<span id="t5_336" class="t s3_336">EBX </span><span id="t6_336" class="t s3_336">Bits 15-00: The number of logical processors across all instances of this domain within the next higher- </span>
<span id="t7_336" class="t s3_336">scoped domain. (For example, in a processor socket/package comprising “M” dies of “N” cores each, where </span>
<span id="t8_336" class="t s3_336">each core has “L” logical processors, the “die” domain sub-leaf value of this field would be M*N*L.) This </span>
<span id="t9_336" class="t s3_336">number reflects configuration as shipped by Intel. Note, software must not use this field to enumerate </span>
<span id="ta_336" class="t s3_336">processor topology*. </span>
<span id="tb_336" class="t s3_336">Bits 31-16: Reserved. </span>
<span id="tc_336" class="t s3_336">ECX </span><span id="td_336" class="t s3_336">Bits 07-00: The input ECX sub-leaf index. </span>
<span id="te_336" class="t s3_336">Bits 15-08: Domain Type. This field provides an identification value which indicates the domain as shown </span>
<span id="tf_336" class="t s3_336">below. Although domains are ordered, their assigned identification values are not and software should </span>
<span id="tg_336" class="t s3_336">not depend on it. </span>
<span id="th_336" class="t s3_336">Hierarchy </span><span id="ti_336" class="t s3_336">Domain </span><span id="tj_336" class="t s3_336">Domain Type Identification Value </span>
<span id="tk_336" class="t s3_336">Lowest </span><span id="tl_336" class="t s3_336">Logical Processor </span><span id="tm_336" class="t s3_336">1 </span>
<span id="tn_336" class="t s3_336">Highest </span><span id="to_336" class="t s3_336">Core </span><span id="tp_336" class="t s3_336">2 </span>
<span id="tq_336" class="t s3_336">(Note that enumeration values of 0 and 3-255 are reserved.) </span>
<span id="tr_336" class="t s3_336">Bits 31-16: Reserved. </span>
<span id="ts_336" class="t s3_336">EDX </span><span id="tt_336" class="t s3_336">Bits 31-00: x2APIC ID of the current logical processor. </span>
<span id="tu_336" class="t s4_336">NOTES: </span>
<span id="tv_336" class="t s3_336">* Software must not use the value of EBX[15:0] to enumerate processor topology of the system. The </span>
<span id="tw_336" class="t s3_336">value is only intended for display and diagnostic purposes. The actual number of logical processors avail- </span>
<span id="tx_336" class="t s3_336">able to BIOS/OS/Applications may be different from the value of EBX[15:0], depending on software and </span>
<span id="ty_336" class="t s3_336">platform hardware configurations. </span>
<span id="tz_336" class="t s5_336">Processor Extended State Enumeration Main Leaf (Initial EAX Value = 0DH, ECX = 0) </span>
<span id="t10_336" class="t s3_336">0DH </span><span id="t11_336" class="t s4_336">NOTES: </span>
<span id="t12_336" class="t s3_336">Leaf 0DH main leaf (ECX = 0). </span>
<span id="t13_336" class="t s3_336">EAX </span><span id="t14_336" class="t s3_336">Bits 31-00: Reports the supported bits of the lower 32 bits of XCR0. XCR0[n] can be set to 1 only if </span>
<span id="t15_336" class="t s3_336">EAX[n] is 1. </span>
<span id="t16_336" class="t s3_336">Bit 00: x87 state. </span>
<span id="t17_336" class="t s3_336">Bit 01: SSE state. </span>
<span id="t18_336" class="t s3_336">Bit 02: AVX state. </span>
<span id="t19_336" class="t s3_336">Bits 04-03: MPX state. </span>
<span id="t1a_336" class="t s3_336">Bits 07-05: AVX-512 state. </span>
<span id="t1b_336" class="t s3_336">Bit 08: Used for IA32_XSS. </span>
<span id="t1c_336" class="t s3_336">Bit 09: PKRU state. </span>
<span id="t1d_336" class="t s3_336">Bits 16-10: Used for IA32_XSS. </span>
<span id="t1e_336" class="t s3_336">Bit 17: TILECFG state. </span>
<span id="t1f_336" class="t s3_336">Bit 18: TILEDATA state. </span>
<span id="t1g_336" class="t s3_336">Bits 31-19: Reserved. </span>
<span id="t1h_336" class="t s3_336">EBX </span><span id="t1i_336" class="t s3_336">Bits 31-00: Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) required by </span>
<span id="t1j_336" class="t s3_336">enabled features in XCR0. May be different than ECX if some features at the end of the XSAVE save area </span>
<span id="t1k_336" class="t s3_336">are not enabled. </span>
<span id="t1l_336" class="t s3_336">ECX </span><span id="t1m_336" class="t s3_336">Bit 31-00: Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) of the </span>
<span id="t1n_336" class="t s3_336">XSAVE/XRSTOR save area required by all supported features in the processor, i.e., all the valid bit fields in </span>
<span id="t1o_336" class="t s3_336">XCR0. </span>
<span id="t1p_336" class="t s3_336">EDX </span><span id="t1q_336" class="t s3_336">Bit 31-00: Reports the supported bits of the upper 32 bits of XCR0. XCR0[n+32] can be set to 1 only if </span>
<span id="t1r_336" class="t s3_336">EDX[n] is 1. </span>
<span id="t1s_336" class="t s3_336">Bits 31-00: Reserved. </span>
<span id="t1t_336" class="t s6_336">Table 3-8. </span><span id="t1u_336" class="t s6_336">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1v_336" class="t s7_336">Initial EAX </span>
<span id="t1w_336" class="t s7_336">Value </span><span id="t1x_336" class="t s7_336">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
