/home/ombhilare999/microchip/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis  -sap  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/UART_TOP.sap  -otap  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/UART_TOP.tap  -omap  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/UART_TOP.map   -part MPFS095T  -package FCVG784  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/synlog/report/UART_TOP_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  UART_TOP  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/scratchproject.prs  -multisrs  -ovm  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/UART_TOP.vm   -freq 100.000   -tcl  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/designer/UART_TOP/synthesis.fdc  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/synwork/UART_TOP_prem.srd  -devicelib  /home/ombhilare999/microchip/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/syntmp/UART_TOP.plg  -osyn  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/UART_TOP.srm  -prjdir  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/  -prjname  UART_TOP_syn  -log  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/synthesis/synlog/UART_TOP_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:../../../../../../../../../../../microchip/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -sap ../UART_TOP.sap -otap ../UART_TOP.tap -omap ../UART_TOP.map -part MPFS095T -package FCVG784 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/UART_TOP_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module UART_TOP -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ovm ../UART_TOP.vm -freq 100.000 -tcl ../../designer/UART_TOP/synthesis.fdc ../synwork/UART_TOP_prem.srd -devicelib ../../../../../../../../../../../microchip/SynplifyPro/lib/generic/acg5.v -ologparam UART_TOP.plg -osyn ../UART_TOP.srm -prjdir ../ -prjname UART_TOP_syn -log ../synlog/UART_TOP_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:0 success:1 runtime:2
file:../UART_TOP.sap|io:o|time:1721928726|size:846|exec:0|csum:
file:../UART_TOP.tap|io:o|time:0|size:-1|exec:0|csum:
file:../UART_TOP.map|io:o|time:1721928728|size:27|exec:0|csum:
file:../scratchproject.prs|io:o|time:1721927296|size:3778|exec:0|csum:
file:../UART_TOP.vm|io:o|time:1721928727|size:26402|exec:0|csum:
file:../../designer/UART_TOP/synthesis.fdc|io:i|time:1721928721|size:320|exec:0|csum:608141534532B4F208596EF8B64381A3
file:../synwork/UART_TOP_prem.srd|io:i|time:1721928726|size:10462|exec:0|csum:CE3A7F5671C2A22E4D760729B41A0F73
file:../../../../../../../../../../../microchip/SynplifyPro/lib/generic/acg5.v|io:i|time:1704385578|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:UART_TOP.plg|io:o|time:1721928728|size:380|exec:0|csum:
file:../UART_TOP.srm|io:o|time:1721928728|size:5616|exec:0|csum:
file:../synlog/UART_TOP_fpga_mapper.srr|io:o|time:1721928728|size:16066|exec:0|csum:
file:../../../../../../../../../../../microchip/SynplifyPro/linux_a_64/m_generic|io:i|time:1704386892|size:124798152|exec:1|csum:BAC174A83CC18513EE59CA04EC0993C0
file:../../../../../../../../../../../microchip/SynplifyPro/bin/m_generic|io:i|time:1704385796|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
