// Seed: 281392108
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_7,
    input wor id_3,
    input wor id_4,
    input supply1 id_5
);
  always id_7 <= 1 & id_7;
  assign id_7 = 0;
  wire id_8, id_9;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    input supply1 void id_4,
    input logic id_5,
    output tri0 id_6,
    output logic id_7,
    input tri id_8
);
  initial id_7.id_5 <= 1;
  wire id_10;
  wire id_11, id_12;
  module_0(
      id_4, id_2, id_8, id_4, id_1, id_4
  );
  wire id_13;
endmodule
