# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../VADER.srcs/sources_1/imports/pancham-0.5/design" \
"../../../../VADER.srcs/sources_1/new/ASCIICounter.v" \
"../../../../VADER.srcs/sources_1/new/PassGen.v" \
"../../../../VADER.srcs/sim_3/new/passwordGenTest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
