Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct  9 10:17:50 2020
| Host         : DESKTOP-OL0AFT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.661        0.000                      0                   83        0.198        0.000                      0                   83        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.661        0.000                      0                   83        0.198        0.000                      0                   83        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 cycler/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 1.877ns (59.521%)  route 1.277ns (40.479%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.210    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  cycler/M_counter_q_reg[27]/Q
                         net (fo=36, routed)          1.277     7.005    cycler/p_0_in
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  cycler/M_counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     7.129    cycler/M_counter_q[0]_i_5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  cycler/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    cycler/M_counter_q_reg[0]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  cycler/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cycler/M_counter_q_reg[4]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  cycler/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    cycler/M_counter_q_reg[8]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  cycler/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    cycler/M_counter_q_reg[12]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.130 r  cycler/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    cycler/M_counter_q_reg[16]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.247 r  cycler/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.247    cycler/M_counter_q_reg[20]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.364 r  cycler/M_counter_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.364    cycler/M_counter_q_reg[24]_i_1_n_0
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.913    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)       -0.150    15.025    cycler/M_counter_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 cycler/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 2.083ns (62.003%)  route 1.277ns (37.997%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.210    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  cycler/M_counter_q_reg[27]/Q
                         net (fo=36, routed)          1.277     7.005    cycler/p_0_in
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  cycler/M_counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     7.129    cycler/M_counter_q[0]_i_5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  cycler/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    cycler/M_counter_q_reg[0]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  cycler/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cycler/M_counter_q_reg[4]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  cycler/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    cycler/M_counter_q_reg[8]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  cycler/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    cycler/M_counter_q_reg[12]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.130 r  cycler/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    cycler/M_counter_q_reg[16]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.247 r  cycler/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.247    cycler/M_counter_q_reg[20]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.570 r  cycler/M_counter_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.570    cycler/M_counter_q_reg[24]_i_1_n_6
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.913    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[25]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)        0.109    15.284    cycler/M_counter_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 cycler/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 1.999ns (61.029%)  route 1.277ns (38.971%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.210    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  cycler/M_counter_q_reg[27]/Q
                         net (fo=36, routed)          1.277     7.005    cycler/p_0_in
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  cycler/M_counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     7.129    cycler/M_counter_q[0]_i_5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  cycler/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    cycler/M_counter_q_reg[0]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  cycler/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cycler/M_counter_q_reg[4]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  cycler/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    cycler/M_counter_q_reg[8]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  cycler/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    cycler/M_counter_q_reg[12]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.130 r  cycler/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    cycler/M_counter_q_reg[16]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.247 r  cycler/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.247    cycler/M_counter_q_reg[20]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.486 r  cycler/M_counter_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.486    cycler/M_counter_q_reg[24]_i_1_n_5
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.913    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[26]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)        0.109    15.284    cycler/M_counter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 cycler/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.966ns (60.632%)  route 1.277ns (39.368%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.210    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  cycler/M_counter_q_reg[27]/Q
                         net (fo=36, routed)          1.277     7.005    cycler/p_0_in
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  cycler/M_counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     7.129    cycler/M_counter_q[0]_i_5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  cycler/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    cycler/M_counter_q_reg[0]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  cycler/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cycler/M_counter_q_reg[4]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  cycler/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    cycler/M_counter_q_reg[8]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  cycler/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    cycler/M_counter_q_reg[12]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.130 r  cycler/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    cycler/M_counter_q_reg[16]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.453 r  cycler/M_counter_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.453    cycler/M_counter_q_reg[20]_i_1_n_6
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.913    cycler/CLK
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[21]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.109    15.259    cycler/M_counter_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 cycler/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.958ns (60.535%)  route 1.277ns (39.465%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.210    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  cycler/M_counter_q_reg[27]/Q
                         net (fo=36, routed)          1.277     7.005    cycler/p_0_in
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  cycler/M_counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     7.129    cycler/M_counter_q[0]_i_5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  cycler/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    cycler/M_counter_q_reg[0]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  cycler/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cycler/M_counter_q_reg[4]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  cycler/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    cycler/M_counter_q_reg[8]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  cycler/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    cycler/M_counter_q_reg[12]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.130 r  cycler/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    cycler/M_counter_q_reg[16]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.445 r  cycler/M_counter_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.445    cycler/M_counter_q_reg[20]_i_1_n_4
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.913    cycler/CLK
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[23]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.109    15.259    cycler/M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 cycler/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.979ns (60.789%)  route 1.277ns (39.211%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.210    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  cycler/M_counter_q_reg[27]/Q
                         net (fo=36, routed)          1.277     7.005    cycler/p_0_in
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  cycler/M_counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     7.129    cycler/M_counter_q[0]_i_5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  cycler/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    cycler/M_counter_q_reg[0]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  cycler/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cycler/M_counter_q_reg[4]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  cycler/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    cycler/M_counter_q_reg[8]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  cycler/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    cycler/M_counter_q_reg[12]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.130 r  cycler/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    cycler/M_counter_q_reg[16]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.247 r  cycler/M_counter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.247    cycler/M_counter_q_reg[20]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.466 r  cycler/M_counter_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.466    cycler/M_counter_q_reg[24]_i_1_n_7
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.913    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[24]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)        0.109    15.284    cycler/M_counter_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 cycler/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 1.882ns (59.585%)  route 1.277ns (40.415%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.210    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  cycler/M_counter_q_reg[27]/Q
                         net (fo=36, routed)          1.277     7.005    cycler/p_0_in
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  cycler/M_counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     7.129    cycler/M_counter_q[0]_i_5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  cycler/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    cycler/M_counter_q_reg[0]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  cycler/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cycler/M_counter_q_reg[4]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  cycler/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    cycler/M_counter_q_reg[8]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  cycler/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    cycler/M_counter_q_reg[12]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.130 r  cycler/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    cycler/M_counter_q_reg[16]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.369 r  cycler/M_counter_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.369    cycler/M_counter_q_reg[20]_i_1_n_5
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.913    cycler/CLK
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[22]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.109    15.259    cycler/M_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 cycler/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 1.862ns (59.328%)  route 1.277ns (40.672%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.210    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  cycler/M_counter_q_reg[27]/Q
                         net (fo=36, routed)          1.277     7.005    cycler/p_0_in
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  cycler/M_counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     7.129    cycler/M_counter_q[0]_i_5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  cycler/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    cycler/M_counter_q_reg[0]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  cycler/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cycler/M_counter_q_reg[4]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  cycler/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    cycler/M_counter_q_reg[8]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  cycler/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    cycler/M_counter_q_reg[12]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.130 r  cycler/M_counter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    cycler/M_counter_q_reg[16]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.349 r  cycler/M_counter_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.349    cycler/M_counter_q_reg[20]_i_1_n_7
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.913    cycler/CLK
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[20]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.109    15.259    cycler/M_counter_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 cycler/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 1.849ns (59.158%)  route 1.277ns (40.842%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.210    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  cycler/M_counter_q_reg[27]/Q
                         net (fo=36, routed)          1.277     7.005    cycler/p_0_in
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  cycler/M_counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     7.129    cycler/M_counter_q[0]_i_5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  cycler/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    cycler/M_counter_q_reg[0]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  cycler/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cycler/M_counter_q_reg[4]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  cycler/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    cycler/M_counter_q_reg[8]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  cycler/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    cycler/M_counter_q_reg[12]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.336 r  cycler/M_counter_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.336    cycler/M_counter_q_reg[16]_i_1_n_6
    SLICE_X64Y54         FDRE                                         r  cycler/M_counter_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.913    cycler/CLK
    SLICE_X64Y54         FDRE                                         r  cycler/M_counter_q_reg[17]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y54         FDRE (Setup_fdre_C_D)        0.109    15.259    cycler/M_counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 cycler/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 1.841ns (59.054%)  route 1.277ns (40.946%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.210    cycler/CLK
    SLICE_X64Y56         FDRE                                         r  cycler/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  cycler/M_counter_q_reg[27]/Q
                         net (fo=36, routed)          1.277     7.005    cycler/p_0_in
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  cycler/M_counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     7.129    cycler/M_counter_q[0]_i_5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  cycler/M_counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    cycler/M_counter_q_reg[0]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  cycler/M_counter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    cycler/M_counter_q_reg[4]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.896 r  cycler/M_counter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    cycler/M_counter_q_reg[8]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.013 r  cycler/M_counter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    cycler/M_counter_q_reg[12]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.328 r  cycler/M_counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.328    cycler/M_counter_q_reg[16]_i_1_n_4
    SLICE_X64Y54         FDRE                                         r  cycler/M_counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.913    cycler/CLK
    SLICE_X64Y54         FDRE                                         r  cycler/M_counter_q_reg[19]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y54         FDRE (Setup_fdre_C_D)        0.109    15.259    cycler/M_counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  6.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cycler/FSM_onehot_M_fsm_checker_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/FSM_onehot_M_fsm_checker_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.538    cycler/CLK
    SLICE_X65Y52         FDSE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDSE (Prop_fdse_C_Q)         0.141     1.679 r  cycler/FSM_onehot_M_fsm_checker_q_reg[0]/Q
                         net (fo=1, routed)           0.104     1.783    cycler/FSM_onehot_M_fsm_checker_q_reg_n_0_[0]
    SLICE_X65Y52         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     2.054    cycler/CLK
    SLICE_X65Y52         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[1]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.047     1.585    cycler/FSM_onehot_M_fsm_checker_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cycler/FSM_onehot_M_fsm_checker_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/FSM_onehot_M_fsm_checker_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.655%)  route 0.137ns (49.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.537    cycler/CLK
    SLICE_X65Y53         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cycler/FSM_onehot_M_fsm_checker_q_reg[7]/Q
                         net (fo=4, routed)           0.137     1.815    cycler/FSM_onehot_M_fsm_checker_q_reg_n_0_[7]
    SLICE_X65Y52         FDSE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     2.054    cycler/CLK
    SLICE_X65Y52         FDSE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[0]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X65Y52         FDSE (Hold_fdse_C_D)         0.046     1.600    cycler/FSM_onehot_M_fsm_checker_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cycler/FSM_onehot_M_fsm_checker_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/FSM_onehot_M_fsm_checker_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.633%)  route 0.155ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.538    cycler/CLK
    SLICE_X65Y52         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cycler/FSM_onehot_M_fsm_checker_q_reg[3]/Q
                         net (fo=2, routed)           0.155     1.834    cycler/FSM_onehot_M_fsm_checker_q_reg_n_0_[3]
    SLICE_X65Y52         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     2.054    cycler/CLK
    SLICE_X65Y52         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[4]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.075     1.613    cycler/FSM_onehot_M_fsm_checker_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cycler/FSM_onehot_M_fsm_checker_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/FSM_onehot_M_fsm_checker_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.538    cycler/CLK
    SLICE_X65Y52         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  cycler/FSM_onehot_M_fsm_checker_q_reg[4]/Q
                         net (fo=3, routed)           0.134     1.800    cycler/FSM_onehot_M_fsm_checker_q_reg_n_0_[4]
    SLICE_X65Y52         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     2.054    cycler/CLK
    SLICE_X65Y52         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[5]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.017     1.555    cycler/FSM_onehot_M_fsm_checker_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cycler/FSM_onehot_M_fsm_checker_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/FSM_onehot_M_fsm_checker_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.571%)  route 0.190ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.537    cycler/CLK
    SLICE_X65Y53         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cycler/FSM_onehot_M_fsm_checker_q_reg[6]/Q
                         net (fo=3, routed)           0.190     1.868    cycler/FSM_onehot_M_fsm_checker_q_reg_n_0_[6]
    SLICE_X65Y53         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.053    cycler/CLK
    SLICE_X65Y53         FDRE                                         r  cycler/FSM_onehot_M_fsm_checker_q_reg[7]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X65Y53         FDRE (Hold_fdre_C_D)         0.066     1.603    cycler/FSM_onehot_M_fsm_checker_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.537    reset_cond/CLK
    SLICE_X60Y52         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDSE (Prop_fdse_C_Q)         0.164     1.701 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.871    reset_cond/M_stage_d[2]
    SLICE_X60Y52         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.052    reset_cond/CLK
    SLICE_X60Y52         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X60Y52         FDSE (Hold_fdse_C_D)         0.063     1.600    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cycler/M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.538    cycler/CLK
    SLICE_X64Y52         FDRE                                         r  cycler/M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cycler/M_counter_q_reg[11]/Q
                         net (fo=1, routed)           0.137     1.839    cycler/M_counter_q_reg_n_0_[11]
    SLICE_X64Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.884 r  cycler/M_counter_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.884    cycler/M_counter_q[8]_i_2_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.948 r  cycler/M_counter_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    cycler/M_counter_q_reg[8]_i_1_n_4
    SLICE_X64Y52         FDRE                                         r  cycler/M_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     2.054    cycler/CLK
    SLICE_X64Y52         FDRE                                         r  cycler/M_counter_q_reg[11]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.134     1.672    cycler/M_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cycler/M_counter_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.537    cycler/CLK
    SLICE_X64Y53         FDRE                                         r  cycler/M_counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cycler/M_counter_q_reg[15]/Q
                         net (fo=1, routed)           0.137     1.838    cycler/M_counter_q_reg_n_0_[15]
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  cycler/M_counter_q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.883    cycler/M_counter_q[12]_i_2_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  cycler/M_counter_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    cycler/M_counter_q_reg[12]_i_1_n_4
    SLICE_X64Y53         FDRE                                         r  cycler/M_counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.053    cycler/CLK
    SLICE_X64Y53         FDRE                                         r  cycler/M_counter_q_reg[15]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.134     1.671    cycler/M_counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cycler/M_counter_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.537    cycler/CLK
    SLICE_X64Y54         FDRE                                         r  cycler/M_counter_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cycler/M_counter_q_reg[19]/Q
                         net (fo=1, routed)           0.137     1.838    cycler/M_counter_q_reg_n_0_[19]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  cycler/M_counter_q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.883    cycler/M_counter_q[16]_i_2_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  cycler/M_counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    cycler/M_counter_q_reg[16]_i_1_n_4
    SLICE_X64Y54         FDRE                                         r  cycler/M_counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.053    cycler/CLK
    SLICE_X64Y54         FDRE                                         r  cycler/M_counter_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.134     1.671    cycler/M_counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cycler/M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycler/M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.537    cycler/CLK
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cycler/M_counter_q_reg[23]/Q
                         net (fo=1, routed)           0.137     1.838    cycler/M_counter_q_reg_n_0_[23]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  cycler/M_counter_q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.883    cycler/M_counter_q[20]_i_2_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  cycler/M_counter_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    cycler/M_counter_q_reg[20]_i_1_n_4
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.053    cycler/CLK
    SLICE_X64Y55         FDRE                                         r  cycler/M_counter_q_reg[23]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.134     1.671    cycler/M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y53   cycler/FSM_onehot_M_fsm_checker_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y53   cycler/FSM_onehot_M_fsm_checker_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y50   cycler/M_counter_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y52   cycler/FSM_onehot_M_fsm_checker_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y53   cycler/FSM_onehot_M_fsm_checker_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y53   cycler/FSM_onehot_M_fsm_checker_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50   cycler/M_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y52   cycler/M_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y53   cycler/FSM_onehot_M_fsm_checker_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y53   cycler/FSM_onehot_M_fsm_checker_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   cycler/M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   cycler/M_counter_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   cycler/M_counter_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   cycler/M_counter_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   cycler/M_counter_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   cycler/M_counter_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   cycler/M_counter_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   cycler/M_counter_q_reg[19]/C



