[2025-09-18 01:02:05] START suite=cs trace=cloud9_phase0_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2344775 heartbeat IPC: 4.265 cumulative IPC: 4.265 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4491647 heartbeat IPC: 4.658 cumulative IPC: 4.453 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4491647 cumulative IPC: 4.453 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4491647 cumulative IPC: 4.453 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14559233 heartbeat IPC: 0.9933 cumulative IPC: 0.9933 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 24773299 heartbeat IPC: 0.979 cumulative IPC: 0.9861 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 35460589 heartbeat IPC: 0.9357 cumulative IPC: 0.9687 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 46401189 heartbeat IPC: 0.914 cumulative IPC: 0.9544 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 57330463 heartbeat IPC: 0.915 cumulative IPC: 0.9463 (Simulation time: 00 hr 06 min 25 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 68354942 heartbeat IPC: 0.9071 cumulative IPC: 0.9395 (Simulation time: 00 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 79390444 heartbeat IPC: 0.9062 cumulative IPC: 0.9346 (Simulation time: 00 hr 08 min 32 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 90384488 heartbeat IPC: 0.9096 cumulative IPC: 0.9314 (Simulation time: 00 hr 09 min 32 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 101278370 heartbeat IPC: 0.9179 cumulative IPC: 0.9299 (Simulation time: 00 hr 10 min 41 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 107701821 cumulative IPC: 0.9285 (Simulation time: 00 hr 11 min 49 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 107701821 cumulative IPC: 0.9285 (Simulation time: 00 hr 11 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9285 instructions: 100000000 cycles: 107701821
CPU 0 Branch Prediction Accuracy: 96.31% MPKI: 0.6473 Average ROB Occupancy at Mispredict: 742.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6452
BRANCH_INDIRECT: 0.00056
BRANCH_CONDITIONAL: 0.00153
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 47301
LQ_STALL: 0
SQ_STALL: 20


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 154.5921
REPLAY_LOAD: 117.246666
NON_REPLAY_LOAD: 42.17136

== Total ==
ADDR_TRANS: 11749
REPLAY_LOAD: 17587
NON_REPLAY_LOAD: 17965

== Counts ==
ADDR_TRANS: 76
REPLAY_LOAD: 150
NON_REPLAY_LOAD: 426

cpu0->cpu0_STLB TOTAL        ACCESS:      85996 HIT:      83298 MISS:       2698 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      85996 HIT:      83298 MISS:       2698 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 329.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     415232 HIT:     216677 MISS:     198555 MSHR_MERGE:        374
cpu0->cpu0_L2C LOAD         ACCESS:     188784 HIT:      36981 MISS:     151803 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       2259 HIT:       1864 MISS:        395 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     118684 HIT:      77747 MISS:      40937 MSHR_MERGE:        374
cpu0->cpu0_L2C WRITE        ACCESS:      99993 HIT:      99928 MISS:         65 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       5512 HIT:        157 MISS:       5355 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      87505 ISSUED:      87505 USEFUL:      37136 USELESS:        502
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 80.82 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12273160 HIT:   12272204 MISS:        956 MSHR_MERGE:        278
cpu0->cpu0_L1I LOAD         ACCESS:   12273160 HIT:   12272204 MISS:        956 MSHR_MERGE:        278
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 139.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19525164 HIT:   19253627 MISS:     271537 MSHR_MERGE:      44481
cpu0->cpu0_L1D LOAD         ACCESS:   13045297 HIT:   12816258 MISS:     229039 MSHR_MERGE:      40933
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     283302 HIT:     251205 MISS:      32097 MSHR_MERGE:        918
cpu0->cpu0_L1D WRITE        ACCESS:    6190514 HIT:    6185654 MISS:       4860 MSHR_MERGE:       2601
cpu0->cpu0_L1D TRANSLATION  ACCESS:       6051 HIT:        510 MISS:       5541 MSHR_MERGE:         29
cpu0->cpu0_L1D PREFETCH REQUESTED:     283302 ISSUED:     283302 USEFUL:      30801 USELESS:        380
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 75.18 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10414348 HIT:   10414138 MISS:        210 MSHR_MERGE:        103
cpu0->cpu0_ITLB LOAD         ACCESS:   10414348 HIT:   10414138 MISS:        210 MSHR_MERGE:        103
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 454.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19113027 HIT:   19019930 MISS:      93097 MSHR_MERGE:       7208
cpu0->cpu0_DTLB LOAD         ACCESS:   19113027 HIT:   19019930 MISS:      93097 MSHR_MERGE:       7208
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.71 cycles
cpu0->LLC TOTAL        ACCESS:     290903 HIT:     160680 MISS:     130223 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     151803 HIT:      53759 MISS:      98044 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        395 HIT:        151 MISS:        244 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40563 HIT:      13200 MISS:      27363 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      92787 HIT:      92715 MISS:         72 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       5355 HIT:        855 MISS:       4500 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.88 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        227
  ROW_BUFFER_MISS:     129922
  AVG DBUS CONGESTED CYCLE: 5.975
Channel 0 WQ ROW_BUFFER_HIT:       4574
  ROW_BUFFER_MISS:      60140
  FULL:          0
Channel 0 REFRESHES ISSUED:       8975

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        22696        13626        25390        23707
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4            7          189          819
  STLB miss resolved @ L2C                0            2            3           46          284
  STLB miss resolved @ LLC                0           16            7          239          970
  STLB miss resolved @ MEM                0           17           48          846         3962

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 29            0            0            1           55
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            0            1            2           46
  STLB miss resolved @ L2C                1            0            0            0            8
  STLB miss resolved @ LLC                1            2            0            1            8
  STLB miss resolved @ MEM                8            2            1            3          167
[2025-09-18 01:13:54] END   suite=cs trace=cloud9_phase0_core2 (rc=0)
