m255
K3
13
cModel Technology
Z0 dD:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\memory_test
T_opt
VQZAGUAz?2BAB3BWfDb`l=3
Z1 04 12 4 work mem_test_vtf fast 0
Z2 04 4 4 work glbl fast 0
=1-b8975a0ddffd-5164b817-c6-e40
Z3 o-quiet -auto_acc_if_foreign -work work -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip +acc
n@_opt
Z4 OE;O;10.1b;51
T_opt1
VnWzHXCnPP>D]@BHQb9o5k3
R1
R2
=1-b8975a0ddffd-5164b75c-d4-1944
R3
n@_opt1
R4
Z5 dD:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\memory_test
vcache
I2eV;R;h6M@6InzOgfZ<1D0
Vi2bODG2dcUL4k^GY7V`YF1
R5
w1365553652
8cache.v
Fcache.v
L0 33
Z6 OE;L;10.1b;51
r1
31
Z7 o-L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s100 54P0kNNeQ2QGUfkWVnA@i1
!s90 -reportprogress|300|cache.v|
!s108 1365555222.597000
!s107 cache.v|
!i10b 1
!s85 0
vglbl
IlN77838lTSOK8o;l=MSIc0
VM[9mS]S:KA1i4VeCMX35[3
R5
w1325912016
8D:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v
FD:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v
L0 5
R6
r1
31
R7
!s100 US6of7W;COLU=>D@U>:[Y0
!s90 -reportprogress|300|D:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v|
!i10b 1
!s85 0
!s108 1365555222.938000
!s107 D:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v|
vmem_test
IWaOjf>=1TEfUSg`=@lc0P2
VH<hQ^^7JTClF3YP=zOh`90
R5
w1365555176
8mem_test.v
Fmem_test.v
L0 11
R6
r1
31
R7
!s90 -reportprogress|300|mem_test.v|
!s100 z4K4<<mi5LL;Gl[<D4z2z3
!s108 1365555222.722000
!s107 mem_test.v|
!i10b 1
!s85 0
vmem_test_vtf
I`HS<76<E@I6e4URYk6diK3
V2YNa4E_8n03nMOZ7XoJo?1
R5
w1365555212
8mem_test_vtf.v
Fmem_test_vtf.v
L0 25
R6
r1
31
R7
!s90 -reportprogress|300|mem_test_vtf.v|
!s100 ?@793178<PGzV0MhP1;D?3
!s108 1365555222.828000
!s107 mem_test_vtf.v|
!i10b 1
!s85 0
vram
IS;mNHBhUj>n?AUcj9O9kE1
VXj2;MW^3ESl9fKET8o2H^3
R5
w1365128105
8Ram.v
FRam.v
L0 30
R6
r1
31
R7
!s100 eVSf8ZMbiz3UL66hIdg8E2
!s90 -reportprogress|300|Ram.v|
!s108 1365555222.458000
!s107 Ram.v|
!i10b 1
!s85 0
