$date
  Wed Apr  8 16:14:25 2015
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 9 ! instruction[8:0] $end
$var reg 1 " run $end
$var reg 1 # reset $end
$var reg 1 $ clock $end
$scope module dut $end
$var reg 9 % instruction[8:0] $end
$var reg 1 & run $end
$var reg 1 ' reset $end
$var reg 1 ( clock $end
$var reg 1 ) done $end
$var reg 2 * sel_alu[1:0] $end
$var reg 4 + sel_mux[3:0] $end
$var reg 10 , w[9:0] $end
$var reg 1 - fetch $end
$var reg 4 . state[3:0] $end
$var reg 10 / w_rx[9:0] $end
$var reg 10 0 w_ry[9:0] $end
$var reg 10 1 w_a[9:0] $end
$var reg 10 2 w_acc[9:0] $end
$var reg 4 3 sel_data_in[3:0] $end
$var reg 4 4 sel_acc[3:0] $end
$var reg 4 5 sel_rx[3:0] $end
$var reg 4 6 sel_ry[3:0] $end
$upscope $end
$enddefinitions $end
#0
b000000000 !
0"
0#
0$
b000000000 %
0&
0'
0(
U)
b00 *
bUUUU +
bUUUUUUUUUU ,
1-
b0000 .
b0000000001 /
b0000000001 0
b0100000000 1
b1000000000 2
b1001 3
b1000 4
b0000 5
b0000 6
#1000000
b101001010 !
1"
b101001010 %
1&
b01 *
b0000000010 /
b0000000100 0
b0001 5
b0001 6
#2000000
1$
1(
U)
0-
b0001 .
#3000000
0$
0(
#4000000
1$
1(
X)
bUUUU +
bUUUUUUUUUU ,
b0011 .
#5000000
0$
0(
#6000000
1$
1(
1)
1-
b0000 .
#7000000
0$
0(
#8000000
1$
1(
X)
0-
b0001 .
#9000000
b000001010 !
0$
b000001010 %
0(
b00 *
#10000000
1$
1(
b0100 .
#11000000
0$
0(
#12000000
1$
1(
bX001 +
b0X000000X0 ,
b1000 .
#13000000
0$
0(
#14000000
1$
1(
bX001 +
bX0000000X0 ,
b1001 .
#15000000
b101001010 !
0$
b101001010 %
0(
b01 *
#16000000
1$
1(
1)
b100X +
b0000000010 ,
1-
b0000 .
#17000000
0$
0(
#18000000
1$
1(
X)
0-
b0001 .
#19000000
0$
0(
#20000000
1$
1(
X)
b100X +
b0000000010 ,
b0011 .
#21000000
0$
0(
#22000000
1$
1(
1)
1-
b0000 .
#23000000
0$
0(
#24000000
1$
1(
X)
0-
b0001 .
#25000000
0$
0(
#26000000
1$
1(
X)
b100X +
b0000000010 ,
b0011 .
#27000000
0$
0(
#28000000
1$
1(
1)
1-
b0000 .
#29000000
0$
0(
