Version 4
SHEET 1 1612 1576
WIRE 368 -16 368 -64
WIRE 368 -16 304 -16
WIRE 576 -16 576 -64
WIRE 576 -16 512 -16
WIRE 304 0 304 -16
WIRE 512 0 512 -16
WIRE -464 16 -464 -16
WIRE -160 32 -160 -16
WIRE 128 80 64 80
WIRE 256 80 128 80
WIRE 464 80 256 80
WIRE 880 80 880 64
WIRE 1056 80 880 80
WIRE 880 96 880 80
WIRE -464 128 -464 96
WIRE 304 128 304 96
WIRE 512 128 512 96
WIRE 64 144 64 80
WIRE -160 160 -160 112
WIRE 1056 160 1056 144
WIRE 880 224 880 192
WIRE 1232 240 928 240
WIRE -448 256 -448 224
WIRE -160 272 -160 240
WIRE 64 272 64 224
WIRE -624 320 -624 288
WIRE 880 336 880 320
WIRE 912 336 880 336
WIRE -448 368 -448 336
WIRE 368 368 368 -16
WIRE 576 368 576 -16
WIRE 912 384 912 336
WIRE 912 384 880 384
WIRE -160 400 -160 352
WIRE 368 416 368 368
WIRE 400 416 368 416
WIRE 576 416 576 368
WIRE 608 416 576 416
WIRE -624 432 -624 400
WIRE 880 448 880 432
WIRE 976 448 880 448
WIRE 576 464 576 416
WIRE 784 464 576 464
WIRE 1232 464 1232 240
WIRE 368 496 368 416
WIRE 576 496 576 464
WIRE 784 496 784 464
WIRE 1280 544 1232 544
WIRE 240 576 176 576
WIRE 320 576 240 576
WIRE 528 576 320 576
WIRE 784 624 784 592
WIRE 880 624 880 448
WIRE 880 624 784 624
WIRE 176 640 176 576
WIRE 368 640 368 592
WIRE 576 640 576 592
WIRE 736 672 736 576
WIRE 176 768 176 720
WIRE 736 800 736 752
FLAG 304 48 0
FLAG 304 208 VDDby2
FLAG 512 48 0
FLAG 512 208 VDDby2
FLAG 64 272 0
FLAG 128 80 WL
FLAG 464 416 0
FLAG 672 416 0
FLAG 368 544 0
FLAG 576 544 0
FLAG 176 768 0
FLAG 240 576 Write
FLAG 368 640 0
FLAG -160 400 0
FLAG 368 368 bit1
FLAG 576 368 bit2
FLAG -160 160 0
FLAG -160 -16 VDDby2
FLAG -160 240 VDD
FLAG 576 720 0
FLAG 880 16 VDD
FLAG 880 -32 VDD
FLAG -624 432 0
FLAG -624 288 Phi1
FLAG -448 368 0
FLAG -448 224 phi2
FLAG 880 144 VDD
FLAG 880 272 VDD
FLAG 832 -16 phi1
FLAG 832 112 phi2
FLAG 1056 160 0
FLAG 832 352 VDDby2
FLAG 1104 400 VDD
FLAG -464 128 0
FLAG -464 -16 clock
FLAG 976 544 VDDby2
FLAG 1056 368 clock
FLAG 1104 592 0
FLAG 1280 544 Out
FLAG 784 544 0
FLAG 736 800 0
SYMBOL nmos4 256 0 R0
WINDOW 0 56 32 Invisible 0
WINDOW 3 56 72 Invisible 0
SYMATTR InstName M1
SYMATTR Value N_50n
SYMATTR Value2 l=50n w=250n
SYMBOL nmos4 464 0 R0
WINDOW 0 56 32 Invisible 0
WINDOW 3 56 72 Invisible 0
SYMATTR InstName M2
SYMATTR Value N_50n
SYMATTR Value2 l=50n w=250n
SYMBOL voltage 64 128 R0
WINDOW 3 -53 166 VLeft 0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 1.5 20n 10p)
SYMATTR InstName VWL
SYMBOL cap 672 400 R90
WINDOW 0 0 32 VBottom 0
WINDOW 3 38 33 VTop 0
SYMATTR InstName Cbit2
SYMATTR Value 200f
SYMBOL cap 464 400 R90
WINDOW 0 0 32 VBottom 0
WINDOW 3 39 34 VTop 0
SYMATTR InstName Cbit1
SYMATTR Value 200f
SYMBOL nmos4 320 496 R0
WINDOW 0 56 32 Invisible 0
WINDOW 3 56 72 Invisible 0
SYMATTR InstName M3
SYMATTR Value N_50n
SYMATTR Value2 l=50n w=2500n
SYMBOL nmos4 528 496 R0
WINDOW 0 56 32 Invisible 0
WINDOW 3 56 72 Invisible 0
SYMATTR InstName M4
SYMATTR Value N_50n
SYMATTR Value2 l=50n w=2500n
SYMBOL voltage 176 624 R0
WINDOW 3 -53 166 VLeft 0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 1.5 40n 10p 10p 20n)
SYMATTR InstName Vwrite
SYMBOL voltage -160 256 R0
WINDOW 0 45 42 Left 0
WINDOW 3 48 71 Left 0
SYMATTR InstName VDD
SYMATTR Value 1
SYMBOL voltage -160 16 R0
WINDOW 0 35 37 Left 0
WINDOW 3 37 72 Left 0
SYMATTR InstName VDDby2
SYMATTR Value 0.5
SYMBOL voltage 576 624 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value 1
SYMBOL mbit 304 128 R0
SYMATTR InstName X1
SYMBOL mbit 512 128 R0
SYMATTR InstName X2
SYMBOL pmos4 832 64 M180
WINDOW 0 56 32 Invisible 0
WINDOW 3 56 72 Invisible 0
SYMATTR InstName M7
SYMATTR Value P_50n
SYMATTR Value2 l=50n w=1u
SYMBOL voltage -624 304 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 -40 182 Left 0
SYMATTR Value PULSE(1 0 1n 10p 10p 4n 10n)
SYMATTR InstName Vphi1
SYMBOL voltage -448 240 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 -83 163 Left 0
SYMATTR Value PULSE 1 0 6n 10p 10p 4n 10n
SYMATTR InstName Vphi2
SYMBOL pmos4 832 192 M180
WINDOW 0 56 32 Invisible 0
WINDOW 3 56 72 Invisible 0
SYMATTR InstName M8
SYMATTR Value P_50n
SYMATTR Value2 l=50n w=1u
SYMBOL pmos4 928 320 R180
WINDOW 0 56 32 Invisible 0
WINDOW 3 56 72 Invisible 0
SYMATTR InstName M9
SYMATTR Value P_50n
SYMATTR Value2 l=50n w=1u
SYMBOL cap 1040 80 R0
SYMATTR InstName C1
SYMATTR Value 100f
SYMBOL pmos4 832 432 M180
WINDOW 0 56 32 Invisible 0
WINDOW 3 56 72 Invisible 0
SYMATTR InstName M10
SYMATTR Value P_50n
SYMATTR Value2 l=50n w=1u
SYMBOL Fig_17_16 1024 496 R0
SYMATTR InstName U1
SYMBOL voltage -464 0 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 -83 163 Left 0
SYMATTR Value PULSE 1 0 6n 10p 10p 4n 10n
SYMATTR InstName Vclock1
SYMBOL nmos4 736 496 R0
WINDOW 0 56 32 Invisible 0
WINDOW 3 56 72 Invisible 0
SYMATTR InstName M5
SYMATTR Value N_50n
SYMATTR Value2 l=50n w=250n
SYMBOL voltage 736 656 R0
WINDOW 3 -53 223 VLeft 0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 1.5 60n 10p 10p 2000n)
SYMATTR InstName Vread
TEXT -48 352 Left 0 !.lib cmosedu_models.txt
TEXT -48 328 Left 0 !.tran 0 2000n 0 uic
TEXT -48 376 Left 0 !.ic v(bit1)=0.5 v(bit2)=0.5
TEXT -344 504 Left 0 ;Note WL and Write voltages are \nat 1.5 V to fully turn-on the devices.
TEXT 344 672 Left 0 ;Erase
