// Seed: 1494608404
module module_0;
  wire id_1;
  wire id_2;
  wire id_4;
  module_3(
      id_4, id_2, id_2, id_1, id_4, id_2, id_4
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always_latch while (id_1) id_3.id_3 <= id_1;
  module_0();
endmodule
module module_2 (
    input tri id_0,
    input tri id_1
);
  assign id_3 = 1;
  wire id_4;
  wire id_5, id_6;
  module_0();
  wire id_7, id_8;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
