

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Sat Oct 18 21:54:05 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1731744184|  1940935096|  17.317 sec|  19.409 sec|  1731744185|  1940935097|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |                  |       |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |     Instance     | Module|     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |grp_conv1_fu_216  |conv1  |    16968849|   226159761|   0.170 sec|   2.262 sec|    16968849|   226159761|       no|
        |grp_conv2_fu_250  |conv2  |  1202718817|  1202718817|  12.027 sec|  12.027 sec|  1202718817|  1202718817|       no|
        |grp_conv3_fu_262  |conv3  |   493280161|   493280161|   4.933 sec|   4.933 sec|   493280161|   493280161|       no|
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                      |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1     |  12517568|  12517568|    195587|          -|          -|    64|        no|
        | + VITIS_LOOP_19_2    |    195585|    195585|       767|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_20_3  |       765|       765|         3|          -|          -|   255|        no|
        |- VITIS_LOOP_30_4     |   6258784|   6258784|    195587|          -|          -|    32|        no|
        | + VITIS_LOOP_31_5    |    195585|    195585|       767|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_32_6  |       765|       765|         3|          -|          -|   255|        no|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     480|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       38|    90|   30655|   21105|    0|
|Memory           |    11064|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     401|    -|
|Register         |        -|     -|     262|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |    11102|    90|   30917|   21986|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |     3854|     7|      13|      18|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |grp_conv1_fu_216                     |conv1                           |       38|  85|  29623|  19715|    0|
    |grp_conv2_fu_250                     |conv2                           |        0|   0|    311|    436|    0|
    |grp_conv3_fu_262                     |conv3                           |        0|   0|    366|    605|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U155  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U154     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U156   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                |       38|  90|  30655|  21105|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+
    |feat1_U  |feat1_RAM_AUTO_1R1W  |     7374|  0|   0|    0|  4161600|   32|     1|    133171200|
    |feat2_U  |feat2_RAM_AUTO_1R1W  |     3690|  0|   0|    0|  2080800|   32|     1|     66585600|
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+
    |Total    |                     |    11064|  0|   0|    0|  6242400|   64|     2|    199756800|
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_320_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln19_fu_368_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln20_fu_398_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln21_1_fu_382_p2   |         +|   0|  0|  29|          22|          22|
    |add_ln21_fu_335_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln30_fu_479_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln31_fu_527_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln32_fu_557_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln33_1_fu_541_p2   |         +|   0|  0|  28|          21|          21|
    |add_ln33_fu_494_p2     |         +|   0|  0|  23|          16|          16|
    |sub_ln21_1_fu_356_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln21_fu_304_p2     |         -|   0|  0|  23|          16|          16|
    |sub_ln33_1_fu_515_p2   |         -|   0|  0|  28|          21|          21|
    |sub_ln33_fu_463_p2     |         -|   0|  0|  22|          15|          15|
    |and_ln21_fu_438_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln33_fu_597_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_314_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln19_fu_362_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln20_fu_392_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln21_1_fu_428_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln21_fu_422_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln30_fu_473_p2    |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln31_fu_521_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln32_fu_551_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln33_1_fu_587_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln33_fu_581_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln21_fu_434_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_593_p2      |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 480|         306|         189|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  65|         15|    1|         15|
    |c_1_fu_134      |   9|          2|    6|         12|
    |c_fu_130        |   9|          2|    7|         14|
    |feat1_address0  |  26|          5|   22|        110|
    |feat1_ce0       |  20|          4|    1|          4|
    |feat1_d0        |  14|          3|   32|         96|
    |feat1_we0       |  14|          3|    1|          3|
    |feat2_address0  |  26|          5|   21|        105|
    |feat2_ce0       |  20|          4|    1|          4|
    |feat2_d0        |  14|          3|   32|         96|
    |feat2_we0       |  14|          3|    1|          3|
    |grp_fu_273_p0   |  14|          3|   32|         96|
    |grp_fu_736_ce   |  20|          4|    1|          4|
    |grp_fu_736_p0   |  20|          4|   32|        128|
    |grp_fu_736_p1   |  20|          4|   32|        128|
    |grp_fu_740_ce   |  20|          4|    1|          4|
    |grp_fu_740_p0   |  20|          4|   32|        128|
    |grp_fu_740_p1   |  20|          4|   32|        128|
    |x_1_reg_205     |   9|          2|    8|         16|
    |x_reg_183       |   9|          2|    8|         16|
    |y_1_reg_194     |   9|          2|    8|         16|
    |y_reg_172       |   9|          2|    8|         16|
    +----------------+----+-----------+-----+-----------+
    |Total           | 401|         84|  319|       1142|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln18_reg_618               |   7|   0|    7|          0|
    |add_ln19_reg_638               |   8|   0|    8|          0|
    |add_ln20_reg_651               |   8|   0|    8|          0|
    |add_ln30_reg_682               |   6|   0|    6|          0|
    |add_ln31_reg_700               |   8|   0|    8|          0|
    |add_ln32_reg_713               |   8|   0|    8|          0|
    |ap_CS_fsm                      |  14|   0|   14|          0|
    |c_1_fu_134                     |   6|   0|    6|          0|
    |c_fu_130                       |   7|   0|    7|          0|
    |empty_reg_687                  |  32|   0|   32|          0|
    |feat1_addr_reg_643             |  22|   0|   22|          0|
    |feat2_addr_reg_705             |  21|   0|   21|          0|
    |grp_conv1_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_fu_250_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv3_fu_262_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln21_1_reg_666            |   1|   0|    1|          0|
    |icmp_ln21_reg_661              |   1|   0|    1|          0|
    |icmp_ln33_1_reg_728            |   1|   0|    1|          0|
    |icmp_ln33_reg_723              |   1|   0|    1|          0|
    |sext_ln18_reg_610              |  17|   0|   17|          0|
    |sext_ln30_reg_674              |  16|   0|   16|          0|
    |sub_ln21_1_reg_630             |  22|   0|   22|          0|
    |sub_ln33_1_reg_692             |  21|   0|   21|          0|
    |x_1_reg_205                    |   8|   0|    8|          0|
    |x_reg_183                      |   8|   0|    8|          0|
    |y_1_reg_194                    |   8|   0|    8|          0|
    |y_reg_172                      |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 262|   0|  262|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
|conv2_weights_address0  |  out|   11|   ap_memory|  conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|  conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|  conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|   conv2_biases|         array|
|conv3_weights_address0  |  out|   10|   ap_memory|  conv3_weights|         array|
|conv3_weights_ce0       |  out|    1|   ap_memory|  conv3_weights|         array|
|conv3_weights_q0        |   in|   32|   ap_memory|  conv3_weights|         array|
|conv3_biases            |   in|   32|     ap_none|   conv3_biases|       pointer|
|output_ftmap_address0   |  out|   16|   ap_memory|   output_ftmap|         array|
|output_ftmap_ce0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_we0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_d0         |  out|   32|   ap_memory|   output_ftmap|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 14 10 
10 --> 11 9 
11 --> 12 10 
12 --> 13 
13 --> 11 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %out_tile, i32 %in_tile_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_1, i32 %conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w, i32 %feat1" [src/srcnn.cpp:17]   --->   Operation 16 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 0, i7 %c" [src/srcnn.cpp:18]   --->   Operation 17 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_23" [src/srcnn.cpp:3]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_22, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %out_tile, i32 %in_tile_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_1, i32 %conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w, i32 %feat1" [src/srcnn.cpp:17]   --->   Operation 35 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_2" [src/srcnn.cpp:18]   --->   Operation 36 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c_2 = load i7 %c" [src/srcnn.cpp:18]   --->   Operation 37 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %c_2" [src/srcnn.cpp:21]   --->   Operation 38 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %c_2, i8 0" [src/srcnn.cpp:21]   --->   Operation 39 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i15 %tmp_4" [src/srcnn.cpp:21]   --->   Operation 40 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.84ns)   --->   "%sub_ln21 = sub i16 %zext_ln21_1, i16 %zext_ln21" [src/srcnn.cpp:21]   --->   Operation 41 'sub' 'sub_ln21' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %sub_ln21" [src/srcnn.cpp:18]   --->   Operation 42 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.77ns)   --->   "%icmp_ln18 = icmp_eq  i7 %c_2, i7 64" [src/srcnn.cpp:18]   --->   Operation 43 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.77ns)   --->   "%add_ln18 = add i7 %c_2, i7 1" [src/srcnn.cpp:18]   --->   Operation 44 'add' 'add_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_19_2.split, void %for.end25" [src/srcnn.cpp:18]   --->   Operation 45 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:18]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/srcnn.cpp:18]   --->   Operation 47 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln19 = br void %VITIS_LOOP_20_3" [src/srcnn.cpp:19]   --->   Operation 48 'br' 'br_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1"   --->   Operation 49 'alloca' 'c_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2" [src/srcnn.cpp:29]   --->   Operation 50 'call' 'call_ln29' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln30 = store i6 0, i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 51 'store' 'store_ln30' <Predicate = (icmp_ln18)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%y = phi i8 %add_ln19, void %for.inc20, i8 0, void %VITIS_LOOP_19_2.split" [src/srcnn.cpp:19]   --->   Operation 52 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i8 %y" [src/srcnn.cpp:21]   --->   Operation 53 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln21 = add i17 %sext_ln18, i17 %zext_ln21_2" [src/srcnn.cpp:21]   --->   Operation 54 'add' 'add_ln21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i17 %add_ln21" [src/srcnn.cpp:21]   --->   Operation 55 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i17 %add_ln21" [src/srcnn.cpp:21]   --->   Operation 56 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln21, i8 0" [src/srcnn.cpp:21]   --->   Operation 57 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.91ns)   --->   "%sub_ln21_1 = sub i22 %p_shl1, i22 %sext_ln21" [src/srcnn.cpp:21]   --->   Operation 58 'sub' 'sub_ln21_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.76ns)   --->   "%icmp_ln19 = icmp_eq  i8 %y, i8 255" [src/srcnn.cpp:19]   --->   Operation 59 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln19 = add i8 %y, i8 1" [src/srcnn.cpp:19]   --->   Operation 60 'add' 'add_ln19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %VITIS_LOOP_20_3.split, void %for.inc23" [src/srcnn.cpp:19]   --->   Operation 61 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:19]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/srcnn.cpp:19]   --->   Operation 63 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln20 = br void %for.body8" [src/srcnn.cpp:20]   --->   Operation 64 'br' 'br_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 %add_ln18, i7 %c" [src/srcnn.cpp:18]   --->   Operation 65 'store' 'store_ln18' <Predicate = (icmp_ln19)> <Delay = 0.42>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_2" [src/srcnn.cpp:18]   --->   Operation 66 'br' 'br_ln18' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%x = phi i8 0, void %VITIS_LOOP_20_3.split, i8 %add_ln20, void %for.inc" [src/srcnn.cpp:20]   --->   Operation 67 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i8 %x" [src/srcnn.cpp:21]   --->   Operation 68 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.91ns)   --->   "%add_ln21_1 = add i22 %sub_ln21_1, i22 %zext_ln21_3" [src/srcnn.cpp:21]   --->   Operation 69 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i22 %add_ln21_1" [src/srcnn.cpp:21]   --->   Operation 70 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln21_4" [src/srcnn.cpp:21]   --->   Operation 71 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.76ns)   --->   "%icmp_ln20 = icmp_eq  i8 %x, i8 255" [src/srcnn.cpp:20]   --->   Operation 72 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.76ns)   --->   "%add_ln20 = add i8 %x, i8 1" [src/srcnn.cpp:20]   --->   Operation 73 'add' 'add_ln20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.body8.split, void %for.inc20" [src/srcnn.cpp:20]   --->   Operation 74 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/srcnn.cpp:21]   --->   Operation 75 'load' 'feat1_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln19 = br void %VITIS_LOOP_20_3" [src/srcnn.cpp:19]   --->   Operation 76 'br' 'br_ln19' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.01>
ST_6 : Operation 77 [1/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/srcnn.cpp:21]   --->   Operation 77 'load' 'feat1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %feat1_load" [src/srcnn.cpp:21]   --->   Operation 78 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21, i32 23, i32 30" [src/srcnn.cpp:21]   --->   Operation 79 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i32 %bitcast_ln21" [src/srcnn.cpp:21]   --->   Operation 80 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.76ns)   --->   "%icmp_ln21 = icmp_ne  i8 %tmp, i8 255" [src/srcnn.cpp:21]   --->   Operation 81 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.92ns)   --->   "%icmp_ln21_1 = icmp_eq  i23 %trunc_ln21_1, i23 0" [src/srcnn.cpp:21]   --->   Operation 82 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.42ns)   --->   Input mux for Operation 83 '%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0'
ST_6 : Operation 83 [2/2] (2.35ns)   --->   "%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0" [src/srcnn.cpp:21]   --->   Operation 83 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:20]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/srcnn.cpp:20]   --->   Operation 85 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%or_ln21 = or i1 %icmp_ln21_1, i1 %icmp_ln21" [src/srcnn.cpp:21]   --->   Operation 86 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0" [src/srcnn.cpp:21]   --->   Operation 87 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln21 = and i1 %or_ln21, i1 %tmp_1" [src/srcnn.cpp:21]   --->   Operation 88 'and' 'and_ln21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void %for.inc, void %if.then" [src/srcnn.cpp:21]   --->   Operation 89 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln22 = store i32 0, i22 %feat1_addr" [src/srcnn.cpp:22]   --->   Operation 90 'store' 'store_ln22' <Predicate = (and_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [src/srcnn.cpp:23]   --->   Operation 91 'br' 'br_ln23' <Predicate = (and_ln21)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body8" [src/srcnn.cpp:20]   --->   Operation 92 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2" [src/srcnn.cpp:29]   --->   Operation 93 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_5" [src/srcnn.cpp:30]   --->   Operation 94 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.83>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%c_3 = load i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 95 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %c_3" [src/srcnn.cpp:33]   --->   Operation 96 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %c_3, i8 0" [src/srcnn.cpp:33]   --->   Operation 97 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i14 %tmp_5" [src/srcnn.cpp:33]   --->   Operation 98 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.83ns)   --->   "%sub_ln33 = sub i15 %zext_ln33_1, i15 %zext_ln33" [src/srcnn.cpp:33]   --->   Operation 99 'sub' 'sub_ln33' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i15 %sub_ln33" [src/srcnn.cpp:30]   --->   Operation 100 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.78ns)   --->   "%icmp_ln30 = icmp_eq  i6 %c_3, i6 32" [src/srcnn.cpp:30]   --->   Operation 101 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln30 = add i6 %c_3, i6 1" [src/srcnn.cpp:30]   --->   Operation 102 'add' 'add_ln30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %VITIS_LOOP_31_5.split, void %for.end64" [src/srcnn.cpp:30]   --->   Operation 103 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:30]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/srcnn.cpp:30]   --->   Operation 105 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6" [src/srcnn.cpp:31]   --->   Operation 106 'br' 'br_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 107 'read' 'conv3_biases_read' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %conv3_biases_read"   --->   Operation 108 'bitcast' 'empty' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2" [src/srcnn.cpp:41]   --->   Operation 109 'call' 'call_ln41' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.74>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%y_1 = phi i8 %add_ln31, void %for.inc59, i8 0, void %VITIS_LOOP_31_5.split" [src/srcnn.cpp:31]   --->   Operation 110 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i8 %y_1" [src/srcnn.cpp:33]   --->   Operation 111 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.84ns)   --->   "%add_ln33 = add i16 %sext_ln30, i16 %zext_ln33_2" [src/srcnn.cpp:33]   --->   Operation 112 'add' 'add_ln33' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %add_ln33" [src/srcnn.cpp:33]   --->   Operation 113 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i16 %add_ln33" [src/srcnn.cpp:33]   --->   Operation 114 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33, i8 0" [src/srcnn.cpp:33]   --->   Operation 115 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.90ns)   --->   "%sub_ln33_1 = sub i21 %p_shl3, i21 %sext_ln33" [src/srcnn.cpp:33]   --->   Operation 116 'sub' 'sub_ln33_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %y_1, i8 255" [src/srcnn.cpp:31]   --->   Operation 117 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.76ns)   --->   "%add_ln31 = add i8 %y_1, i8 1" [src/srcnn.cpp:31]   --->   Operation 118 'add' 'add_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_6.split, void %for.inc62" [src/srcnn.cpp:31]   --->   Operation 119 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:31]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/srcnn.cpp:31]   --->   Operation 121 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body40" [src/srcnn.cpp:32]   --->   Operation 122 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_10 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln30 = store i6 %add_ln30, i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 123 'store' 'store_ln30' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_5" [src/srcnn.cpp:30]   --->   Operation 124 'br' 'br_ln30' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.14>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%x_1 = phi i8 0, void %VITIS_LOOP_32_6.split, i8 %add_ln32, void %for.inc56" [src/srcnn.cpp:32]   --->   Operation 125 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i8 %x_1" [src/srcnn.cpp:33]   --->   Operation 126 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.90ns)   --->   "%add_ln33_1 = add i21 %sub_ln33_1, i21 %zext_ln33_3" [src/srcnn.cpp:33]   --->   Operation 127 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i21 %add_ln33_1" [src/srcnn.cpp:33]   --->   Operation 128 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln33_4" [src/srcnn.cpp:33]   --->   Operation 129 'getelementptr' 'feat2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %x_1, i8 255" [src/srcnn.cpp:32]   --->   Operation 130 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %x_1, i8 1" [src/srcnn.cpp:32]   --->   Operation 131 'add' 'add_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body40.split, void %for.inc59" [src/srcnn.cpp:32]   --->   Operation 132 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [2/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/srcnn.cpp:33]   --->   Operation 133 'load' 'feat2_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6" [src/srcnn.cpp:31]   --->   Operation 134 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 4.01>
ST_12 : Operation 135 [1/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/srcnn.cpp:33]   --->   Operation 135 'load' 'feat2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %feat2_load" [src/srcnn.cpp:33]   --->   Operation 136 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33, i32 23, i32 30" [src/srcnn.cpp:33]   --->   Operation 137 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %bitcast_ln33" [src/srcnn.cpp:33]   --->   Operation 138 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.76ns)   --->   "%icmp_ln33 = icmp_ne  i8 %tmp_2, i8 255" [src/srcnn.cpp:33]   --->   Operation 139 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.92ns)   --->   "%icmp_ln33_1 = icmp_eq  i23 %trunc_ln33_1, i23 0" [src/srcnn.cpp:33]   --->   Operation 140 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.42ns)   --->   Input mux for Operation 141 '%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0'
ST_12 : Operation 141 [2/2] (2.35ns)   --->   "%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0" [src/srcnn.cpp:33]   --->   Operation 141 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 4.30>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:32]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/srcnn.cpp:32]   --->   Operation 143 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, i1 %icmp_ln33" [src/srcnn.cpp:33]   --->   Operation 144 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0" [src/srcnn.cpp:33]   --->   Operation 145 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %or_ln33, i1 %tmp_3" [src/srcnn.cpp:33]   --->   Operation 146 'and' 'and_ln33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %and_ln33, void %for.inc56, void %if.then48" [src/srcnn.cpp:33]   --->   Operation 147 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln34 = store i32 0, i21 %feat2_addr" [src/srcnn.cpp:34]   --->   Operation 148 'store' 'store_ln34' <Predicate = (and_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc56" [src/srcnn.cpp:35]   --->   Operation 149 'br' 'br_ln35' <Predicate = (and_ln33)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body40" [src/srcnn.cpp:32]   --->   Operation 150 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2" [src/srcnn.cpp:41]   --->   Operation 151 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [src/srcnn.cpp:42]   --->   Operation 152 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_tile]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ in_tile_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_w_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_w_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_w_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_w_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_w_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_w_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_w_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_w_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ feat1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ feat2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                      (alloca           ) [ 011111110000000]
store_ln18             (store            ) [ 000000000000000]
spectopmodule_ln3      (spectopmodule    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
call_ln17              (call             ) [ 000000000000000]
br_ln18                (br               ) [ 000000000000000]
c_2                    (load             ) [ 000000000000000]
zext_ln21              (zext             ) [ 000000000000000]
tmp_4                  (bitconcatenate   ) [ 000000000000000]
zext_ln21_1            (zext             ) [ 000000000000000]
sub_ln21               (sub              ) [ 000000000000000]
sext_ln18              (sext             ) [ 000011110000000]
icmp_ln18              (icmp             ) [ 000111110000000]
add_ln18               (add              ) [ 000011110000000]
br_ln18                (br               ) [ 000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 000000000000000]
specloopname_ln18      (specloopname     ) [ 000000000000000]
br_ln19                (br               ) [ 000111110000000]
c_1                    (alloca           ) [ 000111111111110]
store_ln30             (store            ) [ 000000000000000]
y                      (phi              ) [ 000010000000000]
zext_ln21_2            (zext             ) [ 000000000000000]
add_ln21               (add              ) [ 000000000000000]
sext_ln21              (sext             ) [ 000000000000000]
trunc_ln21             (trunc            ) [ 000000000000000]
p_shl1                 (bitconcatenate   ) [ 000000000000000]
sub_ln21_1             (sub              ) [ 000001110000000]
icmp_ln19              (icmp             ) [ 000111110000000]
add_ln19               (add              ) [ 000111110000000]
br_ln19                (br               ) [ 000000000000000]
speclooptripcount_ln19 (speclooptripcount) [ 000000000000000]
specloopname_ln19      (specloopname     ) [ 000000000000000]
br_ln20                (br               ) [ 000111110000000]
store_ln18             (store            ) [ 000000000000000]
br_ln18                (br               ) [ 000000000000000]
x                      (phi              ) [ 000001000000000]
zext_ln21_3            (zext             ) [ 000000000000000]
add_ln21_1             (add              ) [ 000000000000000]
zext_ln21_4            (zext             ) [ 000000000000000]
feat1_addr             (getelementptr    ) [ 000000110000000]
icmp_ln20              (icmp             ) [ 000111110000000]
add_ln20               (add              ) [ 000111110000000]
br_ln20                (br               ) [ 000000000000000]
br_ln19                (br               ) [ 000111110000000]
feat1_load             (load             ) [ 000000010000000]
bitcast_ln21           (bitcast          ) [ 000000000000000]
tmp                    (partselect       ) [ 000000000000000]
trunc_ln21_1           (trunc            ) [ 000000000000000]
icmp_ln21              (icmp             ) [ 000000010000000]
icmp_ln21_1            (icmp             ) [ 000000010000000]
speclooptripcount_ln20 (speclooptripcount) [ 000000000000000]
specloopname_ln20      (specloopname     ) [ 000000000000000]
or_ln21                (or               ) [ 000000000000000]
tmp_1                  (fcmp             ) [ 000000000000000]
and_ln21               (and              ) [ 000111110000000]
br_ln21                (br               ) [ 000000000000000]
store_ln22             (store            ) [ 000000000000000]
br_ln23                (br               ) [ 000000000000000]
br_ln20                (br               ) [ 000111110000000]
call_ln29              (call             ) [ 000000000000000]
br_ln30                (br               ) [ 000000000000000]
c_3                    (load             ) [ 000000000000000]
zext_ln33              (zext             ) [ 000000000000000]
tmp_5                  (bitconcatenate   ) [ 000000000000000]
zext_ln33_1            (zext             ) [ 000000000000000]
sub_ln33               (sub              ) [ 000000000000000]
sext_ln30              (sext             ) [ 000000000011110]
icmp_ln30              (icmp             ) [ 000000000111110]
add_ln30               (add              ) [ 000000000011110]
br_ln30                (br               ) [ 000000000000000]
speclooptripcount_ln30 (speclooptripcount) [ 000000000000000]
specloopname_ln30      (specloopname     ) [ 000000000000000]
br_ln31                (br               ) [ 000000000111110]
conv3_biases_read      (read             ) [ 000000000000000]
empty                  (bitcast          ) [ 000000000000001]
y_1                    (phi              ) [ 000000000010000]
zext_ln33_2            (zext             ) [ 000000000000000]
add_ln33               (add              ) [ 000000000000000]
sext_ln33              (sext             ) [ 000000000000000]
trunc_ln33             (trunc            ) [ 000000000000000]
p_shl3                 (bitconcatenate   ) [ 000000000000000]
sub_ln33_1             (sub              ) [ 000000000001110]
icmp_ln31              (icmp             ) [ 000000000111110]
add_ln31               (add              ) [ 000000000111110]
br_ln31                (br               ) [ 000000000000000]
speclooptripcount_ln31 (speclooptripcount) [ 000000000000000]
specloopname_ln31      (specloopname     ) [ 000000000000000]
br_ln32                (br               ) [ 000000000111110]
store_ln30             (store            ) [ 000000000000000]
br_ln30                (br               ) [ 000000000000000]
x_1                    (phi              ) [ 000000000001000]
zext_ln33_3            (zext             ) [ 000000000000000]
add_ln33_1             (add              ) [ 000000000000000]
zext_ln33_4            (zext             ) [ 000000000000000]
feat2_addr             (getelementptr    ) [ 000000000000110]
icmp_ln32              (icmp             ) [ 000000000111110]
add_ln32               (add              ) [ 000000000111110]
br_ln32                (br               ) [ 000000000000000]
br_ln31                (br               ) [ 000000000111110]
feat2_load             (load             ) [ 000000000000010]
bitcast_ln33           (bitcast          ) [ 000000000000000]
tmp_2                  (partselect       ) [ 000000000000000]
trunc_ln33_1           (trunc            ) [ 000000000000000]
icmp_ln33              (icmp             ) [ 000000000000010]
icmp_ln33_1            (icmp             ) [ 000000000000010]
speclooptripcount_ln32 (speclooptripcount) [ 000000000000000]
specloopname_ln32      (specloopname     ) [ 000000000000000]
or_ln33                (or               ) [ 000000000000000]
tmp_3                  (fcmp             ) [ 000000000000000]
and_ln33               (and              ) [ 000000000111110]
br_ln33                (br               ) [ 000000000000000]
store_ln34             (store            ) [ 000000000000000]
br_ln35                (br               ) [ 000000000000000]
br_ln32                (br               ) [ 000000000111110]
call_ln41              (call             ) [ 000000000000000]
ret_ln42               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_tile">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_tile"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_tile_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_tile_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="feat1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="feat2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="c_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="c_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv3_biases_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="feat1_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="22" slack="0"/>
<pin id="148" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat1_addr/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="22" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="feat1_load/5 store_ln22/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="feat2_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="21" slack="0"/>
<pin id="162" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat2_addr/11 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="21" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="feat2_load/11 store_ln34/13 "/>
</bind>
</comp>

<comp id="172" class="1005" name="y_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="y_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="x_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="x_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="194" class="1005" name="y_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="y_1_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/10 "/>
</bind>
</comp>

<comp id="205" class="1005" name="x_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="x_1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_conv1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="32" slack="0"/>
<pin id="221" dir="0" index="4" bw="32" slack="0"/>
<pin id="222" dir="0" index="5" bw="32" slack="0"/>
<pin id="223" dir="0" index="6" bw="32" slack="0"/>
<pin id="224" dir="0" index="7" bw="32" slack="0"/>
<pin id="225" dir="0" index="8" bw="32" slack="0"/>
<pin id="226" dir="0" index="9" bw="32" slack="0"/>
<pin id="227" dir="0" index="10" bw="32" slack="0"/>
<pin id="228" dir="0" index="11" bw="32" slack="0"/>
<pin id="229" dir="0" index="12" bw="32" slack="0"/>
<pin id="230" dir="0" index="13" bw="32" slack="0"/>
<pin id="231" dir="0" index="14" bw="32" slack="0"/>
<pin id="232" dir="0" index="15" bw="32" slack="0"/>
<pin id="233" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_conv2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="0" index="3" bw="32" slack="0"/>
<pin id="255" dir="0" index="4" bw="32" slack="0"/>
<pin id="256" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_conv3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="32" slack="0"/>
<pin id="267" dir="0" index="4" bw="32" slack="0"/>
<pin id="268" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/6 tmp_3/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln18_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="c_2_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="2"/>
<pin id="287" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln21_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln21_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="15" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sub_ln21_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln18_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln18_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln18_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln30_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln21_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln21_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln21_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="17" slack="0"/>
<pin id="342" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln21_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="17" slack="0"/>
<pin id="346" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_shl1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="22" slack="0"/>
<pin id="350" dir="0" index="1" bw="14" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sub_ln21_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="22" slack="0"/>
<pin id="358" dir="0" index="1" bw="17" slack="0"/>
<pin id="359" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21_1/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln19_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln19_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln18_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="1"/>
<pin id="376" dir="0" index="1" bw="7" slack="3"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln21_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_3/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln21_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="22" slack="1"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln21_4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="22" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_4/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln20_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln20_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="bitcast_ln21_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln21_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln21_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln21_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="23" slack="0"/>
<pin id="430" dir="0" index="1" bw="23" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln21_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="1" slack="1"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="and_ln21_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="c_3_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="2"/>
<pin id="446" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln33_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="14" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln33_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="14" slack="0"/>
<pin id="461" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sub_ln33_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="14" slack="0"/>
<pin id="465" dir="0" index="1" bw="6" slack="0"/>
<pin id="466" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln30_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="15" slack="0"/>
<pin id="471" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln30_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="0"/>
<pin id="475" dir="0" index="1" bw="6" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln30_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="empty_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln33_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln33_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="15" slack="1"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln33_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln33_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="0"/>
<pin id="505" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_shl3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="21" slack="0"/>
<pin id="509" dir="0" index="1" bw="13" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/10 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_ln33_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="21" slack="0"/>
<pin id="517" dir="0" index="1" bw="16" slack="0"/>
<pin id="518" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_1/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln31_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/10 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln31_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln30_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="1"/>
<pin id="535" dir="0" index="1" bw="6" slack="3"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/10 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln33_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln33_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="21" slack="1"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/11 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln33_4_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="21" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_4/11 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln32_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/11 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln32_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="563" class="1004" name="bitcast_ln33_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/12 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="0" index="3" bw="6" slack="0"/>
<pin id="572" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln33_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_1/12 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln33_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/12 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln33_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="23" slack="0"/>
<pin id="589" dir="0" index="1" bw="23" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/12 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln33_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="0" index="1" bw="1" slack="1"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/13 "/>
</bind>
</comp>

<comp id="597" class="1004" name="and_ln33_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/13 "/>
</bind>
</comp>

<comp id="603" class="1005" name="c_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="610" class="1005" name="sext_ln18_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="17" slack="1"/>
<pin id="612" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="618" class="1005" name="add_ln18_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="1"/>
<pin id="620" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="623" class="1005" name="c_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="sub_ln21_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="22" slack="1"/>
<pin id="632" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln21_1 "/>
</bind>
</comp>

<comp id="638" class="1005" name="add_ln19_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="643" class="1005" name="feat1_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="22" slack="1"/>
<pin id="645" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="feat1_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln20_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="656" class="1005" name="feat1_load_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feat1_load "/>
</bind>
</comp>

<comp id="661" class="1005" name="icmp_ln21_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln21_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="sext_ln30_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="682" class="1005" name="add_ln30_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="1"/>
<pin id="684" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="687" class="1005" name="empty_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="692" class="1005" name="sub_ln33_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="21" slack="1"/>
<pin id="694" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln31_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="705" class="1005" name="feat2_addr_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="21" slack="1"/>
<pin id="707" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="feat2_addr "/>
</bind>
</comp>

<comp id="713" class="1005" name="add_ln32_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="718" class="1005" name="feat2_load_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feat2_load "/>
</bind>
</comp>

<comp id="723" class="1005" name="icmp_ln33_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="728" class="1005" name="icmp_ln33_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33_1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="739" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_6/6 acc_7/10 acc_8/14 acc_9/18 acc_10/22 acc_11/26 acc_12/30 acc_13/34 acc_14/38 acc_5/11 acc_1/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="742" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="743" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_16/4 mul_2/5 mul_3/6 mul_4/7 mul_5/8 mul_6/9 mul_7/10 mul_8/11 mul/8 mul/8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="120" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="96" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="106" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="96" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="106" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="216" pin=7"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="216" pin=8"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="216" pin=9"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="216" pin=10"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="216" pin=11"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="216" pin=12"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="216" pin=13"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="216" pin=14"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="216" pin=15"/></net>

<net id="257"><net_src comp="82" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="250" pin=4"/></net>

<net id="269"><net_src comp="122" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="277"><net_src comp="151" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="106" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="165" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="66" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="285" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="288" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="285" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="285" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="84" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="176" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="86" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="340" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="176" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="88" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="176" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="90" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="381"><net_src comp="187" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="396"><net_src comp="187" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="88" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="187" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="90" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="151" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="98" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="100" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="102" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="404" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="408" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="88" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="418" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="104" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="442"><net_src comp="434" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="273" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="110" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="444" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="68" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="447" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="444" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="112" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="444" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="114" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="138" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="493"><net_src comp="198" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="494" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="494" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="124" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="68" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="499" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="198" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="88" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="198" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="90" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="540"><net_src comp="209" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="555"><net_src comp="209" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="88" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="209" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="90" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="165" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="98" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="100" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="102" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="580"><net_src comp="563" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="567" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="577" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="104" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="601"><net_src comp="593" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="273" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="130" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="613"><net_src comp="310" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="621"><net_src comp="320" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="626"><net_src comp="134" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="633"><net_src comp="356" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="641"><net_src comp="368" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="646"><net_src comp="144" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="654"><net_src comp="398" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="659"><net_src comp="151" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="664"><net_src comp="422" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="669"><net_src comp="428" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="677"><net_src comp="469" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="685"><net_src comp="479" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="690"><net_src comp="485" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="695"><net_src comp="515" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="703"><net_src comp="527" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="708"><net_src comp="158" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="716"><net_src comp="557" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="721"><net_src comp="165" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="726"><net_src comp="581" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="731"><net_src comp="587" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="593" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_ftmap | {9 14 }
	Port: out_tile | {1 2 }
	Port: in_tile_0 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_w_8 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_w_7 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_w_6 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_w_5 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_w_4 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_w_3 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_w_2 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_w_1 | {1 2 }
	Port: conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w | {1 2 }
	Port: feat1 | {1 2 7 }
	Port: feat2 | {3 8 13 }
 - Input state : 
	Port: srcnn : input_ftmap | {1 2 }
	Port: srcnn : conv1_weights | {1 2 }
	Port: srcnn : conv1_biases | {1 2 }
	Port: srcnn : conv2_weights | {3 8 }
	Port: srcnn : conv2_biases | {3 8 }
	Port: srcnn : conv3_weights | {9 14 }
	Port: srcnn : conv3_biases | {9 }
	Port: srcnn : out_tile | {1 2 }
	Port: srcnn : in_tile_0 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_w_8 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_w_7 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_w_6 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_w_5 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_w_4 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_w_3 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_w_2 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_w_1 | {1 2 }
	Port: srcnn : conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w | {1 2 }
	Port: srcnn : feat1 | {3 5 6 8 }
	Port: srcnn : feat2 | {9 11 12 14 }
  - Chain level:
	State 1
		store_ln18 : 1
	State 2
	State 3
		zext_ln21 : 1
		tmp_4 : 1
		zext_ln21_1 : 2
		sub_ln21 : 3
		sext_ln18 : 4
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		store_ln30 : 1
	State 4
		zext_ln21_2 : 1
		add_ln21 : 2
		sext_ln21 : 3
		trunc_ln21 : 3
		p_shl1 : 4
		sub_ln21_1 : 5
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
	State 5
		zext_ln21_3 : 1
		add_ln21_1 : 2
		zext_ln21_4 : 3
		feat1_addr : 4
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		feat1_load : 5
	State 6
		bitcast_ln21 : 1
		tmp : 2
		trunc_ln21_1 : 2
		icmp_ln21 : 3
		icmp_ln21_1 : 3
		tmp_1 : 1
	State 7
		and_ln21 : 1
		br_ln21 : 1
	State 8
	State 9
		zext_ln33 : 1
		tmp_5 : 1
		zext_ln33_1 : 2
		sub_ln33 : 3
		sext_ln30 : 4
		icmp_ln30 : 1
		add_ln30 : 1
		br_ln30 : 2
		call_ln41 : 1
	State 10
		zext_ln33_2 : 1
		add_ln33 : 2
		sext_ln33 : 3
		trunc_ln33 : 3
		p_shl3 : 4
		sub_ln33_1 : 5
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
	State 11
		zext_ln33_3 : 1
		add_ln33_1 : 2
		zext_ln33_4 : 3
		feat2_addr : 4
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
		feat2_load : 5
	State 12
		bitcast_ln33 : 1
		tmp_2 : 2
		trunc_ln33_1 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		tmp_3 : 1
	State 13
		and_ln33 : 1
		br_ln33 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        grp_conv1_fu_216       |    95   | 67.8649 |  24653  |  14797  |
|   call   |        grp_conv2_fu_250       |    5    |  1.708  |   783   |   705   |
|          |        grp_conv3_fu_262       |    5    |  1.281  |   838   |   840   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_736          |    2    |    0    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_740          |    3    |    0    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        add_ln18_fu_320        |    0    |    0    |    0    |    14   |
|          |        add_ln21_fu_335        |    0    |    0    |    0    |    23   |
|          |        add_ln19_fu_368        |    0    |    0    |    0    |    15   |
|          |       add_ln21_1_fu_382       |    0    |    0    |    0    |    29   |
|    add   |        add_ln20_fu_398        |    0    |    0    |    0    |    15   |
|          |        add_ln30_fu_479        |    0    |    0    |    0    |    13   |
|          |        add_ln33_fu_494        |    0    |    0    |    0    |    22   |
|          |        add_ln31_fu_527        |    0    |    0    |    0    |    15   |
|          |       add_ln33_1_fu_541       |    0    |    0    |    0    |    28   |
|          |        add_ln32_fu_557        |    0    |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        icmp_ln18_fu_314       |    0    |    0    |    0    |    14   |
|          |        icmp_ln19_fu_362       |    0    |    0    |    0    |    15   |
|          |        icmp_ln20_fu_392       |    0    |    0    |    0    |    15   |
|          |        icmp_ln21_fu_422       |    0    |    0    |    0    |    15   |
|   icmp   |       icmp_ln21_1_fu_428      |    0    |    0    |    0    |    30   |
|          |        icmp_ln30_fu_473       |    0    |    0    |    0    |    13   |
|          |        icmp_ln31_fu_521       |    0    |    0    |    0    |    15   |
|          |        icmp_ln32_fu_551       |    0    |    0    |    0    |    15   |
|          |        icmp_ln33_fu_581       |    0    |    0    |    0    |    15   |
|          |       icmp_ln33_1_fu_587      |    0    |    0    |    0    |    30   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        sub_ln21_fu_304        |    0    |    0    |    0    |    22   |
|    sub   |       sub_ln21_1_fu_356       |    0    |    0    |    0    |    29   |
|          |        sub_ln33_fu_463        |    0    |    0    |    0    |    21   |
|          |       sub_ln33_1_fu_515       |    0    |    0    |    0    |    28   |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |         or_ln21_fu_434        |    0    |    0    |    0    |    2    |
|          |         or_ln33_fu_593        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|    and   |        and_ln21_fu_438        |    0    |    0    |    0    |    2    |
|          |        and_ln33_fu_597        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   | conv3_biases_read_read_fu_138 |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_273          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        zext_ln21_fu_288       |    0    |    0    |    0    |    0    |
|          |       zext_ln21_1_fu_300      |    0    |    0    |    0    |    0    |
|          |       zext_ln21_2_fu_331      |    0    |    0    |    0    |    0    |
|          |       zext_ln21_3_fu_378      |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln21_4_fu_387      |    0    |    0    |    0    |    0    |
|          |        zext_ln33_fu_447       |    0    |    0    |    0    |    0    |
|          |       zext_ln33_1_fu_459      |    0    |    0    |    0    |    0    |
|          |       zext_ln33_2_fu_490      |    0    |    0    |    0    |    0    |
|          |       zext_ln33_3_fu_537      |    0    |    0    |    0    |    0    |
|          |       zext_ln33_4_fu_546      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_4_fu_292         |    0    |    0    |    0    |    0    |
|bitconcatenate|         p_shl1_fu_348         |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_451         |    0    |    0    |    0    |    0    |
|          |         p_shl3_fu_507         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        sext_ln18_fu_310       |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln21_fu_340       |    0    |    0    |    0    |    0    |
|          |        sext_ln30_fu_469       |    0    |    0    |    0    |    0    |
|          |        sext_ln33_fu_499       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       trunc_ln21_fu_344       |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln21_1_fu_418      |    0    |    0    |    0    |    0    |
|          |       trunc_ln33_fu_503       |    0    |    0    |    0    |    0    |
|          |      trunc_ln33_1_fu_577      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|           tmp_fu_408          |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_567         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |   110   | 70.8539 |  26629  |  17165  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------------+--------+--------+--------+--------+
|                                                                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------------------+--------+--------+--------+--------+
|     conv1_float_255_255_float_1_9_9_float_float_255_255_w_1     |    2   |    0   |    0   |    0   |
|     conv1_float_255_255_float_1_9_9_float_float_255_255_w_2     |    2   |    0   |    0   |    0   |
|     conv1_float_255_255_float_1_9_9_float_float_255_255_w_3     |    2   |    0   |    0   |    0   |
|     conv1_float_255_255_float_1_9_9_float_float_255_255_w_4     |    2   |    0   |    0   |    0   |
|     conv1_float_255_255_float_1_9_9_float_float_255_255_w_5     |    2   |    0   |    0   |    0   |
|     conv1_float_255_255_float_1_9_9_float_float_255_255_w_6     |    2   |    0   |    0   |    0   |
|     conv1_float_255_255_float_1_9_9_float_float_255_255_w_7     |    2   |    0   |    0   |    0   |
|     conv1_float_255_255_float_1_9_9_float_float_255_255_w_8     |    2   |    0   |    0   |    0   |
|conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w|    2   |    0   |    0   |    0   |
|                              feat1                              |  7374  |    0   |    0   |    0   |
|                              feat2                              |  3690  |    0   |    0   |    0   |
|                            in_tile_0                            |    4   |    0   |    0   |    0   |
|                             out_tile                            |   16   |    0   |    0   |    0   |
+-----------------------------------------------------------------+--------+--------+--------+--------+
|                              Total                              |  11102 |    0   |    0   |    0   |
+-----------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln18_reg_618 |    7   |
|  add_ln19_reg_638 |    8   |
|  add_ln20_reg_651 |    8   |
|  add_ln30_reg_682 |    6   |
|  add_ln31_reg_700 |    8   |
|  add_ln32_reg_713 |    8   |
|    c_1_reg_623    |    6   |
|     c_reg_603     |    7   |
|   empty_reg_687   |   32   |
| feat1_addr_reg_643|   22   |
| feat1_load_reg_656|   32   |
| feat2_addr_reg_705|   21   |
| feat2_load_reg_718|   32   |
|icmp_ln21_1_reg_666|    1   |
| icmp_ln21_reg_661 |    1   |
|icmp_ln33_1_reg_728|    1   |
| icmp_ln33_reg_723 |    1   |
| sext_ln18_reg_610 |   17   |
| sext_ln30_reg_674 |   16   |
| sub_ln21_1_reg_630|   22   |
| sub_ln33_1_reg_692|   21   |
|    x_1_reg_205    |    8   |
|     x_reg_183     |    8   |
|    y_1_reg_194    |    8   |
|     y_reg_172     |    8   |
+-------------------+--------+
|       Total       |   309  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_151 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_165 |  p0  |   2  |  21  |   42   ||    9    |
|  grp_conv3_fu_262 |  p2  |   2  |  32  |   64   ||    9    |
|     grp_fu_273    |  p0  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  1.806  ||    47   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   110  |   70   |  26629 |  17165 |    -   |
|   Memory  |  11102 |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   47   |    -   |
|  Register |    -   |    -   |    -   |   309  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  11102 |   110  |   72   |  26938 |  17212 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
