("xor2:/\txor2 std_cells schematic" (("open" (nil hierarchy "/{std_cells xor2 schematic }:r"))) (((-2.4625 -1.61875) (3.4 2.99375)) "r" "Schematics XL" 54))("xor2:/\txor2 std_cells layout" (("open" (nil hierarchy "/{std_cells xor2 layout }:a"))) (((-0.627 -2.146) (10.259 8.126)) "a" "VLS-GXL" 55))("and2:/\tand2 std_cells schematic" (("open" (nil hierarchy "/{std_cells and2 schematic }:r"))) (((-2.1125 -0.875) (1.7375 2.15)) "r" "Schematics XL" 48))("and2:/\tand2 std_cells layout" (("open" (nil hierarchy "/{std_cells and2 layout }:a"))) (((-2.564 -0.607) (5.074 6.601)) "a" "VLS-GXL" 47))("nand2:/\tnand2 std_cells cmos_sch" (("open" (nil hierarchy "/{std_cells nand2 cmos_sch }:r"))) (((-1.475 -1.91875) (2.85 1.48125)) "r" "Schematics XL" 37))("nand2:/\tnand2 std_cells layout" (("open" (nil hierarchy "/{std_cells nand2 layout }:a"))) (((-7.644 -0.621) (9.131 6.601)) "a" "Virtuoso XL" 14))("or2:/\tor2 std_cells schematic" (("open" (nil hierarchy "/{std_cells or2 schematic }:r"))) (((-2.11875 -1.1) (1.875 2.04375)) "r" "Schematics XL" 24))("or2:/\tor2 std_cells layout" (("open" (nil hierarchy "/{std_cells or2 layout }:a"))) (((0.096 4.29) (1.474 5.59)) "a" "Virtuoso XL" 25))("and2:/\tand2 lab0_nm layout" (("open" (nil hierarchy "/{lab0_nm and2 layout }:a"))) (((-3.769 -0.663) (6.257 6.672)) "a" "Layout" 3))("nand2:/\tnand2 tmp_cells cmos_sch" (("open" (nil hierarchy "/{tmp_cells nand2 cmos_sch }:r"))) (((-1.46875 -1.91875) (2.84375 1.48125)) "r" "Schematics XL" 35))