{
  "design": {
    "design_info": {
      "boundary_crc": "0x8E206273A17F63D9",
      "device": "xcvu19p-fsva3824-2-e",
      "gen_directory": "../../../../haps_hw.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "util_ds_buf_0": "",
      "util_ds_buf_1": "",
      "util_ds_buf_3": "",
      "util_ds_buf_6": "",
      "util_ds_buf_15": "",
      "util_ds_buf_4": "",
      "util_ds_buf_17": "",
      "util_ds_buf_12": "",
      "util_ds_buf_13": "",
      "util_ds_buf_19": "",
      "util_ds_buf_20": "",
      "util_ds_buf_18": "",
      "util_ds_buf_2": "",
      "util_ds_buf_7": "",
      "util_ds_buf_16": "",
      "util_ds_buf_27": "",
      "util_ds_buf_5": "",
      "util_ds_buf_8": "",
      "util_ds_buf_21": "",
      "util_ds_buf_9": "",
      "util_ds_buf_22": "",
      "util_ds_buf_10": "",
      "util_ds_buf_23": "",
      "util_ds_buf_11": "",
      "util_ds_buf_24": "",
      "util_ds_buf_25": "",
      "util_ds_buf_14": "",
      "util_ds_buf_26": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_10": "",
      "util_vector_logic_11": "",
      "util_vector_logic_12": "",
      "util_vector_logic_13": "",
      "util_vector_logic_4": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "util_vector_logic_5": "",
      "util_vector_logic_6": "",
      "util_vector_logic_7": "",
      "util_vector_logic_8": "",
      "util_vector_logic_9": ""
    },
    "ports": {
      "SMF_SD_data_t_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_SD_data_t_2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_SD_data_t_3": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_SD_data_io_0": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_SD_data_io_1": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_SD_data_io_2": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_SD_data_io_3": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_SD_cmd_io": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_t_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_t_1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_t_2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_t_3": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_t_4": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_t_5": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_t_6": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_t_7": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_cmd_t": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_io_0": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_io_1": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_io_2": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_io_3": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_io_4": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_io_5": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_io_6": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_data_io_7": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_cmd_io": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SD_data_0": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SD_data_1": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SD_data_2": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SD_data_3": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SD_cmd": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "EMMC_data_0": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "EMMC_data_1": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "EMMC_data_2": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "EMMC_data_3": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "EMMC_data_4": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "EMMC_data_5": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "EMMC_data_6": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "EMMC_data_7": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "EMMC_cmd": {
        "direction": "IO",
        "left": "0",
        "right": "0"
      },
      "SMF_SD_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "25000000"
          }
        }
      },
      "SD_CLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "25000000"
          }
        }
      },
      "SMF_EMMC_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "25000000"
          }
        }
      },
      "EMMC_CLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "25"
          }
        }
      },
      "SMF_EMMC_REST": {
        "type": "data",
        "direction": "I"
      },
      "EMMC_REST": {
        "direction": "O"
      },
      "SMF_SD_cmd_t": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_SD_data_t_1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SMF_EMMC_FB_CLK": {
        "direction": "O"
      }
    },
    "components": {
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_0",
        "xci_path": "ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_1",
        "xci_path": "ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_3": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_2",
        "xci_path": "ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2.xci",
        "inst_hier_path": "util_ds_buf_3",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_6": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_3",
        "xci_path": "ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3.xci",
        "inst_hier_path": "util_ds_buf_6",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_15": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_4",
        "xci_path": "ip/design_1_util_ds_buf_0_4/design_1_util_ds_buf_0_4.xci",
        "inst_hier_path": "util_ds_buf_15",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_4": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_5",
        "xci_path": "ip/design_1_util_ds_buf_0_5/design_1_util_ds_buf_0_5.xci",
        "inst_hier_path": "util_ds_buf_4",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_17": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_10_0",
        "xci_path": "ip/design_1_util_ds_buf_10_0/design_1_util_ds_buf_10_0.xci",
        "inst_hier_path": "util_ds_buf_17",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_12": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_11_0",
        "xci_path": "ip/design_1_util_ds_buf_11_0/design_1_util_ds_buf_11_0.xci",
        "inst_hier_path": "util_ds_buf_12",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_13": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_11_1",
        "xci_path": "ip/design_1_util_ds_buf_11_1/design_1_util_ds_buf_11_1.xci",
        "inst_hier_path": "util_ds_buf_13",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_19": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_12_0",
        "xci_path": "ip/design_1_util_ds_buf_12_0/design_1_util_ds_buf_12_0.xci",
        "inst_hier_path": "util_ds_buf_19",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_20": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_13_0",
        "xci_path": "ip/design_1_util_ds_buf_13_0/design_1_util_ds_buf_13_0.xci",
        "inst_hier_path": "util_ds_buf_20",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_18": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_14_0",
        "xci_path": "ip/design_1_util_ds_buf_14_0/design_1_util_ds_buf_14_0.xci",
        "inst_hier_path": "util_ds_buf_18",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_1_0",
        "xci_path": "ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_2",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_7": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_1_2",
        "xci_path": "ip/design_1_util_ds_buf_1_2/design_1_util_ds_buf_1_2.xci",
        "inst_hier_path": "util_ds_buf_7",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_16": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_1_3",
        "xci_path": "ip/design_1_util_ds_buf_1_3/design_1_util_ds_buf_1_3.xci",
        "inst_hier_path": "util_ds_buf_16",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_27": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_26_0",
        "xci_path": "ip/design_1_util_ds_buf_26_0/design_1_util_ds_buf_26_0.xci",
        "inst_hier_path": "util_ds_buf_27",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_5": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_2_0",
        "xci_path": "ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0.xci",
        "inst_hier_path": "util_ds_buf_5",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_8": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_2_1",
        "xci_path": "ip/design_1_util_ds_buf_2_1/design_1_util_ds_buf_2_1.xci",
        "inst_hier_path": "util_ds_buf_8",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_21": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_2_2",
        "xci_path": "ip/design_1_util_ds_buf_2_2/design_1_util_ds_buf_2_2.xci",
        "inst_hier_path": "util_ds_buf_21",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_9": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_3_0",
        "xci_path": "ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0.xci",
        "inst_hier_path": "util_ds_buf_9",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_22": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_3_1",
        "xci_path": "ip/design_1_util_ds_buf_3_1/design_1_util_ds_buf_3_1.xci",
        "inst_hier_path": "util_ds_buf_22",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_10": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_4_0",
        "xci_path": "ip/design_1_util_ds_buf_4_0/design_1_util_ds_buf_4_0.xci",
        "inst_hier_path": "util_ds_buf_10",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_23": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_4_1",
        "xci_path": "ip/design_1_util_ds_buf_4_1/design_1_util_ds_buf_4_1.xci",
        "inst_hier_path": "util_ds_buf_23",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_11": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_5_0",
        "xci_path": "ip/design_1_util_ds_buf_5_0/design_1_util_ds_buf_5_0.xci",
        "inst_hier_path": "util_ds_buf_11",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_24": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_5_1",
        "xci_path": "ip/design_1_util_ds_buf_5_1/design_1_util_ds_buf_5_1.xci",
        "inst_hier_path": "util_ds_buf_24",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_25": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_6_0",
        "xci_path": "ip/design_1_util_ds_buf_6_0/design_1_util_ds_buf_6_0.xci",
        "inst_hier_path": "util_ds_buf_25",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_14": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_7_0",
        "xci_path": "ip/design_1_util_ds_buf_7_0/design_1_util_ds_buf_7_0.xci",
        "inst_hier_path": "util_ds_buf_14",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_ds_buf_26": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_8_0",
        "xci_path": "ip/design_1_util_ds_buf_8_0/design_1_util_ds_buf_8_0.xci",
        "inst_hier_path": "util_ds_buf_26",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_1",
        "xci_path": "ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_10": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_10",
        "xci_path": "ip/design_1_util_vector_logic_0_10/design_1_util_vector_logic_0_10.xci",
        "inst_hier_path": "util_vector_logic_10",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_11": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_11",
        "xci_path": "ip/design_1_util_vector_logic_0_11/design_1_util_vector_logic_0_11.xci",
        "inst_hier_path": "util_vector_logic_11",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_12": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_12",
        "xci_path": "ip/design_1_util_vector_logic_0_12/design_1_util_vector_logic_0_12.xci",
        "inst_hier_path": "util_vector_logic_12",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_13": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_13",
        "xci_path": "ip/design_1_util_vector_logic_0_13/design_1_util_vector_logic_0_13.xci",
        "inst_hier_path": "util_vector_logic_13",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_4": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_14",
        "xci_path": "ip/design_1_util_vector_logic_0_14/design_1_util_vector_logic_0_14.xci",
        "inst_hier_path": "util_vector_logic_4",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_2",
        "xci_path": "ip/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_2.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_3",
        "xci_path": "ip/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_3.xci",
        "inst_hier_path": "util_vector_logic_3",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_5": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_5",
        "xci_path": "ip/design_1_util_vector_logic_0_5/design_1_util_vector_logic_0_5.xci",
        "inst_hier_path": "util_vector_logic_5",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_6": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_6",
        "xci_path": "ip/design_1_util_vector_logic_0_6/design_1_util_vector_logic_0_6.xci",
        "inst_hier_path": "util_vector_logic_6",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_7": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_7",
        "xci_path": "ip/design_1_util_vector_logic_0_7/design_1_util_vector_logic_0_7.xci",
        "inst_hier_path": "util_vector_logic_7",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_8": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_8",
        "xci_path": "ip/design_1_util_vector_logic_0_8/design_1_util_vector_logic_0_8.xci",
        "inst_hier_path": "util_vector_logic_8",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_9": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_9",
        "xci_path": "ip/design_1_util_vector_logic_0_9/design_1_util_vector_logic_0_9.xci",
        "inst_hier_path": "util_vector_logic_9",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "EMMC_cmd": {
        "ports": [
          "EMMC_cmd",
          "util_ds_buf_27/IOBUF_IO_IO"
        ]
      },
      "EMMC_data_0": {
        "ports": [
          "EMMC_data_0",
          "util_ds_buf_19/IOBUF_IO_IO"
        ]
      },
      "EMMC_data_1": {
        "ports": [
          "EMMC_data_1",
          "util_ds_buf_20/IOBUF_IO_IO"
        ]
      },
      "EMMC_data_2": {
        "ports": [
          "EMMC_data_2",
          "util_ds_buf_21/IOBUF_IO_IO"
        ]
      },
      "EMMC_data_3": {
        "ports": [
          "EMMC_data_3",
          "util_ds_buf_22/IOBUF_IO_IO"
        ]
      },
      "EMMC_data_4": {
        "ports": [
          "EMMC_data_4",
          "util_ds_buf_23/IOBUF_IO_IO"
        ]
      },
      "EMMC_data_5": {
        "ports": [
          "EMMC_data_5",
          "util_ds_buf_24/IOBUF_IO_IO"
        ]
      },
      "EMMC_data_6": {
        "ports": [
          "EMMC_data_6",
          "util_ds_buf_25/IOBUF_IO_IO"
        ]
      },
      "EMMC_data_7": {
        "ports": [
          "EMMC_data_7",
          "util_ds_buf_26/IOBUF_IO_IO"
        ]
      },
      "Op1_0_1": {
        "ports": [
          "SMF_SD_cmd_t",
          "util_ds_buf_18/IOBUF_IO_T",
          "util_vector_logic_4/Op1"
        ]
      },
      "SD_cmd": {
        "ports": [
          "SD_cmd",
          "util_ds_buf_18/IOBUF_IO_IO"
        ]
      },
      "SD_data_0": {
        "ports": [
          "SD_data_0",
          "util_ds_buf_14/IOBUF_IO_IO"
        ]
      },
      "SD_data_1": {
        "ports": [
          "SD_data_1",
          "util_ds_buf_15/IOBUF_IO_IO"
        ]
      },
      "SD_data_2": {
        "ports": [
          "SD_data_2",
          "util_ds_buf_16/IOBUF_IO_IO"
        ]
      },
      "SD_data_3": {
        "ports": [
          "SD_data_3",
          "util_ds_buf_17/IOBUF_IO_IO"
        ]
      },
      "SMF_EMMC_CLK_1": {
        "ports": [
          "SMF_EMMC_CLK",
          "EMMC_CLK",
          "SMF_EMMC_FB_CLK"
        ]
      },
      "SMF_EMMC_REST_1": {
        "ports": [
          "SMF_EMMC_REST",
          "EMMC_REST"
        ]
      },
      "SMF_EMMC_cmd_t": {
        "ports": [
          "SMF_EMMC_cmd_t",
          "util_ds_buf_27/IOBUF_IO_T",
          "util_vector_logic_13/Op1"
        ]
      },
      "SMF_EMMC_data_io_0": {
        "ports": [
          "SMF_EMMC_data_io_0",
          "util_ds_buf_5/IOBUF_IO_IO"
        ]
      },
      "SMF_EMMC_data_io_1": {
        "ports": [
          "SMF_EMMC_data_io_1",
          "util_ds_buf_6/IOBUF_IO_IO"
        ]
      },
      "SMF_EMMC_data_io_2": {
        "ports": [
          "SMF_EMMC_data_io_2",
          "util_ds_buf_7/IOBUF_IO_IO"
        ]
      },
      "SMF_EMMC_data_io_3": {
        "ports": [
          "SMF_EMMC_data_io_3",
          "util_ds_buf_8/IOBUF_IO_IO"
        ]
      },
      "SMF_EMMC_data_io_4": {
        "ports": [
          "SMF_EMMC_data_io_4",
          "util_ds_buf_9/IOBUF_IO_IO"
        ]
      },
      "SMF_EMMC_data_io_5": {
        "ports": [
          "SMF_EMMC_data_io_5",
          "util_ds_buf_10/IOBUF_IO_IO"
        ]
      },
      "SMF_EMMC_data_io_6": {
        "ports": [
          "SMF_EMMC_data_io_6",
          "util_ds_buf_11/IOBUF_IO_IO"
        ]
      },
      "SMF_EMMC_data_io_7": {
        "ports": [
          "SMF_EMMC_data_io_7",
          "util_ds_buf_12/IOBUF_IO_IO"
        ]
      },
      "SMF_EMMC_data_t_0": {
        "ports": [
          "SMF_EMMC_data_t_0",
          "util_ds_buf_19/IOBUF_IO_T",
          "util_vector_logic_5/Op1"
        ]
      },
      "SMF_EMMC_data_t_1": {
        "ports": [
          "SMF_EMMC_data_t_1",
          "util_ds_buf_20/IOBUF_IO_T",
          "util_vector_logic_6/Op1"
        ]
      },
      "SMF_EMMC_data_t_2": {
        "ports": [
          "SMF_EMMC_data_t_2",
          "util_ds_buf_21/IOBUF_IO_T",
          "util_vector_logic_7/Op1"
        ]
      },
      "SMF_EMMC_data_t_3": {
        "ports": [
          "SMF_EMMC_data_t_3",
          "util_ds_buf_22/IOBUF_IO_T",
          "util_vector_logic_8/Op1"
        ]
      },
      "SMF_EMMC_data_t_4": {
        "ports": [
          "SMF_EMMC_data_t_4",
          "util_ds_buf_23/IOBUF_IO_T",
          "util_vector_logic_9/Op1"
        ]
      },
      "SMF_EMMC_data_t_5": {
        "ports": [
          "SMF_EMMC_data_t_5",
          "util_ds_buf_24/IOBUF_IO_T",
          "util_vector_logic_10/Op1"
        ]
      },
      "SMF_EMMC_data_t_6": {
        "ports": [
          "SMF_EMMC_data_t_6",
          "util_ds_buf_25/IOBUF_IO_T",
          "util_vector_logic_11/Op1"
        ]
      },
      "SMF_EMMC_data_t_7": {
        "ports": [
          "SMF_EMMC_data_t_7",
          "util_ds_buf_26/IOBUF_IO_T",
          "util_vector_logic_12/Op1"
        ]
      },
      "SMF_SDIO_1_0_cmd_io": {
        "ports": [
          "SMF_EMMC_cmd_io",
          "util_ds_buf_13/IOBUF_IO_IO"
        ]
      },
      "SMF_SD_0_data_io_3": {
        "ports": [
          "SMF_SD_data_io_3",
          "util_ds_buf_3/IOBUF_IO_IO"
        ]
      },
      "SMF_SD_CLK_1": {
        "ports": [
          "SMF_SD_CLK",
          "SD_CLK"
        ]
      },
      "SMF_SD_cmd_io": {
        "ports": [
          "SMF_SD_cmd_io",
          "util_ds_buf_4/IOBUF_IO_IO"
        ]
      },
      "SMF_SD_data_io_0": {
        "ports": [
          "SMF_SD_data_io_0",
          "util_ds_buf_0/IOBUF_IO_IO"
        ]
      },
      "SMF_SD_data_io_1": {
        "ports": [
          "SMF_SD_data_io_1",
          "util_ds_buf_1/IOBUF_IO_IO"
        ]
      },
      "SMF_SD_data_io_2": {
        "ports": [
          "SMF_SD_data_io_2",
          "util_ds_buf_2/IOBUF_IO_IO"
        ]
      },
      "SMF_SD_data_t_0": {
        "ports": [
          "SMF_SD_data_t_0",
          "util_ds_buf_14/IOBUF_IO_T",
          "util_vector_logic_0/Op1"
        ]
      },
      "SMF_SD_data_t_1": {
        "ports": [
          "SMF_SD_data_t_1",
          "util_ds_buf_15/IOBUF_IO_T",
          "util_vector_logic_1/Op1"
        ]
      },
      "SMF_SD_data_t_2": {
        "ports": [
          "SMF_SD_data_t_2",
          "util_ds_buf_16/IOBUF_IO_T",
          "util_vector_logic_2/Op1"
        ]
      },
      "SMF_SD_data_t_3": {
        "ports": [
          "SMF_SD_data_t_3",
          "util_ds_buf_17/IOBUF_IO_T",
          "util_vector_logic_3/Op1"
        ]
      },
      "util_ds_buf_0_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_0/IOBUF_IO_O",
          "util_ds_buf_14/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_10_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_10/IOBUF_IO_O",
          "util_ds_buf_24/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_11_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_11/IOBUF_IO_O",
          "util_ds_buf_25/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_12_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_12/IOBUF_IO_O",
          "util_ds_buf_26/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_13_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_13/IOBUF_IO_O",
          "util_ds_buf_27/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_14_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_14/IOBUF_IO_O",
          "util_ds_buf_0/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_15_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_15/IOBUF_IO_O",
          "util_ds_buf_1/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_16_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_16/IOBUF_IO_O",
          "util_ds_buf_2/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_17_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_17/IOBUF_IO_O",
          "util_ds_buf_3/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_18_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_18/IOBUF_IO_O",
          "util_ds_buf_4/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_19_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_19/IOBUF_IO_O",
          "util_ds_buf_5/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_1_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_1/IOBUF_IO_O",
          "util_ds_buf_15/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_20_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_20/IOBUF_IO_O",
          "util_ds_buf_6/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_21_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_21/IOBUF_IO_O",
          "util_ds_buf_7/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_22_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_22/IOBUF_IO_O",
          "util_ds_buf_8/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_23_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_23/IOBUF_IO_O",
          "util_ds_buf_9/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_24_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_24/IOBUF_IO_O",
          "util_ds_buf_10/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_25_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_25/IOBUF_IO_O",
          "util_ds_buf_11/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_26_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_26/IOBUF_IO_O",
          "util_ds_buf_12/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_27_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_27/IOBUF_IO_O",
          "util_ds_buf_13/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_2_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_2/IOBUF_IO_O",
          "util_ds_buf_16/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_3_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_3/IOBUF_IO_O",
          "util_ds_buf_17/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_4_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_4/IOBUF_IO_O",
          "util_ds_buf_18/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_5_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_5/IOBUF_IO_O",
          "util_ds_buf_19/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_6_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_6/IOBUF_IO_O",
          "util_ds_buf_20/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_7_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_7/IOBUF_IO_O",
          "util_ds_buf_21/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_8_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_8/IOBUF_IO_O",
          "util_ds_buf_22/IOBUF_IO_I"
        ]
      },
      "util_ds_buf_9_IOBUF_IO_O": {
        "ports": [
          "util_ds_buf_9/IOBUF_IO_O",
          "util_ds_buf_23/IOBUF_IO_I"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_ds_buf_0/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_10_Res": {
        "ports": [
          "util_vector_logic_10/Res",
          "util_ds_buf_10/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_11_Res": {
        "ports": [
          "util_vector_logic_11/Res",
          "util_ds_buf_11/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_12_Res": {
        "ports": [
          "util_vector_logic_12/Res",
          "util_ds_buf_12/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_13_Res": {
        "ports": [
          "util_vector_logic_13/Res",
          "util_ds_buf_13/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_ds_buf_1/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "util_ds_buf_2/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "util_ds_buf_3/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_4_Res": {
        "ports": [
          "util_vector_logic_4/Res",
          "util_ds_buf_4/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_5_Res": {
        "ports": [
          "util_vector_logic_5/Res",
          "util_ds_buf_5/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_6_Res": {
        "ports": [
          "util_vector_logic_6/Res",
          "util_ds_buf_6/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_7_Res": {
        "ports": [
          "util_vector_logic_7/Res",
          "util_ds_buf_7/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_8_Res": {
        "ports": [
          "util_vector_logic_8/Res",
          "util_ds_buf_8/IOBUF_IO_T"
        ]
      },
      "util_vector_logic_9_Res": {
        "ports": [
          "util_vector_logic_9/Res",
          "util_ds_buf_9/IOBUF_IO_T"
        ]
      }
    }
  }
}