{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 22:19:16 2021 " "Info: Processing started: Sun Feb 28 22:19:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Spi_slave-ar " "Info: Found design unit 1: Spi_slave-ar" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Spi_slave " "Info: Found entity 1: Spi_slave" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_in-ar " "Info: Found design unit 1: SPI_in-ar" {  } { { "SPI_in.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_in.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_in " "Info: Found entity 1: SPI_in" {  } { { "SPI_in.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_in.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_out-ar " "Info: Found design unit 1: SPI_out-ar" {  } { { "SPI_out.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_out.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_out " "Info: Found entity 1: SPI_out" {  } { { "SPI_out.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_out.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Spi_slave " "Info: Elaborating entity \"Spi_slave\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_in SPI_in:C1 " "Info: Elaborating entity \"SPI_in\" for hierarchy \"SPI_in:C1\"" {  } { { "Spi_slave.vhd" "C1" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_out SPI_out:C2 " "Info: Elaborating entity \"SPI_out\" for hierarchy \"SPI_out:C2\"" {  } { { "Spi_slave.vhd" "C2" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data SPI_out.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at SPI_out.vhd(18): used implicit default value for signal \"data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SPI_out.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_out.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_send SPI_out.vhd(25) " "Warning (10036): Verilog HDL or VHDL warning at SPI_out.vhd(25): object \"byte_send\" assigned a value but never read" {  } { { "SPI_out.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_out.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "MISO GND " "Warning (13410): Pin \"MISO\" is stuck at GND" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[0\] " "Warning (15610): No output dependent on input pin \"Data_in\[0\]\"" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[1\] " "Warning (15610): No output dependent on input pin \"Data_in\[1\]\"" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[2\] " "Warning (15610): No output dependent on input pin \"Data_in\[2\]\"" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[3\] " "Warning (15610): No output dependent on input pin \"Data_in\[3\]\"" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[4\] " "Warning (15610): No output dependent on input pin \"Data_in\[4\]\"" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[5\] " "Warning (15610): No output dependent on input pin \"Data_in\[5\]\"" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[6\] " "Warning (15610): No output dependent on input pin \"Data_in\[6\]\"" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[7\] " "Warning (15610): No output dependent on input pin \"Data_in\[7\]\"" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Info: Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Info: Implemented 83 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 28 22:19:18 2021 " "Info: Processing ended: Sun Feb 28 22:19:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
