#--------------------------------------------------------------------------------
# Auto-generated by Migen (0d0e17a) & LiteX (02bfda5e) on 2020-01-30 16:16:14
#--------------------------------------------------------------------------------
csr_base,ctrl,0x82000000,,
csr_base,ddrphy,0x82005800,,
csr_base,info,0x82006000,,
csr_base,oled,0x82006800,,
csr_base,sdram,0x82004000,,
csr_base,spiflash,0x82005000,,
csr_base,timer0,0x82001800,,
csr_base,uart,0x82007000,,
csr_base,uart_phy,0x82007800,,
csr_base,identifier_mem,0x82001000,,
csr_register,ctrl_reset,0x82000000,1,rw
csr_register,ctrl_scratch,0x82000004,4,rw
csr_register,ctrl_bus_errors,0x82000014,4,ro
csr_register,ddrphy_half_sys8x_taps,0x82005800,1,rw
csr_register,ddrphy_cdly_rst,0x82005804,1,rw
csr_register,ddrphy_cdly_inc,0x82005808,1,rw
csr_register,ddrphy_dly_sel,0x8200580c,1,rw
csr_register,ddrphy_rdly_dq_rst,0x82005810,1,rw
csr_register,ddrphy_rdly_dq_inc,0x82005814,1,rw
csr_register,ddrphy_rdly_dq_bitslip_rst,0x82005818,1,rw
csr_register,ddrphy_rdly_dq_bitslip,0x8200581c,1,rw
csr_register,info_dna_id,0x82006000,8,ro
csr_register,info_git_commit,0x82006020,20,ro
csr_register,info_platform_platform,0x82006070,8,ro
csr_register,info_platform_target,0x82006090,8,ro
csr_register,info_xadc_temperature,0x820060b0,2,ro
csr_register,info_xadc_vccint,0x820060b8,2,ro
csr_register,info_xadc_vccaux,0x820060c0,2,ro
csr_register,info_xadc_vccbram,0x820060c8,2,ro
csr_register,oled_spi_ctrl,0x82006800,1,rw
csr_register,oled_spi_length,0x82006804,1,rw
csr_register,oled_spi_status,0x82006808,1,ro
csr_register,oled_spi_mosi,0x8200680c,1,rw
csr_register,oled_gpio_out,0x82006810,1,rw
csr_register,sdram_dfii_control,0x82004000,1,rw
csr_register,sdram_dfii_pi0_command,0x82004004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0x82004008,1,rw
csr_register,sdram_dfii_pi0_address,0x8200400c,2,rw
csr_register,sdram_dfii_pi0_baddress,0x82004014,1,rw
csr_register,sdram_dfii_pi0_wrdata,0x82004018,4,rw
csr_register,sdram_dfii_pi0_rddata,0x82004028,4,ro
csr_register,sdram_dfii_pi1_command,0x82004038,1,rw
csr_register,sdram_dfii_pi1_command_issue,0x8200403c,1,rw
csr_register,sdram_dfii_pi1_address,0x82004040,2,rw
csr_register,sdram_dfii_pi1_baddress,0x82004048,1,rw
csr_register,sdram_dfii_pi1_wrdata,0x8200404c,4,rw
csr_register,sdram_dfii_pi1_rddata,0x8200405c,4,ro
csr_register,sdram_dfii_pi2_command,0x8200406c,1,rw
csr_register,sdram_dfii_pi2_command_issue,0x82004070,1,rw
csr_register,sdram_dfii_pi2_address,0x82004074,2,rw
csr_register,sdram_dfii_pi2_baddress,0x8200407c,1,rw
csr_register,sdram_dfii_pi2_wrdata,0x82004080,4,rw
csr_register,sdram_dfii_pi2_rddata,0x82004090,4,ro
csr_register,sdram_dfii_pi3_command,0x820040a0,1,rw
csr_register,sdram_dfii_pi3_command_issue,0x820040a4,1,rw
csr_register,sdram_dfii_pi3_address,0x820040a8,2,rw
csr_register,sdram_dfii_pi3_baddress,0x820040b0,1,rw
csr_register,sdram_dfii_pi3_wrdata,0x820040b4,4,rw
csr_register,sdram_dfii_pi3_rddata,0x820040c4,4,ro
csr_register,sdram_controller_bandwidth_update,0x820040d4,1,rw
csr_register,sdram_controller_bandwidth_nreads,0x820040d8,3,ro
csr_register,sdram_controller_bandwidth_nwrites,0x820040e4,3,ro
csr_register,sdram_controller_bandwidth_data_width,0x820040f0,1,ro
csr_register,spiflash_bitbang,0x82005000,1,rw
csr_register,spiflash_miso,0x82005004,1,ro
csr_register,spiflash_bitbang_en,0x82005008,1,rw
csr_register,timer0_load,0x82001800,4,rw
csr_register,timer0_reload,0x82001810,4,rw
csr_register,timer0_en,0x82001820,1,rw
csr_register,timer0_update_value,0x82001824,1,rw
csr_register,timer0_value,0x82001828,4,ro
csr_register,timer0_ev_status,0x82001838,1,rw
csr_register,timer0_ev_pending,0x8200183c,1,rw
csr_register,timer0_ev_enable,0x82001840,1,rw
csr_register,uart_rxtx,0x82007000,1,rw
csr_register,uart_txfull,0x82007004,1,ro
csr_register,uart_rxempty,0x82007008,1,ro
csr_register,uart_ev_status,0x8200700c,1,rw
csr_register,uart_ev_pending,0x82007010,1,rw
csr_register,uart_ev_enable,0x82007014,1,rw
csr_register,uart_phy_tuning_word,0x82007800,4,rw
constant,read_leveling_bitslip,3,,
constant,read_leveling_delay,14,,
constant,spiflash_page_size,256,,
constant,spiflash_sector_size,65536,,
constant,config_clock_frequency,100000000,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type,lm32,,
constant,config_cpu_type_lm32,None,,
constant,config_csr_alignment,32,,
constant,config_csr_data_width,8,,
constant,config_l2_size,8192,,
constant,config_shadow_base,2147483648,,
constant,timer0_interrupt,0,,
constant,uart_interrupt,1,,
memory_region,rom,0x00000000,32768,cached
memory_region,sram,0x01000000,32768,cached
memory_region,csr,0x82000000,16777216,cached
memory_region,main_ram,0x40000000,536870912,cached
memory_region,spiflash,0x20000000,16777216,cached
