cocci_test_suite() {
	struct {
		uint32_t reg;
		uint32_t value;
	} cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 38 */[];
	unsigned int *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 330 */;
	struct msm_ringbuffer *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 224 */;
	int cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 220 */;
	unsigned int cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 126 */;
	struct a5xx_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 125 */;
	struct adreno_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 124 */;
	void cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 122 */;
	u32 cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 109 */;
	struct dev_pm_opp *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 108 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 107 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 106 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 105 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 103 */;
	struct msm_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_power.c 103 */;
}
