INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Windows/git/FPGA-Based-Ping-Pong-Game/ascii_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/graph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graph
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/text.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Windows/git/FPGA-Based-Ping-Pong-Game/ping_pong_game/ping_pong_game/ping_pong_game.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Windows/git/FPGA-Based-Ping-Pong-Game/vga_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
