// Seed: 3075458489
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign module_0 = 1'b0;
  initial begin
    id_1 = 1'b0;
    id_1 = 1;
  end
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output wand id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    output tri1 id_6,
    output wor id_7,
    output tri id_8
);
  specify
    (id_10 *> id_11) = 1;
  endspecify module_0(
      id_11, id_11, id_11
  );
endmodule
