Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Feb 17 20:52:45 2026
| Host         : gondor running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_design_analysis -file ./report/cpu_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------+
|      Characteristics      |            Path #1           |
+---------------------------+------------------------------+
| Requirement               | 10.000                       |
| Path Delay                | 4.809                        |
| Logic Delay               | 4.009(84%)                   |
| Net Delay                 | 0.800(16%)                   |
| Clock Skew                | -0.049                       |
| Slack                     | 3.406                        |
| Clock Uncertainty         | 0.035                        |
| Clock Pair Classification | Timed                        |
| Clock Delay Group         | Same Clock                   |
| Logic Levels              | 0                            |
| Routes                    | NA                           |
| Logical Path              | DSP48E1/CLK-(2)-DSP48E1/C[0] |
| Start Point Clock         | ap_clk                       |
| End Point Clock           | ap_clk                       |
| DSP Block                 | Seq                          |
| RAM Registers             | None-None                    |
| IO Crossings              | 0                            |
| Config Crossings          | 0                            |
| SLR Crossings             | 0                            |
| PBlocks                   | 0                            |
| High Fanout               | 2                            |
| ASYNC REG                 | 0                            |
| Dont Touch                | 0                            |
| Mark Debug                | 0                            |
| Start Point Pin Primitive | DSP48E1/CLK                  |
| End Point Pin Primitive   | DSP48E1/C[0]                 |
| Start Point Pin           | tmp_product__0/CLK           |
| End Point Pin             | buff0_reg/C[0]               |
+---------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+-----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 |  3 |  4 |  5  |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 |
+-----------------+-------------+-----+---+----+----+-----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 570 | 5 | 57 | 89 | 179 | 12 | 16 | 17 | 12 | 11 |  8 | 16 |  4 |  4 |
+-----------------+-------------+-----+---+----+----+-----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


