Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\ise\coursedesign\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "F:\ise\coursedesign\ipcore_dir\rom_cb.v" into library work
Parsing module <rom_cb>.
Analyzing Verilog file "F:\ise\coursedesign\disp_chess_board.v" into library work
Parsing module <disp_chess_board>.
Analyzing Verilog file "F:\ise\coursedesign\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "F:\ise\coursedesign\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "F:\ise\coursedesign\top.v" Line 45: Port data_ram_we is not connected to this instance

Elaborating module <top>.

Elaborating module <disp_chess_board>.

Elaborating module <vga_sync>.

Elaborating module <rom_cb>.
WARNING:HDLCompiler:1499 - "F:\ise\coursedesign\ipcore_dir\rom_cb.v" Line 39: Empty module <rom_cb> remains a black box.
WARNING:HDLCompiler:413 - "F:\ise\coursedesign\disp_chess_board.v" Line 89: Result of 32-bit expression is truncated to fit in 18-bit target.

Elaborating module <clk_div>.
WARNING:HDLCompiler:552 - "F:\ise\coursedesign\top.v" Line 46: Input port data_ram_we is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "F:\ise\coursedesign\top.v".
WARNING:Xst:647 - Input <ps2_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ps2_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\ise\coursedesign\top.v" line 46: Output port <douta> of the instance <display> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <disp_chess_board>.
    Related source file is "F:\ise\coursedesign\disp_chess_board.v".
    Found 12-bit register for signal <rgb>.
    Found 18-bit register for signal <ram_addr>.
    Found 11-bit subtractor for signal <GND_2_o_GND_2_o_sub_9_OUT> created at line 89.
    Found 32-bit adder for signal <n0029> created at line 89.
    Found 10x9-bit multiplier for signal <y[9]_PWR_2_o_MuLt_7_OUT> created at line 89.
    Found 10-bit comparator lessequal for signal <n0004> created at line 86
    Found 10-bit comparator lessequal for signal <n0006> created at line 86
    Found 10-bit comparator lessequal for signal <n0009> created at line 87
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <disp_chess_board> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "F:\ise\coursedesign\vga_sync.v".
    Found 10-bit register for signal <y>.
    Found 10-bit register for signal <x>.
    Found 10-bit adder for signal <x[9]_GND_3_o_add_7_OUT> created at line 44.
    Found 10-bit adder for signal <y[9]_GND_3_o_add_11_OUT> created at line 48.
    Found 10-bit comparator greater for signal <PWR_3_o_x[9]_LessThan_1_o> created at line 31
    Found 10-bit comparator greater for signal <x[9]_PWR_3_o_LessThan_2_o> created at line 31
    Found 10-bit comparator greater for signal <GND_3_o_y[9]_LessThan_3_o> created at line 32
    Found 10-bit comparator greater for signal <y[9]_GND_3_o_LessThan_4_o> created at line 32
    Found 10-bit comparator greater for signal <x[9]_PWR_3_o_LessThan_5_o> created at line 33
    Found 10-bit comparator greater for signal <y[9]_GND_3_o_LessThan_6_o> created at line 33
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "F:\ise\coursedesign\clk_div.v".
    Found 32-bit register for signal <clk_div>.
    Found 32-bit adder for signal <clk_div[31]_GND_6_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 10x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 11-bit subtractor                                     : 1
 32-bit adder                                          : 2
# Registers                                            : 5
 10-bit register                                       : 2
 12-bit register                                       : 1
 18-bit register                                       : 1
 32-bit register                                       : 1
# Comparators                                          : 9
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 5
 10-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/rom_cb.ngc>.
Loading core <rom_cb> for timing and area information for instance <U3>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clk_div>: 1 register on signal <clk_div>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <disp_chess_board>.
	Multiplier <Mmult_y[9]_PWR_2_o_MuLt_7_OUT> in block <disp_chess_board> and adder/subtractor <Madd_n0029_Madd> in block <disp_chess_board> are combined into a MAC<Maddsub_y[9]_PWR_2_o_MuLt_7_OUT>.
	The following registers are also absorbed by the MAC: <ram_addr> in block <disp_chess_board>.
Unit <disp_chess_board> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 10x9-to-18-bit MAC                                    : 1
# Adders/Subtractors                                   : 1
 11-bit subtractor                                     : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 9
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 3
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <divider/clk_div_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divider/clk_div_31> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <disp_chess_board> ...

Optimizing unit <vga_sync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 574
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 5
#      LUT2                        : 30
#      LUT3                        : 269
#      LUT4                        : 6
#      LUT5                        : 15
#      LUT6                        : 154
#      MUXCY                       : 36
#      MUXF7                       : 13
#      VCC                         : 2
#      XORCY                       : 40
# FlipFlops/Latches                : 59
#      FDC                         : 12
#      FDCE                        : 10
#      FDE                         : 25
#      FDS                         : 12
# RAMS                             : 80
#      RAMB18E1                    : 3
#      RAMB36E1                    : 77
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 1
#      OBUF                        : 14
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              59  out of  202800     0%  
 Number of Slice LUTs:                  481  out of  101400     0%  
    Number used as Logic:               481  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    498
   Number with an unused Flip Flop:     439  out of    498    88%  
   Number with an unused LUT:            17  out of    498     3%  
   Number of fully used LUT-FF pairs:    42  out of    498     8%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  16  out of    400     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               79  out of    325    24%  
    Number using Block RAM only:         79
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                      1  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
divider/clk_div_1                  | BUFG                   | 137   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                         | Buffer(FF name)                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_14102(display/U3/XST_GND:G)                                                                                                                                                     | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 136   |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/cascadelata_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/cascadelatb_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/cascadelata_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/cascadelatb_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelata_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelatb_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelata_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelatb_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/cascadelata_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/cascadelatb_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelata_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelatb_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelata_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelatb_tmp(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(display/U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.153ns (Maximum Frequency: 194.062MHz)
   Minimum input arrival time before clock: 1.326ns
   Maximum output required time after clock: 2.790ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.370ns (frequency: 729.927MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.370ns (Levels of Logic = 3)
  Source:            divider/clk_div_0 (FF)
  Destination:       divider/clk_div_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider/clk_div_0 to divider/clk_div_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.399  divider/clk_div_0 (divider/clk_div_0)
     INV:I->O              1   0.067   0.000  divider/Mcount_clk_div_lut<0>_INV_0 (divider/Mcount_clk_div_lut<0>)
     MUXCY:S->O            0   0.291   0.000  divider/Mcount_clk_div_cy<0> (divider/Mcount_clk_div_cy<0>)
     XORCY:CI->O           1   0.320   0.000  divider/Mcount_clk_div_xor<1> (Result<1>)
     FDC:D                     0.011          divider/clk_div_1
    ----------------------------------------
    Total                      1.370ns (0.971ns logic, 0.399ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider/clk_div_1'
  Clock period: 5.153ns (frequency: 194.062MHz)
  Total number of paths / destination ports: 5562 / 138
-------------------------------------------------------------------------
Delay:               5.153ns (Levels of Logic = 20)
  Source:            display/sync/y_9 (FF)
  Destination:       display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT1_0 (FF)
  Source Clock:      divider/clk_div_1 rising
  Destination Clock: divider/clk_div_1 rising

  Data Path: display/sync/y_9 to display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.282   0.445  display/sync/y_9 (display/sync/y_9)
     DSP48E1:B9->P0        1   3.098   0.413  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_0)
     LUT2:I1->O            1   0.053   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_lut<0> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<0> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<1> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<2> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<3> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<4> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<5> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<6> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<7> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<8> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<9> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<10> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<11> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<12> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<13> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<14> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<15> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<15>)
     MUXCY:CI->O           0   0.015   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<16> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_cy<16>)
     XORCY:CI->O           1   0.320   0.000  display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_xor<17> (display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT_Madd_17)
     FDE:D                     0.011          display/Maddsub_y[9]_PWR_2_o_MuLt_7_OUT1_0
    ----------------------------------------
    Total                      5.153ns (4.295ns logic, 0.858ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.326ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       divider/clk_div_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to divider/clk_div_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  rst_IBUF (rst_IBUF)
     INV:I->O             22   0.067   0.535  rst_inv1_INV_0 (display/sync/rst_inv)
     FDC:CLR                   0.325          divider/clk_div_0
    ----------------------------------------
    Total                      1.326ns (0.392ns logic, 0.934ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divider/clk_div_1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.326ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       display/sync/y_9 (FF)
  Destination Clock: divider/clk_div_1 rising

  Data Path: rst to display/sync/y_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  rst_IBUF (rst_IBUF)
     INV:I->O             22   0.067   0.535  rst_inv1_INV_0 (display/sync/rst_inv)
     FDC:CLR                   0.325          display/sync/x_0
    ----------------------------------------
    Total                      1.326ns (0.392ns logic, 0.934ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divider/clk_div_1'
  Total number of paths / destination ports: 123 / 14
-------------------------------------------------------------------------
Offset:              2.790ns (Levels of Logic = 4)
  Source:            display/sync/x_9 (FF)
  Destination:       r<3> (PAD)
  Source Clock:      divider/clk_div_1 rising

  Data Path: display/sync/x_9 to r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.282   0.668  display/sync/x_9 (display/sync/x_9)
     LUT3:I0->O            1   0.053   0.725  display/sync/video_on_SW0 (N7)
     LUT6:I1->O           12   0.053   0.557  display/sync/video_on (display/video_on)
     LUT2:I0->O            1   0.053   0.399  display/Mmux_g11 (g_0_OBUF)
     OBUF:I->O                 0.000          g_0_OBUF (g<0>)
    ----------------------------------------
    Total                      2.790ns (0.441ns logic, 2.349ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider/clk_div_1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
divider/clk_div_1|    5.153|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 48.00 secs
Total CPU time to Xst completion: 48.51 secs
 
--> 

Total memory usage is 4692816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    1 (   0 filtered)

