{'a_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['a']],
           'DLines': ['55:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25f498f1d0>]},
 'b_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['b']],
           'DLines': ['56:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25f4998fd0>]},
 'p': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['prod']],
       'DLines': ['63:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25f4993cd0>]},
 'prod': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': True,
          'DDeps': [['a_reg', 'b_reg']],
          'DLines': ['60:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25f4993a50>]}}
