Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Mon Mar  2 10:53:28 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : mkDelayWorker32B
| Device       : 7v2000t-flg1925
| Speed File   : -2  PRODUCTION 1.10 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.773ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.800ns (74.135%)  route 0.628ns (25.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[1]
    RAMB36_X7Y16         net (fo=2, unset)            0.628     6.214    ars3/fifo_1/ram1/I2[1]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[1])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                 -0.773    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.800ns (74.105%)  route 0.629ns (25.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y17         net (fo=1324, unset)         1.405     3.799    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.800     5.599    fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[20]
    SLICE_X396Y94        net (fo=2, unset)            0.629     6.228    ars4/fifo_1/ram1/mem_reg_0_15_90_95/DIB0
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y94        net (fo=1324, unset)         1.244     5.407    ars4/fifo_1/ram1/mem_reg_0_15_90_95/WCLK
                         clock pessimism              0.231     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X396Y94        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     5.492    ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMB
  -------------------------------------------------------------------
                         required time                          5.492    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.800ns (74.105%)  route 0.629ns (25.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y17         net (fo=1324, unset)         1.405     3.799    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.800     5.599    fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[18]
    SLICE_X396Y94        net (fo=2, unset)            0.629     6.228    ars4/fifo_1/ram1/mem_reg_0_15_90_95/DIA0
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y94        net (fo=1324, unset)         1.244     5.407    ars4/fifo_1/ram1/mem_reg_0_15_90_95/WCLK
                         clock pessimism              0.231     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X396Y94        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     5.507    ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMA
  -------------------------------------------------------------------
                         required time                          5.507    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.710ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_78_83/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 1.800ns (75.853%)  route 0.573ns (24.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.406 - 2.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y17         net (fo=1324, unset)         1.405     3.799    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     5.599    fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[7]
    SLICE_X396Y93        net (fo=2, unset)            0.573     6.172    ars4/fifo_1/ram1/mem_reg_0_15_78_83/DIA1
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y93        net (fo=1324, unset)         1.243     5.406    ars4/fifo_1/ram1/mem_reg_0_15_78_83/WCLK
                         clock pessimism              0.231     5.637    
                         clock uncertainty           -0.035     5.602    
    SLICE_X396Y93        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     5.462    ars4/fifo_1/ram1/mem_reg_0_15_78_83/RAMA_D1
  -------------------------------------------------------------------
                         required time                          5.462    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                 -0.710    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 1.800ns (76.890%)  route 0.541ns (23.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[0]
    RAMB36_X7Y16         net (fo=2, unset)            0.541     6.127    ars3/fifo_1/ram1/I2[0]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[0])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_78_83/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.800ns (77.220%)  route 0.531ns (22.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.406 - 2.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y17         net (fo=1324, unset)         1.405     3.799    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     5.599    fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[11]
    SLICE_X396Y93        net (fo=2, unset)            0.531     6.130    ars4/fifo_1/ram1/mem_reg_0_15_78_83/DIC1
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y93        net (fo=1324, unset)         1.243     5.406    ars4/fifo_1/ram1/mem_reg_0_15_78_83/WCLK
                         clock pessimism              0.231     5.637    
                         clock uncertainty           -0.035     5.602    
    SLICE_X396Y93        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     5.455    ars4/fifo_1/ram1/mem_reg_0_15_78_83/RAMC_D1
  -------------------------------------------------------------------
                         required time                          5.455    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.800ns (76.857%)  route 0.542ns (23.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y17         net (fo=1324, unset)         1.405     3.799    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      1.800     5.599    fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[21]
    SLICE_X396Y94        net (fo=2, unset)            0.542     6.141    ars4/fifo_1/ram1/mem_reg_0_15_90_95/DIB1
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y94        net (fo=1324, unset)         1.244     5.407    ars4/fifo_1/ram1/mem_reg_0_15_90_95/WCLK
                         clock pessimism              0.231     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X396Y94        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     5.468    ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMB_D1
  -------------------------------------------------------------------
                         required time                          5.468    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.800ns (76.174%)  route 0.563ns (23.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y17         net (fo=1324, unset)         1.405     3.799    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      1.800     5.599    fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[22]
    SLICE_X396Y94        net (fo=2, unset)            0.563     6.162    ars4/fifo_1/ram1/mem_reg_0_15_90_95/DIC0
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y94        net (fo=1324, unset)         1.244     5.407    ars4/fifo_1/ram1/mem_reg_0_15_90_95/WCLK
                         clock pessimism              0.231     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X396Y94        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     5.491    ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMC
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.663ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.800ns (76.726%)  route 0.546ns (23.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 5.387 - 2.000 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y19         net (fo=1324, unset)         1.410     3.804    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     5.604    fifo_2/fifo_1/ram1/mem_reg_0/DOBDO[6]
    SLICE_X396Y101       net (fo=2, unset)            0.546     6.150    ars4/fifo_1/ram1/mem_reg_0_15_6_11/DIA0
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y101       net (fo=1324, unset)         1.224     5.387    ars4/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
                         clock pessimism              0.231     5.618    
                         clock uncertainty           -0.035     5.583    
    SLICE_X396Y101       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     5.487    ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                 -0.663    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 1.800ns (78.568%)  route 0.491ns (21.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 5.387 - 2.000 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y19         net (fo=1324, unset)         1.410     3.804    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     5.604    fifo_2/fifo_1/ram1/mem_reg_0/DOBDO[11]
    SLICE_X396Y101       net (fo=2, unset)            0.491     6.095    ars4/fifo_1/ram1/mem_reg_0_15_6_11/DIC1
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y101       net (fo=1324, unset)         1.224     5.387    ars4/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
                         clock pessimism              0.231     5.618    
                         clock uncertainty           -0.035     5.583    
    SLICE_X396Y101       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     5.436    ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          5.436    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_72_77/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.800ns (76.661%)  route 0.548ns (23.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 5.405 - 2.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y17         net (fo=1324, unset)         1.405     3.799    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     5.599    fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[4]
    SLICE_X396Y91        net (fo=2, unset)            0.548     6.147    ars4/fifo_1/ram1/mem_reg_0_15_72_77/DIC0
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y91        net (fo=1324, unset)         1.242     5.405    ars4/fifo_1/ram1/mem_reg_0_15_72_77/WCLK
                         clock pessimism              0.231     5.636    
                         clock uncertainty           -0.035     5.601    
    SLICE_X396Y91        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     5.489    ars4/fifo_1/ram1/mem_reg_0_15_72_77/RAMC
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 -0.658    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.800ns (77.888%)  route 0.511ns (22.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[11]
    RAMB36_X7Y16         net (fo=2, unset)            0.511     6.097    ars3/fifo_1/ram1/I2[11]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[11])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.800ns (77.888%)  route 0.511ns (22.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[14]
    RAMB36_X7Y16         net (fo=2, unset)            0.511     6.097    ars3/fifo_1/ram1/I2[14]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[14])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.800ns (77.888%)  route 0.511ns (22.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[24]
    RAMB36_X7Y16         net (fo=2, unset)            0.511     6.097    ars3/fifo_1/ram1/I2[24]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[24])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.800ns (77.888%)  route 0.511ns (22.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[2]
    RAMB36_X7Y16         net (fo=2, unset)            0.511     6.097    ars3/fifo_1/ram1/I2[2]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[2])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.800ns (77.888%)  route 0.511ns (22.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[3]
    RAMB36_X7Y16         net (fo=2, unset)            0.511     6.097    ars3/fifo_1/ram1/I2[3]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[3])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.800ns (77.888%)  route 0.511ns (22.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[5]
    RAMB36_X7Y16         net (fo=2, unset)            0.511     6.097    ars3/fifo_1/ram1/I2[5]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[5])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.800ns (77.888%)  route 0.511ns (22.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[8]
    RAMB36_X7Y16         net (fo=2, unset)            0.511     6.097    ars3/fifo_1/ram1/I2[8]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[8])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.800ns (77.888%)  route 0.511ns (22.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[9]
    RAMB36_X7Y16         net (fo=2, unset)            0.511     6.097    ars3/fifo_1/ram1/I2[9]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[9])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 1.800ns (78.534%)  route 0.492ns (21.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 5.387 - 2.000 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y19         net (fo=1324, unset)         1.410     3.804    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     5.604    fifo_2/fifo_1/ram1/mem_reg_0/DOBDO[7]
    SLICE_X396Y101       net (fo=2, unset)            0.492     6.096    ars4/fifo_1/ram1/mem_reg_0_15_6_11/DIA1
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y101       net (fo=1324, unset)         1.224     5.387    ars4/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
                         clock pessimism              0.231     5.618    
                         clock uncertainty           -0.035     5.583    
    SLICE_X396Y101       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     5.443    ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.800ns (77.990%)  route 0.508ns (22.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[10]
    RAMB36_X7Y16         net (fo=2, unset)            0.508     6.094    ars3/fifo_1/ram1/I2[10]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[10])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.800ns (77.990%)  route 0.508ns (22.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[12]
    RAMB36_X7Y16         net (fo=2, unset)            0.508     6.094    ars3/fifo_1/ram1/I2[12]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[12])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.800ns (77.990%)  route 0.508ns (22.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[13]
    RAMB36_X7Y16         net (fo=2, unset)            0.508     6.094    ars3/fifo_1/ram1/I2[13]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[13])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.800ns (77.990%)  route 0.508ns (22.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[15]
    RAMB36_X7Y16         net (fo=2, unset)            0.508     6.094    ars3/fifo_1/ram1/I2[15]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[15])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.800ns (77.990%)  route 0.508ns (22.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[26]
    RAMB36_X7Y16         net (fo=2, unset)            0.508     6.094    ars3/fifo_1/ram1/I2[26]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[26])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.800ns (77.990%)  route 0.508ns (22.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[28]
    RAMB36_X7Y16         net (fo=2, unset)            0.508     6.094    ars3/fifo_1/ram1/I2[28]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[28])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.800ns (77.990%)  route 0.508ns (22.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[4]
    RAMB36_X7Y16         net (fo=2, unset)            0.508     6.094    ars3/fifo_1/ram1/I2[4]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[4])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.800ns (77.990%)  route 0.508ns (22.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[6]
    RAMB36_X7Y16         net (fo=2, unset)            0.508     6.094    ars3/fifo_1/ram1/I2[6]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[6])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.800ns (77.990%)  route 0.508ns (22.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 5.427 - 2.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y15         net (fo=1324, unset)         1.392     3.786    dpram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     5.586    dpram2/mem_reg_0/DOBDO[7]
    RAMB36_X7Y16         net (fo=2, unset)            0.508     6.094    ars3/fifo_1/ram1/I2[7]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y16         net (fo=1324, unset)         1.264     5.427    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     5.658    
                         clock uncertainty           -0.035     5.623    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[7])
                                                     -0.182     5.441    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.651ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_72_77/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.800ns (76.857%)  route 0.542ns (23.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 5.405 - 2.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AT19                                              0.000     0.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X7Y17         net (fo=1324, unset)         1.405     3.799    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     5.599    fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[2]
    SLICE_X396Y91        net (fo=2, unset)            0.542     6.141    ars4/fifo_1/ram1/mem_reg_0_15_72_77/DIB0
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
    AT19                                              0.000     2.000    wciS0_Clk
    AT19                 net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.579     4.080    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.163    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X396Y91        net (fo=1324, unset)         1.242     5.405    ars4/fifo_1/ram1/mem_reg_0_15_72_77/WCLK
                         clock pessimism              0.231     5.636    
                         clock uncertainty           -0.035     5.601    
    SLICE_X396Y91        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     5.490    ars4/fifo_1/ram1/mem_reg_0_15_72_77/RAMB
  -------------------------------------------------------------------
                         required time                          5.490    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 -0.651    




